<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Pessoal\TCC\GowinProjects\TangNano-1K-examples-main\example_led\led_prj\impl\gwsynthesis\led_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Pessoal\TCC\GowinProjects\TangNano-1K-examples-main\example_led\led_prj\src\led_prj.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NZ-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NZ-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Mar 13 14:13:22 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>59</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>59</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>114.859(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.294</td>
<td>counter_2_s0/Q</td>
<td>counter_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.306</td>
</tr>
<tr>
<td>2</td>
<td>11.415</td>
<td>counter_2_s0/Q</td>
<td>counter_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.185</td>
</tr>
<tr>
<td>3</td>
<td>11.625</td>
<td>counter_2_s0/Q</td>
<td>counter_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.975</td>
</tr>
<tr>
<td>4</td>
<td>11.700</td>
<td>counter_2_s0/Q</td>
<td>counter_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.900</td>
</tr>
<tr>
<td>5</td>
<td>11.717</td>
<td>counter_23_s0/Q</td>
<td>counter_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.883</td>
</tr>
<tr>
<td>6</td>
<td>11.756</td>
<td>counter_2_s0/Q</td>
<td>counter_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.844</td>
</tr>
<tr>
<td>7</td>
<td>11.813</td>
<td>counter_2_s0/Q</td>
<td>counter_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.787</td>
</tr>
<tr>
<td>8</td>
<td>12.123</td>
<td>counter_2_s0/Q</td>
<td>counter_13_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.477</td>
</tr>
<tr>
<td>9</td>
<td>12.164</td>
<td>counter_23_s0/Q</td>
<td>counter_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.436</td>
</tr>
<tr>
<td>10</td>
<td>12.164</td>
<td>counter_23_s0/Q</td>
<td>counter_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.436</td>
</tr>
<tr>
<td>11</td>
<td>12.164</td>
<td>counter_23_s0/Q</td>
<td>counter_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.436</td>
</tr>
<tr>
<td>12</td>
<td>12.173</td>
<td>counter_23_s0/Q</td>
<td>counter_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.427</td>
</tr>
<tr>
<td>13</td>
<td>12.273</td>
<td>counter_23_s0/Q</td>
<td>counter_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.327</td>
</tr>
<tr>
<td>14</td>
<td>12.273</td>
<td>counter_23_s0/Q</td>
<td>counter_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.327</td>
</tr>
<tr>
<td>15</td>
<td>12.282</td>
<td>counter_23_s0/Q</td>
<td>counter_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.318</td>
</tr>
<tr>
<td>16</td>
<td>12.298</td>
<td>counter_2_s0/Q</td>
<td>counter_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.302</td>
</tr>
<tr>
<td>17</td>
<td>12.298</td>
<td>counter_2_s0/Q</td>
<td>counter_16_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.302</td>
</tr>
<tr>
<td>18</td>
<td>12.360</td>
<td>counter_23_s0/Q</td>
<td>counter_17_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.240</td>
</tr>
<tr>
<td>19</td>
<td>12.419</td>
<td>counter_23_s0/Q</td>
<td>counter_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.181</td>
</tr>
<tr>
<td>20</td>
<td>12.621</td>
<td>counter_23_s0/Q</td>
<td>counter_0_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.979</td>
</tr>
<tr>
<td>21</td>
<td>12.621</td>
<td>counter_23_s0/Q</td>
<td>counter_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.979</td>
</tr>
<tr>
<td>22</td>
<td>12.621</td>
<td>counter_23_s0/Q</td>
<td>counter_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.979</td>
</tr>
<tr>
<td>23</td>
<td>12.621</td>
<td>counter_23_s0/Q</td>
<td>counter_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.979</td>
</tr>
<tr>
<td>24</td>
<td>12.767</td>
<td>counter_23_s0/Q</td>
<td>counter_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.833</td>
</tr>
<tr>
<td>25</td>
<td>13.527</td>
<td>counter_23_s0/Q</td>
<td>full_1_s0/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>6.430</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>counter_12_s0/Q</td>
<td>counter_12_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>counter_23_s0/Q</td>
<td>counter_23_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>full_1_s0/Q</td>
<td>full_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>counter_1_s0/Q</td>
<td>counter_1_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>counter_5_s0/Q</td>
<td>counter_5_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.709</td>
<td>counter_10_s0/Q</td>
<td>counter_10_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>counter_4_s0/Q</td>
<td>counter_4_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.892</td>
<td>counter_7_s0/Q</td>
<td>counter_7_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>10</td>
<td>0.892</td>
<td>counter_22_s0/Q</td>
<td>counter_22_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.892</td>
</tr>
<tr>
<td>11</td>
<td>0.893</td>
<td>full_0_s2/Q</td>
<td>full_0_s2/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>12</td>
<td>0.893</td>
<td>counter_17_s0/Q</td>
<td>counter_17_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>13</td>
<td>0.893</td>
<td>counter_20_s0/Q</td>
<td>counter_20_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.893</td>
</tr>
<tr>
<td>14</td>
<td>0.894</td>
<td>counter_18_s0/Q</td>
<td>counter_18_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.894</td>
</tr>
<tr>
<td>15</td>
<td>0.943</td>
<td>counter_5_s0/Q</td>
<td>counter_6_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.943</td>
</tr>
<tr>
<td>16</td>
<td>0.945</td>
<td>counter_0_s0/Q</td>
<td>counter_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.945</td>
</tr>
<tr>
<td>17</td>
<td>0.953</td>
<td>counter_8_s0/Q</td>
<td>counter_9_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.953</td>
</tr>
<tr>
<td>18</td>
<td>1.060</td>
<td>full_2_s0/Q</td>
<td>full_2_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>19</td>
<td>1.060</td>
<td>counter_11_s0/Q</td>
<td>counter_11_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>20</td>
<td>1.060</td>
<td>counter_16_s0/Q</td>
<td>counter_16_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>21</td>
<td>1.060</td>
<td>counter_21_s0/Q</td>
<td>counter_21_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>22</td>
<td>1.061</td>
<td>counter_14_s0/Q</td>
<td>counter_14_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>23</td>
<td>1.061</td>
<td>counter_19_s0/Q</td>
<td>counter_19_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.061</td>
</tr>
<tr>
<td>24</td>
<td>1.062</td>
<td>counter_15_s0/Q</td>
<td>counter_15_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>25</td>
<td>1.062</td>
<td>counter_8_s0/Q</td>
<td>counter_8_s0/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>full_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>full_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>counter_12_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.532</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.500</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>n61_s1/I1</td>
</tr>
<tr>
<td>9.532</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">n61_s1/F</td>
</tr>
<tr>
<td>9.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 47.975%; route: 3.863, 46.507%; tC2Q: 0.458, 5.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>n57_s1/I0</td>
</tr>
<tr>
<td>9.411</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">n57_s1/F</td>
</tr>
<tr>
<td>9.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>counter_22_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 48.686%; route: 3.742, 45.714%; tC2Q: 0.458, 5.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.379</td>
<td>1.190</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>n64_s1/I1</td>
</tr>
<tr>
<td>9.201</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">n64_s1/F</td>
</tr>
<tr>
<td>9.201</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 47.335%; route: 3.742, 46.918%; tC2Q: 0.458, 5.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.500</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n60_s1/I0</td>
</tr>
<tr>
<td>9.126</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n60_s1/F</td>
</tr>
<tr>
<td>9.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 45.302%; route: 3.863, 48.897%; tC2Q: 0.458, 5.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.717</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.109</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>8.010</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>n59_s1/I2</td>
</tr>
<tr>
<td>9.109</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">n59_s1/F</td>
</tr>
<tr>
<td>9.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.923, 49.765%; route: 3.502, 44.421%; tC2Q: 0.458, 5.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.038</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n56_s1/I0</td>
</tr>
<tr>
<td>9.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n56_s1/F</td>
</tr>
<tr>
<td>9.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 50.800%; route: 3.401, 43.357%; tC2Q: 0.458, 5.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>8.190</td>
<td>1.001</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>n58_s1/I0</td>
</tr>
<tr>
<td>9.012</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">n58_s1/F</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 48.481%; route: 3.553, 45.633%; tC2Q: 0.458, 5.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.169</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>7.604</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>n66_s1/I2</td>
</tr>
<tr>
<td>8.703</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" background: #97FFFF;">n66_s1/F</td>
</tr>
<tr>
<td>8.703</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td style=" font-weight:bold;">counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[2][B]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.032, 53.925%; route: 2.987, 39.945%; tC2Q: 0.458, 6.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>n69_s1/I2</td>
</tr>
<tr>
<td>8.662</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 49.033%; route: 3.331, 44.803%; tC2Q: 0.458, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>n68_s1/I0</td>
</tr>
<tr>
<td>8.662</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">n68_s1/F</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 49.033%; route: 3.331, 44.803%; tC2Q: 0.458, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>n67_s1/I2</td>
</tr>
<tr>
<td>8.662</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">n67_s1/F</td>
</tr>
<tr>
<td>8.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 49.033%; route: 3.331, 44.803%; tC2Q: 0.458, 6.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.830</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>n71_s1/I0</td>
</tr>
<tr>
<td>8.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" background: #97FFFF;">n71_s1/F</td>
</tr>
<tr>
<td>8.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.646, 49.093%; route: 3.322, 44.735%; tC2Q: 0.458, 6.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>n74_s2/I0</td>
</tr>
<tr>
<td>8.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 52.628%; route: 3.013, 41.117%; tC2Q: 0.458, 6.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.521</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>n73_s1/I2</td>
</tr>
<tr>
<td>8.553</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>8.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 52.628%; route: 3.013, 41.117%; tC2Q: 0.458, 6.255%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.512</td>
<td>0.539</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>n70_s2/I0</td>
</tr>
<tr>
<td>8.544</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>8.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 52.694%; route: 3.003, 41.043%; tC2Q: 0.458, 6.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>7.706</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>n65_s1/I1</td>
</tr>
<tr>
<td>8.528</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">n65_s1/F</td>
</tr>
<tr>
<td>8.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 51.698%; route: 3.069, 42.025%; tC2Q: 0.458, 6.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.298</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/Q</td>
</tr>
<tr>
<td>2.106</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][B]</td>
<td>n75_s2/I2</td>
</tr>
<tr>
<td>3.205</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R5C15[0][B]</td>
<td style=" background: #97FFFF;">n75_s2/F</td>
</tr>
<tr>
<td>4.355</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][B]</td>
<td>n71_s2/I3</td>
</tr>
<tr>
<td>5.387</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R5C14[1][B]</td>
<td style=" background: #97FFFF;">n71_s2/F</td>
</tr>
<tr>
<td>6.367</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>n56_s2/I2</td>
</tr>
<tr>
<td>7.189</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">n56_s2/F</td>
</tr>
<tr>
<td>7.706</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>n63_s1/I0</td>
</tr>
<tr>
<td>8.528</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">n63_s1/F</td>
</tr>
<tr>
<td>8.528</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.775, 51.698%; route: 3.069, 42.025%; tC2Q: 0.458, 6.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>n62_s1/I2</td>
</tr>
<tr>
<td>8.466</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">n62_s1/F</td>
</tr>
<tr>
<td>8.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.450, 47.653%; route: 3.331, 46.016%; tC2Q: 0.458, 6.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.419</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.374</td>
<td>0.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>n72_s1/I2</td>
</tr>
<tr>
<td>8.406</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>8.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 53.171%; route: 2.904, 40.447%; tC2Q: 0.458, 6.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>n79_s1/I1</td>
</tr>
<tr>
<td>8.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" background: #97FFFF;">n79_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 51.701%; route: 2.912, 41.731%; tC2Q: 0.458, 6.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>n78_s1/I0</td>
</tr>
<tr>
<td>8.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">n78_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 51.701%; route: 2.912, 41.731%; tC2Q: 0.458, 6.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>n77_s2/I0</td>
</tr>
<tr>
<td>8.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 51.701%; route: 2.912, 41.731%; tC2Q: 0.458, 6.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.382</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>n75_s1/I0</td>
</tr>
<tr>
<td>8.204</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>8.204</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.608, 51.701%; route: 2.912, 41.731%; tC2Q: 0.458, 6.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.972</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.027</td>
<td>0.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>n76_s1/I2</td>
</tr>
<tr>
<td>8.059</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>8.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.856, 56.430%; route: 2.519, 36.862%; tC2Q: 0.458, 6.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>full_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>2.023</td>
<td>0.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][B]</td>
<td>full_2_s9/I1</td>
</tr>
<tr>
<td>3.122</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C16[0][B]</td>
<td style=" background: #97FFFF;">full_2_s9/F</td>
</tr>
<tr>
<td>4.417</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>full_2_s3/I3</td>
</tr>
<tr>
<td>5.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">full_2_s3/F</td>
</tr>
<tr>
<td>5.873</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[2][B]</td>
<td>full_2_s17/I0</td>
</tr>
<tr>
<td>6.934</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>26</td>
<td>R5C15[2][B]</td>
<td style=" background: #97FFFF;">full_2_s17/F</td>
</tr>
<tr>
<td>7.655</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">full_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>full_1_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>full_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 43.330%; route: 3.185, 49.541%; tC2Q: 0.458, 7.128%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>n76_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">n76_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">counter_12_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>n67_s1/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">n67_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>n56_s1/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" background: #97FFFF;">n56_s1/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">counter_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>full_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>full_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>full_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">full_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>n46_s0/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">n46_s0/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">full_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>full_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>full_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">counter_1_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>n78_s1/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">n78_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">counter_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>n74_s2/I1</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">n74_s2/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">counter_10_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>n69_s1/I3</td>
</tr>
<tr>
<td>1.738</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n69_s1/F</td>
</tr>
<tr>
<td>1.738</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">counter_4_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>n75_s1/I1</td>
</tr>
<tr>
<td>1.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" background: #97FFFF;">n75_s1/F</td>
</tr>
<tr>
<td>1.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">counter_7_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>n72_s1/I3</td>
</tr>
<tr>
<td>1.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">n72_s1/F</td>
</tr>
<tr>
<td>1.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">counter_22_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>n57_s1/I3</td>
</tr>
<tr>
<td>1.921</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" background: #97FFFF;">n57_s1/F</td>
</tr>
<tr>
<td>1.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td style=" font-weight:bold;">counter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>counter_22_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][A]</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.353%; route: 0.002, 0.265%; tC2Q: 0.333, 37.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>full_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>full_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>full_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">full_0_s2/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>n47_s3/I0</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" background: #97FFFF;">n47_s3/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">full_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>full_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>full_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">counter_17_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>n62_s1/I3</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" background: #97FFFF;">n62_s1/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td style=" font-weight:bold;">counter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[2][A]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">counter_20_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>n59_s1/I3</td>
</tr>
<tr>
<td>1.922</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" background: #97FFFF;">n59_s1/F</td>
</tr>
<tr>
<td>1.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td style=" font-weight:bold;">counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[2][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.271%; route: 0.004, 0.397%; tC2Q: 0.333, 37.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">counter_18_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>n61_s1/I3</td>
</tr>
<tr>
<td>1.923</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">n61_s1/F</td>
</tr>
<tr>
<td>1.923</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" font-weight:bold;">counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.189%; route: 0.005, 0.528%; tC2Q: 0.333, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C13[1][A]</td>
<td style=" font-weight:bold;">counter_5_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>n73_s1/I0</td>
</tr>
<tr>
<td>1.972</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" background: #97FFFF;">n73_s1/F</td>
</tr>
<tr>
<td>1.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td style=" font-weight:bold;">counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[1][B]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.447%; route: 0.238, 25.207%; tC2Q: 0.333, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[2][B]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C14[2][B]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>1.602</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>n77_s2/I3</td>
</tr>
<tr>
<td>1.974</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>1.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" font-weight:bold;">counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.354%; route: 0.240, 25.383%; tC2Q: 0.333, 35.263%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>1.610</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>n70_s2/I2</td>
</tr>
<tr>
<td>1.982</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" background: #97FFFF;">n70_s2/F</td>
</tr>
<tr>
<td>1.982</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][B]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.022%; route: 0.248, 26.011%; tC2Q: 0.333, 34.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>full_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>full_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>full_2_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">full_2_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>n45_s0/I2</td>
</tr>
<tr>
<td>2.089</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">n45_s0/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td style=" font-weight:bold;">full_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>full_2_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>full_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">counter_11_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>n68_s1/I1</td>
</tr>
<tr>
<td>2.089</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">n68_s1/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td style=" font-weight:bold;">counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][B]</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">counter_16_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>n63_s1/I3</td>
</tr>
<tr>
<td>2.089</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" background: #97FFFF;">n63_s1/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td style=" font-weight:bold;">counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][B]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>n58_s1/I3</td>
</tr>
<tr>
<td>2.089</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">n58_s1/F</td>
</tr>
<tr>
<td>2.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">counter_14_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>n65_s1/I3</td>
</tr>
<tr>
<td>2.090</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" background: #97FFFF;">n65_s1/F</td>
</tr>
<tr>
<td>2.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td style=" font-weight:bold;">counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][B]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">counter_19_s0/Q</td>
</tr>
<tr>
<td>1.366</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>n60_s1/I3</td>
</tr>
<tr>
<td>2.090</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">n60_s1/F</td>
</tr>
<tr>
<td>2.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.246%; route: 0.004, 0.334%; tC2Q: 0.333, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">counter_15_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>n64_s1/I3</td>
</tr>
<tr>
<td>2.091</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" background: #97FFFF;">n64_s1/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[2][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">counter_8_s0/Q</td>
</tr>
<tr>
<td>1.367</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>n71_s1/I1</td>
</tr>
<tr>
<td>2.091</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" background: #97FFFF;">n71_s1/F</td>
</tr>
<tr>
<td>2.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td style=" font-weight:bold;">counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>IOT10[A]</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C14[0][B]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.170%; route: 0.005, 0.445%; tC2Q: 0.333, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_10_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_11_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>full_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>full_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>full_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>full_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>full_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>full_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_12_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>sys_clk_d</td>
<td>11.294</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>full_2_24</td>
<td>11.717</td>
<td>1.368</td>
</tr>
<tr>
<td>10</td>
<td>n56_6</td>
<td>11.294</td>
<td>1.311</td>
</tr>
<tr>
<td>7</td>
<td>full_2_14</td>
<td>13.603</td>
<td>0.995</td>
</tr>
<tr>
<td>7</td>
<td>counter[17]</td>
<td>13.650</td>
<td>0.430</td>
</tr>
<tr>
<td>6</td>
<td>counter[18]</td>
<td>12.369</td>
<td>0.427</td>
</tr>
<tr>
<td>6</td>
<td>counter[8]</td>
<td>12.580</td>
<td>0.832</td>
</tr>
<tr>
<td>5</td>
<td>counter[0]</td>
<td>11.761</td>
<td>0.427</td>
</tr>
<tr>
<td>5</td>
<td>counter[19]</td>
<td>12.779</td>
<td>0.426</td>
</tr>
<tr>
<td>5</td>
<td>counter[13]</td>
<td>13.603</td>
<td>0.422</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R9C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C17</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
