Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov 29 19:31:03 2020
| Host         : Guts-and-Gory running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             157 |           43 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             389 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                     |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                        | reset_cond/M_reset_cond_in                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                        | gameunit/ctrlunit/M_stage_q_reg[3]_13           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_14[0]               | reset_cond/Q[0]                                 |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_15[0]               | reset_cond/Q[0]                                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/FSM_onehot_M_game_fsm_q_reg[47]_1[0] | reset_cond/Q[0]                                 |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_20[0]               | reset_cond/Q[0]                                 |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_23[0]               | reset_cond/Q[0]                                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_18[0]               | reset_cond/Q[0]                                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_17[0]               | reset_cond/Q[0]                                 |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_22[0]               | reset_cond/Q[0]                                 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_19[0]               | reset_cond/Q[0]                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_21[0]               | reset_cond/Q[0]                                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_24[0]               | reset_cond/Q[0]                                 |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/M_stage_q_reg[3]_16[0]               | reset_cond/Q[0]                                 |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/E[0]                                 | reset_cond/Q[0]                                 |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG |                                                        | gameunit/regf/timer_clock/clear                 |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | button2_gen_0[0].button2/M_ctr_q[0]_i_2__2_n_0         | button2_gen_0[0].button2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button2_gen_0[1].button2/M_ctr_q[0]_i_2__5_n_0         | button2_gen_0[1].button2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[3].button/M_ctr_q[0]_i_2__0_n_0           | button_gen_0[3].button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[4].button/sel                             | button_gen_0[4].button/sync/clear               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[0].button/M_ctr_q[0]_i_2__3_n_0           | button_gen_0[0].button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[1].button/M_ctr_q[0]_i_2_n_0              | button_gen_0[1].button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_gen_0[2].button/M_ctr_q[0]_i_2__4_n_0           | button_gen_0[2].button/sync/M_pipe_q_reg[1]_0   |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                                        |                                                 |                8 |             22 |         2.75 |
|  clk_IBUF_BUFG | gameunit/ctrlunit/FSM_onehot_M_game_fsm_q[62]_i_1_n_0  | reset_cond/Q[0]                                 |               13 |             63 |         4.85 |
|  clk_IBUF_BUFG |                                                        | reset_cond/Q[0]                                 |               33 |            128 |         3.88 |
+----------------+--------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


