Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Program/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot router_test_top_behav xil_defaultlib.router_test_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_router_io_sv
Compiling module xil_defaultlib.cb
Compiling module xil_defaultlib.router_io
Compiling module xil_defaultlib.testwithclass
Compiling module xil_defaultlib.arbiter
Compiling module xil_defaultlib.switch
Compiling module xil_defaultlib.router
Compiling module xil_defaultlib.router_test_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot router_test_top_behav
