<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_out[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/address[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/cmd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/data_in[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/dataout[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[7]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[6]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[5]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[4]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[3]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[2]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[1]"/>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/m1/data_in[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_ila_0_FCLK_CLK0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/bram_0/inst/bram_v1_0_S00_AXI_inst/m_ctrl1/write_enable"/>
      </nets>
    </probe>
  </probeset>
</probeData>
