\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (S\+CB).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}{C\+P\+U\+ID}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}{I\+C\+SR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}\label{struct_s_c_b___type_a10960cdc703f661c83a237d9c69db23c}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}{A\+I\+R\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}{S\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}{C\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}\label{struct_s_c_b___type_adddd65958c1c4c0301f62ede0a9bf12e}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ac6259676cd7892a1b62f3fa7c0930780}{S\+H\+PR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}{S\+H\+C\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}{V\+T\+OR}}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}{S\+H\+PR}} \mbox{[}12\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}{C\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}{H\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}{D\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}{M\+M\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}{B\+F\+AR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}{A\+F\+SR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a7a23d21186bc6aa71855a68666202984}{I\+D\+\_\+\+P\+FR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}{I\+D\+\_\+\+D\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aa5c5a6ccc7042927ce3feadc41872aa4}{I\+D\+\_\+\+A\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad3ce108b65d07e91c4a1054d50e4bd8a}{I\+D\+\_\+\+M\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5be03d185d9bde32c5b9028f792f8e1e}{I\+D\+\_\+\+I\+S\+AR}} \mbox{[}6\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}{C\+L\+I\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}{C\+TR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}{C\+C\+S\+I\+DR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}{C\+S\+S\+E\+LR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}{C\+P\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a525790dfb9d9e3dd8eb126cdfebcd472}{N\+S\+A\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_aea707bb951ff0fade7716ae63d809c67}\label{struct_s_c_b___type_aea707bb951ff0fade7716ae63d809c67}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}92\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}{S\+T\+IR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a1c0f2702e0987ca2370a9771b6df3475}\label{struct_s_c_b___type_a1c0f2702e0987ca2370a9771b6df3475}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}15\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}{M\+V\+F\+R0}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}{M\+V\+F\+R1}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}{M\+V\+F\+R2}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_af3d8e275bd4c96416cf9cd7464bb7d7c}\label{struct_s_c_b___type_af3d8e275bd4c96416cf9cd7464bb7d7c}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}{I\+C\+I\+A\+L\+LU}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a1181e38c1923bf8f5d039f3441bbcaac}\label{struct_s_c_b___type_a1181e38c1923bf8f5d039f3441bbcaac}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}{I\+C\+I\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}{D\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}{D\+C\+I\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}{D\+C\+C\+M\+V\+AU}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}{D\+C\+C\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}{D\+C\+C\+SW}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}{D\+C\+C\+I\+M\+V\+AC}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}{D\+C\+C\+I\+SW}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a5a892b5bc17fba63dad48a2352c26024}\label{struct_s_c_b___type_a5a892b5bc17fba63dad48a2352c26024}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}6\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}{I\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}{D\+T\+C\+M\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}{A\+H\+B\+P\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}{C\+A\+CR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}{A\+H\+B\+S\+CR}}
\item 
\mbox{\Hypertarget{struct_s_c_b___type_a59625ca4782dad641d92f0294c705985}\label{struct_s_c_b___type_a59625ca4782dad641d92f0294c705985}} 
uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}1\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}{A\+B\+F\+SR}}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}{S\+HP}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint8\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}{S\+HP}} \mbox{[}12\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}{P\+FR}} \mbox{[}2\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}{D\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}{A\+DR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}{M\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}{I\+S\+AR}} \mbox{[}5\+U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}{I\+D\+\_\+\+A\+FR}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}{I\+D\+\_\+\+M\+FR}} \mbox{[}4\+U\mbox{]}
\item 
\+\_\+\+\_\+\+I\+OM uint32\+\_\+t \mbox{\hyperlink{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}{S\+F\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control Block (S\+CB). 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}\label{struct_s_c_b___type_a35a95c9a21f43a569a7ac212acb4cee7}} 
\index{SCB\_Type@{SCB\_Type}!ABFSR@{ABFSR}}
\index{ABFSR@{ABFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ABFSR}{ABFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+B\+F\+SR}

Offset\+: 0x2\+A8 (R/W) Auxiliary Bus Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}\label{struct_s_c_b___type_af084e1b2dad004a88668efea1dfe7fa1}} 
\index{SCB\_Type@{SCB\_Type}!ADR@{ADR}}
\index{ADR@{ADR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ADR}{ADR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}\label{struct_s_c_b___type_ab65372404ce64b0f0b35e2709429404e}} 
\index{SCB\_Type@{SCB\_Type}!AFSR@{AFSR}}
\index{AFSR@{AFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AFSR}{AFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}

Offset\+: 0x03C (R/W) Auxiliary Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}\label{struct_s_c_b___type_a0d53bcea294422b5b4ecfdcd9cdc1773}} 
\index{SCB\_Type@{SCB\_Type}!AHBPCR@{AHBPCR}}
\index{AHBPCR@{AHBPCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AHBPCR}{AHBPCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+P\+CR}

Offset\+: 0x298 (R/W) A\+H\+BP Control Register \mbox{\Hypertarget{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}\label{struct_s_c_b___type_a8c9d9eac30594dd061d34cfaacd5e4bb}} 
\index{SCB\_Type@{SCB\_Type}!AHBSCR@{AHBSCR}}
\index{AHBSCR@{AHBSCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AHBSCR}{AHBSCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+H\+B\+S\+CR}

Offset\+: 0x2\+A0 (R/W) A\+HB Slave Control Register \mbox{\Hypertarget{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}\label{struct_s_c_b___type_ad3e5b8934c647eb1b7383c1894f01380}} 
\index{SCB\_Type@{SCB\_Type}!AIRCR@{AIRCR}}
\index{AIRCR@{AIRCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{AIRCR}{AIRCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}

Offset\+: 0x00C (R/W) Application Interrupt and Reset Control Register \mbox{\Hypertarget{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}\label{struct_s_c_b___type_a3f8e7e58be4e41c88dfa78f54589271c}} 
\index{SCB\_Type@{SCB\_Type}!BFAR@{BFAR}}
\index{BFAR@{BFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{BFAR}{BFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}

Offset\+: 0x038 (R/W) Bus\+Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}\label{struct_s_c_b___type_a51f9bd107a4e1d46ba647384e5c825b5}} 
\index{SCB\_Type@{SCB\_Type}!CACR@{CACR}}
\index{CACR@{CACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CACR}{CACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+A\+CR}

Offset\+: 0x29C (R/W) L1 Cache Control Register \mbox{\Hypertarget{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}\label{struct_s_c_b___type_a2d6653b0b70faac936046a02809b577f}} 
\index{SCB\_Type@{SCB\_Type}!CCR@{CCR}}
\index{CCR@{CCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+CR}

Offset\+: 0x014 (R/W) Configuration Control Register \mbox{\Hypertarget{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}\label{struct_s_c_b___type_afd063c9297a1a3b67e6d1d5e179e6a0e}} 
\index{SCB\_Type@{SCB\_Type}!CCSIDR@{CCSIDR}}
\index{CCSIDR@{CCSIDR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CCSIDR}{CCSIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+C\+S\+I\+DR}

Offset\+: 0x080 (R/ ) Cache Size ID Register \mbox{\Hypertarget{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}\label{struct_s_c_b___type_a0cda9e061b42373383418663092ad19a}} 
\index{SCB\_Type@{SCB\_Type}!CFSR@{CFSR}}
\index{CFSR@{CFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CFSR}{CFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}

Offset\+: 0x028 (R/W) Configurable Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}\label{struct_s_c_b___type_ad9899f5775251cf5ef0cb0845527afc2}} 
\index{SCB\_Type@{SCB\_Type}!CLIDR@{CLIDR}}
\index{CLIDR@{CLIDR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CLIDR}{CLIDR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+L\+I\+DR}

Offset\+: 0x078 (R/ ) Cache Level ID register \mbox{\Hypertarget{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}\label{struct_s_c_b___type_ac6a860c1b8d8154a1f00d99d23b67764}} 
\index{SCB\_Type@{SCB\_Type}!CPACR@{CPACR}}
\index{CPACR@{CPACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPACR}{CPACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+A\+CR}

Offset\+: 0x088 (R/W) Coprocessor Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}\label{struct_s_c_b___type_a21e08d546d8b641bee298a459ea73e46}} 
\index{SCB\_Type@{SCB\_Type}!CPUID@{CPUID}}
\index{CPUID@{CPUID}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CPUID}{CPUID}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}

Offset\+: 0x000 (R/ ) C\+P\+U\+ID Base Register \mbox{\Hypertarget{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}\label{struct_s_c_b___type_ad3884e8b6504ec63c1eaa8742e94df3d}} 
\index{SCB\_Type@{SCB\_Type}!CSSELR@{CSSELR}}
\index{CSSELR@{CSSELR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CSSELR}{CSSELR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+S\+S\+E\+LR}

Offset\+: 0x084 (R/W) Cache Size Selection Register \mbox{\Hypertarget{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}\label{struct_s_c_b___type_af3fe705fef8762763b6d61dbdf0ccc3d}} 
\index{SCB\_Type@{SCB\_Type}!CTR@{CTR}}
\index{CTR@{CTR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{CTR}{CTR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+C\+TR}

Offset\+: 0x07C (R/ ) Cache Type register \mbox{\Hypertarget{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}\label{struct_s_c_b___type_a4f59813582b53feb5f1afbbad3db2022}} 
\index{SCB\_Type@{SCB\_Type}!DCCIMVAC@{DCCIMVAC}}
\index{DCCIMVAC@{DCCIMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCIMVAC}{DCCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+M\+V\+AC}

Offset\+: 0x270 ( /W) D-\/\+Cache Clean and Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}\label{struct_s_c_b___type_af50f7a0a9574fe0e24a68bb4eca75140}} 
\index{SCB\_Type@{SCB\_Type}!DCCISW@{DCCISW}}
\index{DCCISW@{DCCISW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCISW}{DCCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+I\+SW}

Offset\+: 0x274 ( /W) D-\/\+Cache Clean and Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}\label{struct_s_c_b___type_a042e3622c98de4e908cfda4f70d1f097}} 
\index{SCB\_Type@{SCB\_Type}!DCCMVAC@{DCCMVAC}}
\index{DCCMVAC@{DCCMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCMVAC}{DCCMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AC}

Offset\+: 0x268 ( /W) D-\/\+Cache Clean by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}\label{struct_s_c_b___type_aae3caeea159ab54859ea11397f942cfa}} 
\index{SCB\_Type@{SCB\_Type}!DCCMVAU@{DCCMVAU}}
\index{DCCMVAU@{DCCMVAU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCMVAU}{DCCMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+M\+V\+AU}

Offset\+: 0x264 ( /W) D-\/\+Cache Clean by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}\label{struct_s_c_b___type_ab95cc818be9fa7d25ae516f3fe6b7788}} 
\index{SCB\_Type@{SCB\_Type}!DCCSW@{DCCSW}}
\index{DCCSW@{DCCSW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCCSW}{DCCSW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+C\+SW}

Offset\+: 0x26C ( /W) D-\/\+Cache Clean by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}\label{struct_s_c_b___type_a4be79491ab1ed14f3b0237ba7e69063c}} 
\index{SCB\_Type@{SCB\_Type}!DCIMVAC@{DCIMVAC}}
\index{DCIMVAC@{DCIMVAC}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCIMVAC}{DCIMVAC}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+M\+V\+AC}

Offset\+: 0x25C ( /W) D-\/\+Cache Invalidate by M\+VA to PoC \mbox{\Hypertarget{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}\label{struct_s_c_b___type_a22bcfd7e1bffebdbe98cdbc8d77a2f42}} 
\index{SCB\_Type@{SCB\_Type}!DCISW@{DCISW}}
\index{DCISW@{DCISW}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DCISW}{DCISW}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+C\+I\+SW}

Offset\+: 0x260 ( /W) D-\/\+Cache Invalidate by Set-\/way \mbox{\Hypertarget{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}\label{struct_s_c_b___type_a85dd6fe77aab17e7ea89a52c59da6004}} 
\index{SCB\_Type@{SCB\_Type}!DFR@{DFR}}
\index{DFR@{DFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFR}{DFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}\label{struct_s_c_b___type_a191579bde0d21ff51d30a714fd887033}} 
\index{SCB\_Type@{SCB\_Type}!DFSR@{DFSR}}
\index{DFSR@{DFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DFSR}{DFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}

Offset\+: 0x030 (R/W) Debug Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}\label{struct_s_c_b___type_a2836e932734240076ce91cf4484cdf43}} 
\index{SCB\_Type@{SCB\_Type}!DTCMCR@{DTCMCR}}
\index{DTCMCR@{DTCMCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{DTCMCR}{DTCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+D\+T\+C\+M\+CR}

Offset\+: 0x294 (R/W) Data Tightly-\/\+Coupled Memory Control Registers \mbox{\Hypertarget{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}\label{struct_s_c_b___type_a14ad254659362b9752c69afe3fd80934}} 
\index{SCB\_Type@{SCB\_Type}!HFSR@{HFSR}}
\index{HFSR@{HFSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{HFSR}{HFSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}

Offset\+: 0x02C (R/W) Hard\+Fault Status Register \mbox{\Hypertarget{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}\label{struct_s_c_b___type_a573260e7836dbc43707df97dd475a0c8}} 
\index{SCB\_Type@{SCB\_Type}!ICIALLU@{ICIALLU}}
\index{ICIALLU@{ICIALLU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICIALLU}{ICIALLU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+A\+L\+LU}

Offset\+: 0x250 ( /W) I-\/\+Cache Invalidate All to PoU \mbox{\Hypertarget{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}\label{struct_s_c_b___type_a5eca5a3e5aedd89a9655df8f5798e2b0}} 
\index{SCB\_Type@{SCB\_Type}!ICIMVAU@{ICIMVAU}}
\index{ICIMVAU@{ICIMVAU}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICIMVAU}{ICIMVAU}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+I\+M\+V\+AU}

Offset\+: 0x258 ( /W) I-\/\+Cache Invalidate by M\+VA to PoU \mbox{\Hypertarget{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}\label{struct_s_c_b___type_a0ca18ef984d132c6bf4d9b61cd00f05a}} 
\index{SCB\_Type@{SCB\_Type}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}

Offset\+: 0x004 (R/W) Interrupt Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_aa5c5a6ccc7042927ce3feadc41872aa4}\label{struct_s_c_b___type_aa5c5a6ccc7042927ce3feadc41872aa4}} 
\index{SCB\_Type@{SCB\_Type}!ID\_ADR@{ID\_ADR}}
\index{ID\_ADR@{ID\_ADR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_ADR}{ID\_ADR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+A\+DR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}\label{struct_s_c_b___type_a9c9a1d805f8e99b9fd3ab4f455b6333a}} 
\index{SCB\_Type@{SCB\_Type}!ID\_AFR@{ID\_AFR}}
\index{ID\_AFR@{ID\_AFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_AFR}{ID\_AFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+A\+FR}

Offset\+: 0x04C (R/ ) Auxiliary Feature Register \mbox{\Hypertarget{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}\label{struct_s_c_b___type_ada1d3119c020983fdc949c2ccd406caa}} 
\index{SCB\_Type@{SCB\_Type}!ID\_DFR@{ID\_DFR}}
\index{ID\_DFR@{ID\_DFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_DFR}{ID\_DFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+D\+FR}

Offset\+: 0x048 (R/ ) Debug Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a5be03d185d9bde32c5b9028f792f8e1e}\label{struct_s_c_b___type_a5be03d185d9bde32c5b9028f792f8e1e}} 
\index{SCB\_Type@{SCB\_Type}!ID\_ISAR@{ID\_ISAR}}
\index{ID\_ISAR@{ID\_ISAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_ISAR}{ID\_ISAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}\label{struct_s_c_b___type_a781ef24d88610a432e7d5b179d78de47}} 
\index{SCB\_Type@{SCB\_Type}!ID\_MFR@{ID\_MFR}}
\index{ID\_MFR@{ID\_MFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_MFR}{ID\_MFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+M\+FR\mbox{[}4\+U\mbox{]}}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_ad3ce108b65d07e91c4a1054d50e4bd8a}\label{struct_s_c_b___type_ad3ce108b65d07e91c4a1054d50e4bd8a}} 
\index{SCB\_Type@{SCB\_Type}!ID\_MMFR@{ID\_MMFR}}
\index{ID\_MMFR@{ID\_MMFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_MMFR}{ID\_MMFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a7a23d21186bc6aa71855a68666202984}\label{struct_s_c_b___type_a7a23d21186bc6aa71855a68666202984}} 
\index{SCB\_Type@{SCB\_Type}!ID\_PFR@{ID\_PFR}}
\index{ID\_PFR@{ID\_PFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ID\_PFR}{ID\_PFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+D\+\_\+\+P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}\label{struct_s_c_b___type_a00e93446b3433a807f1574fa2f1fce54}} 
\index{SCB\_Type@{SCB\_Type}!ISAR@{ISAR}}
\index{ISAR@{ISAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ISAR}{ISAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR}

Offset\+: 0x060 (R/ ) Instruction Set Attributes Register \mbox{\Hypertarget{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}\label{struct_s_c_b___type_aba8abbd3db06a07b50f56547501983f9}} 
\index{SCB\_Type@{SCB\_Type}!ITCMCR@{ITCMCR}}
\index{ITCMCR@{ITCMCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{ITCMCR}{ITCMCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+I\+T\+C\+M\+CR}

Offset\+: 0x290 (R/W) Instruction Tightly-\/\+Coupled Memory Control Register \mbox{\Hypertarget{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}\label{struct_s_c_b___type_a2d03d0b7cec2254f39eb1c46c7445e80}} 
\index{SCB\_Type@{SCB\_Type}!MMFAR@{MMFAR}}
\index{MMFAR@{MMFAR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFAR}{MMFAR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}

Offset\+: 0x034 (R/W) Mem\+Manage Fault Address Register \mbox{\Hypertarget{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}\label{struct_s_c_b___type_a4f353f207bb27a1cea7861aa9eb00dbb}} 
\index{SCB\_Type@{SCB\_Type}!MMFR@{MMFR}}
\index{MMFR@{MMFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MMFR}{MMFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR}

Offset\+: 0x050 (R/ ) Memory Model Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}\label{struct_s_c_b___type_a7a1ba0f875c0e97c1673882b1106e66b}} 
\index{SCB\_Type@{SCB\_Type}!MVFR0@{MVFR0}}
\index{MVFR0@{MVFR0}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR0}{MVFR0}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R0}

Offset\+: 0x240 (R/ ) Media and V\+FP Feature Register 0 \mbox{\Hypertarget{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}\label{struct_s_c_b___type_a75d6299150fdcbbcb765e22ff27c432e}} 
\index{SCB\_Type@{SCB\_Type}!MVFR1@{MVFR1}}
\index{MVFR1@{MVFR1}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR1}{MVFR1}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R1}

Offset\+: 0x244 (R/ ) Media and V\+FP Feature Register 1 \mbox{\Hypertarget{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}\label{struct_s_c_b___type_a280ef961518ecee3ed43a86404853c3d}} 
\index{SCB\_Type@{SCB\_Type}!MVFR2@{MVFR2}}
\index{MVFR2@{MVFR2}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{MVFR2}{MVFR2}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+M\+V\+F\+R2}

Offset\+: 0x248 (R/ ) Media and V\+FP Feature Register 2 \mbox{\Hypertarget{struct_s_c_b___type_a525790dfb9d9e3dd8eb126cdfebcd472}\label{struct_s_c_b___type_a525790dfb9d9e3dd8eb126cdfebcd472}} 
\index{SCB\_Type@{SCB\_Type}!NSACR@{NSACR}}
\index{NSACR@{NSACR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{NSACR}{NSACR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+N\+S\+A\+CR}

Offset\+: 0x08C (R/W) Non-\/\+Secure Access Control Register \mbox{\Hypertarget{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}\label{struct_s_c_b___type_a40745bb0af880c45827a653222d54117}} 
\index{SCB\_Type@{SCB\_Type}!PFR@{PFR}}
\index{PFR@{PFR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{PFR}{PFR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+P\+FR}

Offset\+: 0x040 (R/ ) Processor Feature Register \mbox{\Hypertarget{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}\label{struct_s_c_b___type_a3a4840c6fa4d1ee75544f4032c88ec34}} 
\index{SCB\_Type@{SCB\_Type}!SCR@{SCR}}
\index{SCR@{SCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+CR}

Offset\+: 0x010 (R/W) System Control Register \mbox{\Hypertarget{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}\label{struct_s_c_b___type_a82273352d2e8c7a28a7b7cbdfc3d6a75}} 
\index{SCB\_Type@{SCB\_Type}!SFCR@{SFCR}}
\index{SFCR@{SFCR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SFCR}{SFCR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+F\+CR}

Offset\+: 0x290 (R/W) Security Features Control Register \mbox{\Hypertarget{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}\label{struct_s_c_b___type_a7b5ae9741a99808043394c4743b635c4}} 
\index{SCB\_Type@{SCB\_Type}!SHCSR@{SHCSR}}
\index{SHCSR@{SHCSR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHCSR}{SHCSR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}

Offset\+: 0x024 (R/W) System Handler Control and State Register \mbox{\Hypertarget{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}\label{struct_s_c_b___type_a5c40d124f95a3f7f431a3d5409d6ad28}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}\label{struct_s_c_b___type_a9b05f74580fc93daa7fe2f0e1c9c5663}} 
\index{SCB\_Type@{SCB\_Type}!SHP@{SHP}}
\index{SHP@{SHP}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHP}{SHP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+HP\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_ac6259676cd7892a1b62f3fa7c0930780}\label{struct_s_c_b___type_ac6259676cd7892a1b62f3fa7c0930780}} 
\index{SCB\_Type@{SCB\_Type}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHPR}{SHPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+PR}

Offset\+: 0x01C (R/W) System Handlers Priority Registers. \mbox{[}0\mbox{]} is R\+E\+S\+E\+R\+V\+ED

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}\label{struct_s_c_b___type_afdab23abd301033bb318c7b188b377db}} 
\index{SCB\_Type@{SCB\_Type}!SHPR@{SHPR}}
\index{SHPR@{SHPR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{SHPR}{SHPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint8\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+H\+PR\mbox{[}12\+U\mbox{]}}

Offset\+: 0x018 (R/W) System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) \mbox{\Hypertarget{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}\label{struct_s_c_b___type_ad70825dd0869b7ccd07fb2b8680fcdb6}} 
\index{SCB\_Type@{SCB\_Type}!STIR@{STIR}}
\index{STIR@{STIR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{STIR}{STIR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x200 ( /W) Software Triggered Interrupt Register \mbox{\Hypertarget{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}\label{struct_s_c_b___type_a187a4578e920544ed967f98020fb8170}} 
\index{SCB\_Type@{SCB\_Type}!VTOR@{VTOR}}
\index{VTOR@{VTOR}!SCB\_Type@{SCB\_Type}}
\subsubsection{\texorpdfstring{VTOR}{VTOR}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+I\+OM uint32\+\_\+t S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}

Offset\+: 0x008 (R/W) Vector Table Offset Register 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
Drivers/\+C\+M\+S\+I\+S/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
