#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Apr 10 07:46:43 2021
# Process ID: 33504
# Current directory: C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26312 C:\Users\jabid\Documents\Universidad\Tarea\Detector de secuencia\Detector de secuencia.xpr
# Log file: C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/vivado.log
# Journal file: C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 736.488 ; gain = 139.426
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/imports/new/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 761.535 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 6 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:68]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-921] index value 6 is out of range 5 downto 0 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:117]
ERROR: [VRFC 10-922] index value <6> is out of range [5:0] [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:117]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 783.578 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 785.176 ; gain = 1.027
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 789.754 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project C:/Users/jabid/Documents/Universidad/Tarea/RAM/RAM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 817.781 ; gain = 23.660
update_compile_order -fileset sources_1
close_project
create_project RAM2 C:/Users/jabid/Documents/Universidad/Tarea/RAM2 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 910.766 ; gain = 5.535
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
current_project {Detector de secuencia}
current_project RAM2
file mkdir C:/Users/jabid/Documents/Universidad/Tarea/RAM2/RAM2.srcs/sources_1/new
close [ open C:/Users/jabid/Documents/Universidad/Tarea/RAM2/RAM2.srcs/sources_1/new/RAM2.vhd w ]
add_files C:/Users/jabid/Documents/Universidad/Tarea/RAM2/RAM2.srcs/sources_1/new/RAM2.vhd
current_project {Detector de secuencia}
current_project RAM2
update_compile_order -fileset sources_1
close_project
import_files C:/Users/jabid/Documents/Universidad/Tarea/RAM2/RAM2.srcs/sources_1/new/RAM2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 6 elements ; expected 7 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'din' expects 16 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:118]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 918.328 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 950.875 ; gain = 32.547
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 950.875 ; gain = 32.547
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/t_b/UTT/cont1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.039 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/t_b/UTT/detect/conmux}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/t_b/UTT/detect/cont_2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 955.039 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.039 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.039 ; gain = 0.000
close [ open {C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/CONTMAQ.vhd} w ]
add_files {{C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/CONTMAQ.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/CONTMAQ.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CONTMAQ'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 955.039 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mux'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 955.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.480 ; gain = 8.605
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/t_b/UTT/cont1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.574 ; gain = 10.449
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/t_b/UTT/detect/mux}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1049.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.098 ; gain = 7.523
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/t_b/UTT/detect/F_S_M}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/t_b/UTT/detect/cont_2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1057.098 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.098 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mux'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1341.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1341.656 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1488.008 ; gain = 146.352
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jabid/Documents/Universidad/Tarea/Detector -notrace
couldn't read file "C:/Users/jabid/Documents/Universidad/Tarea/Detector": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Apr 10 09:25:55 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1821.117 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 1.152
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:27 . Memory (MB): peak = 1822.270 ; gain = 1.152
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM2'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 0 [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:56]
ERROR: [VRFC 10-1121] no index value can belong to null index range [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:56]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit t_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/t_b/UTT/cont1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/t_b/UTT/detect/F_S_M}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/t_b/UTT/detect/cont_2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mux'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
open_project C:/Users/jabid/Documents/Universidad/Tarea/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 1822.270 ; gain = 0.000
update_compile_order -fileset sources_1
current_project {Detector de secuencia}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_mem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/FMS.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/imports/new/RAM2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/mux_16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_mux.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd:]
set_property -name {xsim.simulate.runtime} -value {6000ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/t_b/UTT/cont1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/t_b/UTT/control}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/t_b/UTT/detect/conmux}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/t_b/UTT/cont1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
close [ open {C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd} w ]
add_files {{C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd}}
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1822.270 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/t_b/UTT/cont1}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/t_b/UTT/control}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Cont_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Cont_32'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {12000ns} -objects [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 12000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 12000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10235ns} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1822.270 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "t_b_behav -key {Behavioral:sim_1:Functional:t_b} -tclbatch {t_b.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source t_b.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10235ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 't_b_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10235ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/t_b/UTT/memoria}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/t_b/UTT/control}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sim_1/new/t_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 't_b'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Unit_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Unit_control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/cont_leer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_leer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Memoria_32x16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom_mem'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/t_b/UTT/detect/F_S_M}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1822.270 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
close [ open {C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd} w ]
add_files {{C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd}}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_rst'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture beh of entity xil_defaultlib.a_rst [a_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1822.270 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1822.270 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'a_rst'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture beh of entity xil_defaultlib.a_rst [a_rst_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1822.270 ; gain = 0.000
update_compile_order -fileset sources_1
current_project pwm
current_project {Detector de secuencia}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/Detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Detector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Div_frec'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_frec [div_frec_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 't_b' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj t_b_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.srcs/sources_1/new/div.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Div_frec'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jabid/Documents/Universidad/Tarea/Detector de secuencia/Detector de secuencia.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd80e467562e413085e652c3baebe945 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot t_b_behav xil_defaultlib.t_b -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.rom_mem [rom_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont_32 [cont_32_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_frec [div_frec_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_16 [mux_16_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_mux [cont_mux_default]
Compiling architecture multi_seg_arch of entity xil_defaultlib.FSM [fsm_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTMAQ [contmaq_default]
Compiling architecture behavioral of entity xil_defaultlib.Detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.Unit_control [unit_control_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM2 [ram2_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_100K [div_100k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_200K [div_200k_default]
Compiling architecture behavioral of entity xil_defaultlib.Div_1M [div_1m_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_4a1 [mux_4a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Cont [cont_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_8a1 [mux_8a1_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco3a8 [deco3a8_default]
Compiling architecture behavioral of entity xil_defaultlib.Deco_hexa [deco_hexa_default]
Compiling architecture arch of entity xil_defaultlib.Reg_univ [reg_univ_default]
Compiling architecture behavioral of entity xil_defaultlib.Visualiza [visualiza_default]
Compiling architecture behavioral of entity xil_defaultlib.cont_leer [cont_leer_default]
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.t_b
Built simulation snapshot t_b_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1822.270 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 16:46:39 2021...
