
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004370    0.207407    0.070273    4.070273 ^ rst_n (in)
                                                         rst_n (net)
                      0.207407    0.000000    4.070273 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006899    0.283966    0.411053    4.481326 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.283966    0.000088    4.481413 ^ fanout17/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.060942    0.891983    0.760912    5.242326 ^ fanout17/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net17 (net)
                      0.891998    0.002051    5.244377 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     9    0.071742    1.038613    0.916193    6.160570 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net15 (net)
                      1.038638    0.002833    6.163403 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              6.163403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000950   20.561676 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032130    0.177702    0.423917   20.985592 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.177702    0.000362   20.985954 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.885956   clock uncertainty
                                  0.000000   20.885956   clock reconvergence pessimism
                                  0.358942   21.244896   library recovery time
                                             21.244896   data required time
---------------------------------------------------------------------------------------------
                                             21.244896   data required time
                                             -6.163403   data arrival time
---------------------------------------------------------------------------------------------
                                             15.081493   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004356    0.207015    0.070044    4.070044 ^ ena (in)
                                                         ena (net)
                      0.207015    0.000000    4.070044 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.019123    0.603727    0.603737    4.673780 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.603727    0.000472    4.674252 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.037267    0.603947    0.483607    5.157859 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _076_ (net)
                      0.603947    0.000276    5.158135 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004261    0.756674    0.542338    5.700473 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.756674    0.000046    5.700519 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.700519   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026366    0.242597    0.107752   20.107752 ^ clk (in)
                                                         clk (net)
                      0.242597    0.000000   20.107752 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.049795    0.204380    0.452973   20.560726 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.204381    0.000968   20.561693 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.037283    0.185463    0.429889   20.991583 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.185463    0.000531   20.992113 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.892113   clock uncertainty
                                  0.000000   20.892113   clock reconvergence pessimism
                                 -0.696502   20.195612   library setup time
                                             20.195612   data required time
---------------------------------------------------------------------------------------------
                                             20.195612   data required time
                                             -5.700519   data arrival time
---------------------------------------------------------------------------------------------
                                             14.495091   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
