#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 20 18:03:35 2018
# Process ID: 25396
# Current directory: C:/Users/Ahmed/Desktop/FP_addition
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18016 C:\Users\Ahmed\Desktop\FP_addition\FP_addition.xpr
# Log file: C:/Users/Ahmed/Desktop/FP_addition/vivado.log
# Journal file: C:/Users/Ahmed/Desktop/FP_addition\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project C:/Users/Ahmed/Desktop/FP_addition/FP_addition.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 767.816 ; gain = 69.855
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'additiontb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj additiontb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FP_addition
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additiontb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 798.926 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69fe0d4bb6a64f2fab70330a1cef68d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot additiontb_behav xil_defaultlib.additiontb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.FP_addition [fp_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.additiontb
Built simulation snapshot additiontb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim/xsim.dir/additiontb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim/xsim.dir/additiontb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov 20 18:19:26 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 20 18:19:26 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 798.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "additiontb_behav -key {Behavioral:sim_1:Functional:additiontb} -tclbatch {additiontb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source additiontb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 815.219 ; gain = 16.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'additiontb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 815.219 ; gain = 16.293
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 819.832 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'additiontb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj additiontb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additiontb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69fe0d4bb6a64f2fab70330a1cef68d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot additiontb_behav xil_defaultlib.additiontb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.FP_addition [fp_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.additiontb
Built simulation snapshot additiontb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 819.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "additiontb_behav -key {Behavioral:sim_1:Functional:additiontb} -tclbatch {additiontb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source additiontb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: NAN
Time: 100 ns  Iteration: 0  Process: /additiontb/W/line__20  File: C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd
Note: NAN
Time: 300 ns  Iteration: 0  Process: /additiontb/W/line__20  File: C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd
Note: NAN
Time: 500 ns  Iteration: 0  Process: /additiontb/W/line__20  File: C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd
Note: NAN
Time: 700 ns  Iteration: 0  Process: /additiontb/W/line__20  File: C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd
Note: NAN
Time: 900 ns  Iteration: 0  Process: /additiontb/W/line__20  File: C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'additiontb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 819.832 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'additiontb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj additiontb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahmed/Desktop/FP_addition/FP_addition.srcs/sources_1/new/FP_addition_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additiontb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69fe0d4bb6a64f2fab70330a1cef68d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot additiontb_behav xil_defaultlib.additiontb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.FP_addition [fp_addition_default]
Compiling architecture behavioral of entity xil_defaultlib.additiontb
Built simulation snapshot additiontb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "additiontb_behav -key {Behavioral:sim_1:Functional:additiontb} -tclbatch {additiontb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source additiontb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'additiontb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 827.766 ; gain = 2.156
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'additiontb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj additiontb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 69fe0d4bb6a64f2fab70330a1cef68d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot additiontb_behav xil_defaultlib.additiontb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahmed/Desktop/FP_addition/FP_addition.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "additiontb_behav -key {Behavioral:sim_1:Functional:additiontb} -tclbatch {additiontb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source additiontb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'additiontb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 829.703 ; gain = 1.938
