# Reading D:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do bcd2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2 {D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/bcd2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bcd2
# -- Compiling module tb_jk_bcd
# 
# Top level modules:
# 	tb_jk_bcd
# vlog -vlog01compat -work work +incdir+D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2 {D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/jk.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# 
vsim -voptargs=+acc work.tb_jk_bcd
# vsim -voptargs=+acc work.tb_jk_bcd 
# Loading work.tb_jk_bcd
# Loading work.bcd2
# ** Error: (vsim-3033) D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/bcd2.v(21): Instantiation of 'jk' failed. The design unit was not found.
# 
#         Region: /tb_jk_bcd/dut
#         Searched libraries:
#             D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/bcd2.v(31): Instantiation of 'jk' failed. The design unit was not found.
# 
#         Region: /tb_jk_bcd/dut
#         Searched libraries:
#             D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/bcd2.v(41): Instantiation of 'jk' failed. The design unit was not found.
# 
#         Region: /tb_jk_bcd/dut
#         Searched libraries:
#             D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/bcd2.v(54): Instantiation of 'jk' failed. The design unit was not found.
# 
#         Region: /tb_jk_bcd/dut
#         Searched libraries:
#             D:/altera/13.0sp1/DSD_4CV5/Proyectos/bcd2/simulation/modelsim/rtl_work
# Error loading design
