// Seed: 3109512299
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    output id_6
);
  assign id_1 = id_4;
endmodule
