Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 14 17:52:27 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab5_timing_summary_routed.rpt -pb lab5_timing_summary_routed.pb -rpx lab5_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.471        0.000                      0                  272        0.180        0.000                      0                  272        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.471        0.000                      0                  272        0.180        0.000                      0                  272        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 col2_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[83]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.141ns (21.716%)  route 4.113ns (78.284%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546     5.097    clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  col2_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.478     5.575 r  col2_idx_reg[3]/Q
                         net (fo=18, routed)          1.077     6.653    col2_idx__1[3]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.295     6.948 r  row_A[94]_i_15/O
                         net (fo=2, routed)           1.039     7.987    row_A[94]_i_15_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.111 f  row_A[94]_i_8/O
                         net (fo=2, routed)           0.817     8.928    row_A[94]_i_8_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.052 r  row_A[94]_i_2/O
                         net (fo=6, routed)           0.656     9.708    row_A[94]_i_2_n_0
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.120     9.828 r  row_A[93]_i_1/O
                         net (fo=2, routed)           0.524    10.352    row_A[93]_i_1_n_0
    SLICE_X5Y83          FDCE                                         r  row_A_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    14.868    clk_IBUF_BUFG
    SLICE_X5Y83          FDCE                                         r  row_A_reg[83]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDCE (Setup_fdce_C_D)       -0.269    14.823    row_A_reg[83]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 col2_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[93]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.141ns (21.716%)  route 4.113ns (78.284%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546     5.097    clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  col2_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.478     5.575 r  col2_idx_reg[3]/Q
                         net (fo=18, routed)          1.077     6.653    col2_idx__1[3]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.295     6.948 r  row_A[94]_i_15/O
                         net (fo=2, routed)           1.039     7.987    row_A[94]_i_15_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.111 f  row_A[94]_i_8/O
                         net (fo=2, routed)           0.817     8.928    row_A[94]_i_8_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.052 r  row_A[94]_i_2/O
                         net (fo=6, routed)           0.656     9.708    row_A[94]_i_2_n_0
    SLICE_X5Y83          LUT2 (Prop_lut2_I0_O)        0.120     9.828 r  row_A[93]_i_1/O
                         net (fo=2, routed)           0.524    10.352    row_A[93]_i_1_n_0
    SLICE_X5Y83          FDPE                                         r  row_A_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    14.868    clk_IBUF_BUFG
    SLICE_X5Y83          FDPE                                         r  row_A_reg[93]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X5Y83          FDPE (Setup_fdpe_C_D)       -0.257    14.835    row_A_reg[93]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 col2_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[65]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.204ns  (logic 1.140ns (21.908%)  route 4.064ns (78.092%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546     5.097    clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  col2_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.478     5.575 r  col2_idx_reg[3]/Q
                         net (fo=18, routed)          1.077     6.653    col2_idx__1[3]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.295     6.948 r  row_A[94]_i_15/O
                         net (fo=2, routed)           1.039     7.987    row_A[94]_i_15_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.111 r  row_A[94]_i_8/O
                         net (fo=2, routed)           0.627     8.737    row_A[94]_i_8_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.861 f  row_A[90]_i_2/O
                         net (fo=5, routed)           0.669     9.530    row_A[90]_i_2_n_0
    SLICE_X4Y83          LUT2 (Prop_lut2_I1_O)        0.119     9.649 r  row_A[65]_i_1/O
                         net (fo=2, routed)           0.652    10.301    row_A[65]_i_1_n_0
    SLICE_X3Y83          FDCE                                         r  row_A_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499    14.870    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  row_A_reg[65]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y83          FDCE (Setup_fdce_C_D)       -0.275    14.819    row_A_reg[65]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.524ns  (required time - arrival time)
  Source:                 col2_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[90]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.227ns  (logic 1.171ns (22.402%)  route 4.056ns (77.598%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546     5.097    clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  col2_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.478     5.575 r  col2_idx_reg[3]/Q
                         net (fo=18, routed)          1.077     6.653    col2_idx__1[3]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.295     6.948 r  row_A[94]_i_15/O
                         net (fo=2, routed)           1.039     7.987    row_A[94]_i_15_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.111 r  row_A[94]_i_8/O
                         net (fo=2, routed)           0.627     8.737    row_A[94]_i_8_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  row_A[90]_i_2/O
                         net (fo=5, routed)           0.700     9.561    row_A[90]_i_2_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I1_O)        0.150     9.711 r  row_A[90]_i_1/O
                         net (fo=2, routed)           0.613    10.325    row_A[90]_i_1_n_0
    SLICE_X6Y83          FDPE                                         r  row_A_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.497    14.868    clk_IBUF_BUFG
    SLICE_X6Y83          FDPE                                         r  row_A_reg[90]/C
                         clock pessimism              0.259    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y83          FDPE (Setup_fdpe_C_D)       -0.244    14.848    row_A_reg[90]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.325    
  -------------------------------------------------------------------
                         slack                                  4.524    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 col3_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[67]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 1.242ns (23.637%)  route 4.012ns (76.363%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.548     5.099    clk_IBUF_BUFG
    SLICE_X8Y84          FDCE                                         r  col3_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y84          FDCE (Prop_fdce_C_Q)         0.518     5.617 r  col3_idx_reg[1]/Q
                         net (fo=12, routed)          1.053     6.671    col3_idx__1[1]
    SLICE_X7Y85          LUT4 (Prop_lut4_I1_O)        0.150     6.821 r  row_A[94]_i_10/O
                         net (fo=2, routed)           1.029     7.849    row_A[94]_i_10_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.326     8.175 r  row_A[94]_i_6/O
                         net (fo=3, routed)           0.453     8.628    row_A[94]_i_6_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.124     8.752 r  row_A[91]_i_2/O
                         net (fo=5, routed)           1.099     9.851    row_A[91]_i_2_n_0
    SLICE_X3Y82          LUT2 (Prop_lut2_I0_O)        0.124     9.975 r  row_A[67]_i_1/O
                         net (fo=2, routed)           0.378    10.354    row_A[67]_i_1_n_0
    SLICE_X2Y82          FDPE                                         r  row_A_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.498    14.869    clk_IBUF_BUFG
    SLICE_X2Y82          FDPE                                         r  row_A_reg[67]/C
                         clock pessimism              0.259    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y82          FDPE (Setup_fdpe_C_D)       -0.045    15.048    row_A_reg[67]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 scroll_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col1_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.184%)  route 4.011ns (80.816%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608     5.159    clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  scroll_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  scroll_counter_reg[26]/Q
                         net (fo=2, routed)           0.857     6.472    scroll_counter_reg_n_0_[26]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  scroll_counter[0]_i_7/O
                         net (fo=1, routed)           0.571     7.168    scroll_counter[0]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  scroll_counter[0]_i_2/O
                         net (fo=2, routed)           0.756     8.047    scroll_counter[0]_i_2_n_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.171 f  scroll_counter[31]_i_3/O
                         net (fo=36, routed)          1.119     9.290    scroll_counter[31]_i_3_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     9.414 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.708    10.122    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[0]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.205    14.821    col1_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 scroll_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col1_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.184%)  route 4.011ns (80.816%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608     5.159    clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  scroll_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  scroll_counter_reg[26]/Q
                         net (fo=2, routed)           0.857     6.472    scroll_counter_reg_n_0_[26]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  scroll_counter[0]_i_7/O
                         net (fo=1, routed)           0.571     7.168    scroll_counter[0]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  scroll_counter[0]_i_2/O
                         net (fo=2, routed)           0.756     8.047    scroll_counter[0]_i_2_n_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.171 f  scroll_counter[31]_i_3/O
                         net (fo=36, routed)          1.119     9.290    scroll_counter[31]_i_3_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     9.414 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.708    10.122    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[1]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.205    14.821    col1_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 scroll_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col1_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.184%)  route 4.011ns (80.816%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608     5.159    clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  scroll_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  scroll_counter_reg[26]/Q
                         net (fo=2, routed)           0.857     6.472    scroll_counter_reg_n_0_[26]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  scroll_counter[0]_i_7/O
                         net (fo=1, routed)           0.571     7.168    scroll_counter[0]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  scroll_counter[0]_i_2/O
                         net (fo=2, routed)           0.756     8.047    scroll_counter[0]_i_2_n_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.171 f  scroll_counter[31]_i_3/O
                         net (fo=36, routed)          1.119     9.290    scroll_counter[31]_i_3_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     9.414 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.708    10.122    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[2]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.205    14.821    col1_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 scroll_counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            col1_idx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.184%)  route 4.011ns (80.816%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.608     5.159    clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  scroll_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.456     5.615 r  scroll_counter_reg[26]/Q
                         net (fo=2, routed)           0.857     6.472    scroll_counter_reg_n_0_[26]
    SLICE_X5Y79          LUT4 (Prop_lut4_I0_O)        0.124     6.596 f  scroll_counter[0]_i_7/O
                         net (fo=1, routed)           0.571     7.168    scroll_counter[0]_i_7_n_0
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.124     7.292 f  scroll_counter[0]_i_2/O
                         net (fo=2, routed)           0.756     8.047    scroll_counter[0]_i_2_n_0
    SLICE_X5Y74          LUT4 (Prop_lut4_I0_O)        0.124     8.171 f  scroll_counter[31]_i_3/O
                         net (fo=36, routed)          1.119     9.290    scroll_counter[31]_i_3_n_0
    SLICE_X5Y82          LUT3 (Prop_lut3_I1_O)        0.124     9.414 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.708    10.122    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.431    14.802    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[3]/C
                         clock pessimism              0.259    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X9Y84          FDCE (Setup_fdce_C_CE)      -0.205    14.821    col1_idx_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 col2_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_A_reg[94]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.138ns (23.173%)  route 3.773ns (76.827%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 14.800 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.546     5.097    clk_IBUF_BUFG
    SLICE_X8Y82          FDCE                                         r  col2_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDCE (Prop_fdce_C_Q)         0.478     5.575 r  col2_idx_reg[3]/Q
                         net (fo=18, routed)          1.077     6.653    col2_idx__1[3]
    SLICE_X8Y82          LUT2 (Prop_lut2_I0_O)        0.295     6.948 r  row_A[94]_i_15/O
                         net (fo=2, routed)           1.039     7.987    row_A[94]_i_15_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I1_O)        0.124     8.111 r  row_A[94]_i_8/O
                         net (fo=2, routed)           0.817     8.928    row_A[94]_i_8_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.052 f  row_A[94]_i_2/O
                         net (fo=6, routed)           0.457     9.509    row_A[94]_i_2_n_0
    SLICE_X8Y82          LUT2 (Prop_lut2_I1_O)        0.117     9.626 r  row_A[94]_i_1/O
                         net (fo=2, routed)           0.382    10.008    row_A[94]_i_1_n_0
    SLICE_X9Y82          FDPE                                         r  row_A_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.429    14.800    clk_IBUF_BUFG
    SLICE_X9Y82          FDPE                                         r  row_A_reg[94]/C
                         clock pessimism              0.275    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X9Y82          FDPE (Setup_fdpe_C_D)       -0.288    14.752    row_A_reg[94]
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -10.008    
  -------------------------------------------------------------------
                         slack                                  4.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.105     1.770    lcd0/icode_reg_n_0_[0]
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.075     1.589    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 lcd0/text_count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_rs_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.306%)  route 0.157ns (45.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  lcd0/text_count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_count_reg[21]/Q
                         net (fo=19, routed)          0.157     1.798    lcd0/text_count_reg[21]
    SLICE_X2Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  lcd0/text_rs_i_1/O
                         net (fo=1, routed)           0.000     1.843    lcd0/text_rs
    SLICE_X2Y86          FDRE                                         r  lcd0/text_rs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  lcd0/text_rs_reg/C
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.635    lcd0/text_rs_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.896%)  route 0.180ns (56.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  lcd0/tcode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[1]/Q
                         net (fo=1, routed)           0.180     1.820    lcd0/tcode_reg_n_0_[1]
    SLICE_X3Y84          FDRE                                         r  lcd0/text_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  lcd0/text_d_reg[1]/C
                         clock pessimism             -0.478     1.535    
    SLICE_X3Y84          FDRE (Hold_fdre_C_D)         0.070     1.605    lcd0/text_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.148ns (58.220%)  route 0.106ns (41.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.148     1.648 r  lcd0/icode_reg[3]/Q
                         net (fo=1, routed)           0.106     1.755    lcd0/icode_reg_n_0_[3]
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     2.014    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[3]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.024     1.538    lcd0/init_d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.099%)  route 0.174ns (47.901%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.174     1.815    lcd0/p_0_in[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.048     1.863 r  lcd0/icode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    lcd0/icode[1]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[1]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.646    lcd0/icode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.800%)  route 0.174ns (55.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.174     1.813    lcd0/tcode_reg_n_0_[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.059     1.593    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.531%)  route 0.178ns (48.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.178     1.819    lcd0/p_0_in[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I1_O)        0.048     1.867 r  lcd0/icode[3]_i_2/O
                         net (fo=1, routed)           0.000     1.867    lcd0/icode[3]_i_2_n_0
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[3]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.131     1.646    lcd0/icode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.699%)  route 0.174ns (48.301%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 f  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.174     1.815    lcd0/p_0_in[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  lcd0/icode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    lcd0/icode[0]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[0]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120     1.635    lcd0/icode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 lcd0/init_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/icode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.131%)  route 0.178ns (48.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  lcd0/init_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/init_count_reg[24]/Q
                         net (fo=7, routed)           0.178     1.819    lcd0/p_0_in[2]
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  lcd0/icode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    lcd0/icode[2]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.856     2.015    lcd0/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  lcd0/icode_reg[2]/C
                         clock pessimism             -0.499     1.515    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.636    lcd0/icode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.179%)  route 0.178ns (55.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.585     1.498    lcd0/clk_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  lcd0/tcode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  lcd0/tcode_reg[2]/Q
                         net (fo=1, routed)           0.178     1.818    lcd0/tcode_reg_n_0_[2]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.855     2.013    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[2]/C
                         clock pessimism             -0.478     1.534    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.052     1.586    lcd0/text_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y84     col1_idx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y84     col1_idx_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y84     col1_idx_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y84     col1_idx_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     col2_idx_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y83     col2_idx_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     col2_idx_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     col2_idx_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     col2_scroll_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     col2_idx_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     col2_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y84     col1_idx_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     col2_idx_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     col2_idx_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/init_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.155ns  (logic 4.470ns (48.823%)  route 4.685ns (51.177%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  lcd0/init_d_reg[1]/Q
                         net (fo=1, routed)           0.944     6.532    lcd0/init_d[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.318     6.850 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.741    10.591    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.733    14.324 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.324    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.483ns (49.180%)  route 4.633ns (50.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.606     6.194    lcd0/init_d[3]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.325     6.519 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.026    10.545    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.739    14.284 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.284    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.897ns  (logic 4.251ns (47.783%)  route 4.646ns (52.217%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  lcd0/init_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.586 r  lcd0/init_e_reg/Q
                         net (fo=1, routed)           0.806     6.392    lcd0/init_e
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.299     6.691 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.840    10.531    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    14.064 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    14.064    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.251ns (48.236%)  route 4.562ns (51.764%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  lcd0/init_d_reg[0]/Q
                         net (fo=1, routed)           0.816     6.403    lcd0/init_d[0]
    SLICE_X2Y84          LUT3 (Prop_lut3_I2_O)        0.299     6.702 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.746    10.448    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         3.533    13.982 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.982    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_rw_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.784ns  (logic 4.497ns (51.193%)  route 4.287ns (48.808%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.616     5.167    lcd0/clk_IBUF_BUFG
    SLICE_X0Y83          FDSE                                         r  lcd0/init_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDSE (Prop_fdse_C_Q)         0.419     5.586 r  lcd0/init_rw_reg/Q
                         net (fo=1, routed)           0.590     6.177    lcd0/init_rw
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.322     6.499 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.697    10.196    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.756    13.951 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000    13.951    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.334ns (50.426%)  route 4.261ns (49.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.619     5.170    lcd0/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.456     5.626 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.706     6.332    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y85          LUT2 (Prop_lut2_I0_O)        0.153     6.485 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.555    10.040    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.725    13.765 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    13.765    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.252ns (50.292%)  route 4.203ns (49.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.617     5.168    lcd0/clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  lcd0/init_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.419     5.587 r  lcd0/init_d_reg[2]/Q
                         net (fo=1, routed)           0.817     6.404    lcd0/init_d[2]
    SLICE_X2Y83          LUT3 (Prop_lut3_I2_O)        0.297     6.701 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.386    10.087    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.536    13.624 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.624    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd0/text_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.446ns (53.808%)  route 1.242ns (46.192%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  lcd0/text_d_reg[2]/Q
                         net (fo=1, routed)           0.223     1.887    lcd0/text_d[2]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.045     1.932 r  lcd0/LCD_D_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.018     2.950    LCD_D_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.237     4.187 r  LCD_D_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.187    LCD_D[2]
    U18                                                               r  LCD_D[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.485ns (53.277%)  route 1.302ns (46.723%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y84          FDRE                                         r  lcd0/text_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/text_d_reg[1]/Q
                         net (fo=1, routed)           0.087     1.729    lcd0/text_d[1]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.048     1.777 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.215     2.992    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         1.296     4.287 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.287    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rs_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.827ns  (logic 1.500ns (53.057%)  route 1.327ns (46.943%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  lcd0/text_rs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.664 r  lcd0/text_rs_reg/Q
                         net (fo=1, routed)           0.194     1.859    lcd0/text_rs_reg_n_0
    SLICE_X2Y85          LUT2 (Prop_lut2_I1_O)        0.049     1.908 r  lcd0/LCD_RS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.133     3.040    LCD_RS_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.287     4.327 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     4.327    LCD_RS
    M16                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RW
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.554ns (54.593%)  route 1.293ns (45.407%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.148     1.647 r  lcd0/text_rw_reg/Q
                         net (fo=1, routed)           0.094     1.742    lcd0/text_rw_reg_n_0
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.101     1.843 r  lcd0/LCD_RW_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.199     3.041    LCD_RW_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.305     4.347 r  LCD_RW_OBUF_inst/O
                         net (fo=0)                   0.000     4.347    LCD_RW
    N15                                                               r  LCD_RW (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.888ns  (logic 1.443ns (49.959%)  route 1.445ns (50.041%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  lcd0/text_d_reg[0]/Q
                         net (fo=1, routed)           0.219     1.883    lcd0/text_d[0]
    SLICE_X2Y84          LUT3 (Prop_lut3_I0_O)        0.045     1.928 r  lcd0/LCD_D_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.226     3.154    LCD_D_OBUF[0]
    P17                  OBUF (Prop_obuf_I_O)         1.234     4.388 r  LCD_D_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.388    LCD_D[0]
    P17                                                               r  LCD_D[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.990ns  (logic 1.420ns (47.492%)  route 1.570ns (52.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.587     1.500    lcd0/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.280     1.922    lcd0/lcd_initialized_reg_n_0
    SLICE_X2Y83          LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.290     3.257    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         1.234     4.491 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     4.491    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.026ns  (logic 1.514ns (50.027%)  route 1.512ns (49.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.586     1.499    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.663 r  lcd0/text_d_reg[3]/Q
                         net (fo=1, routed)           0.144     1.808    lcd0/text_d[3]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.048     1.856 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.368     3.224    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         1.302     4.526 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.526    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0/SR[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0/SR[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0/SR[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_d_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_e_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0/SR[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_e_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_e_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/text_rw_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0/SR[0]
    SLICE_X2Y83          FDRE                                         r  lcd0/text_rw_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    lcd0/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  lcd0/text_rw_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[65]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0_n_0
    SLICE_X3Y83          FDCE                                         f  row_A_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  row_A_reg[65]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[85]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.793ns  (logic 1.638ns (18.623%)  route 7.156ns (81.377%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 f  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.849     8.793    lcd0_n_0
    SLICE_X3Y83          FDPE                                         f  row_A_reg[85]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.499     4.870    clk_IBUF_BUFG
    SLICE_X3Y83          FDPE                                         r  row_A_reg[85]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.638ns (18.882%)  route 7.035ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.728     8.673    lcd0/SR[0]
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501     4.872    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[20]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.638ns (18.882%)  route 7.035ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.728     8.673    lcd0/SR[0]
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501     4.872    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[21]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            lcd0/init_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.673ns  (logic 1.638ns (18.882%)  route 7.035ns (81.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=5, routed)           3.307     4.821    lcd0/reset_n_IBUF
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     4.945 r  lcd0/init_e_i_1/O
                         net (fo=136, routed)         3.728     8.673    lcd0/SR[0]
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.501     4.872    lcd0/clk_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  lcd0/init_count_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_sw[1]
                            (input port)
  Destination:            sw_state_old_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.279ns (20.598%)  route 1.076ns (79.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  usr_sw[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[1]
    C11                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  usr_sw_IBUF[1]_inst/O
                         net (fo=3, routed)           1.076     1.355    usr_sw_IBUF[1]
    SLICE_X3Y79          FDPE                                         r  sw_state_old_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X3Y79          FDPE                                         r  sw_state_old_reg[1]/C

Slack:                    inf
  Source:                 usr_sw[2]
                            (input port)
  Destination:            sw_state_old_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.282ns (20.815%)  route 1.074ns (79.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  usr_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  usr_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.074     1.357    usr_sw_IBUF[2]
    SLICE_X2Y79          FDPE                                         r  sw_state_old_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X2Y79          FDPE                                         r  sw_state_old_reg[2]/C

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            game_over_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.353ns (25.904%)  route 1.010ns (74.096%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 f  usr_sw_IBUF[0]_inst/O
                         net (fo=8, routed)           1.010     1.318    usr_sw_IBUF[0]
    SLICE_X2Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.363 r  game_over_i_1/O
                         net (fo=1, routed)           0.000     1.363    game_over_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X2Y82          FDCE                                         r  game_over_reg/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            sw_state_old_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.307ns (22.009%)  route 1.088ns (77.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  usr_sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.088     1.394    usr_sw_IBUF[3]
    SLICE_X2Y79          FDPE                                         r  sw_state_old_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X2Y79          FDPE                                         r  sw_state_old_reg[3]/C

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            sw_state_old_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.308ns (21.573%)  route 1.120ns (78.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  usr_sw_IBUF[0]_inst/O
                         net (fo=8, routed)           1.120     1.428    usr_sw_IBUF[0]
    SLICE_X3Y79          FDPE                                         r  sw_state_old_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X3Y79          FDPE                                         r  sw_state_old_reg[0]/C

Slack:                    inf
  Source:                 usr_sw[2]
                            (input port)
  Destination:            col2_scroll_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.325ns (21.597%)  route 1.181ns (78.403%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 f  usr_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[2]
    C10                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  usr_sw_IBUF[2]_inst/O
                         net (fo=4, routed)           1.181     1.464    usr_sw_IBUF[2]
    SLICE_X2Y79          LUT5 (Prop_lut5_I1_O)        0.043     1.507 r  col2_scroll_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.507    col2_scroll_counter[1]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  col2_scroll_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  col2_scroll_counter_reg[1]/C

Slack:                    inf
  Source:                 usr_sw[0]
                            (input port)
  Destination:            col2_scroll_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.353ns (21.828%)  route 1.265ns (78.172%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  usr_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  usr_sw_IBUF[0]_inst/O
                         net (fo=8, routed)           1.265     1.573    usr_sw_IBUF[0]
    SLICE_X2Y79          LUT3 (Prop_lut3_I0_O)        0.045     1.618 r  col2_scroll_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.618    col2_scroll_counter[0]_i_1_n_0
    SLICE_X2Y79          FDCE                                         r  col2_scroll_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.850     2.009    clk_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  col2_scroll_counter_reg[0]/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            col1_idx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.352ns (20.647%)  route 1.352ns (79.353%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  usr_sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.054     1.361    usr_sw_IBUF[3]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.298     1.704    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[0]/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            col1_idx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.352ns (20.647%)  route 1.352ns (79.353%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  usr_sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.054     1.361    usr_sw_IBUF[3]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.298     1.704    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[1]/C

Slack:                    inf
  Source:                 usr_sw[3]
                            (input port)
  Destination:            col1_idx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.704ns  (logic 0.352ns (20.647%)  route 1.352ns (79.353%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  usr_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_sw[3]
    A10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  usr_sw_IBUF[3]_inst/O
                         net (fo=3, routed)           1.054     1.361    usr_sw_IBUF[3]
    SLICE_X5Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  col1_idx[0]_i_1/O
                         net (fo=4, routed)           0.298     1.704    col1_idx[0]_i_1_n_0
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.826     1.984    clk_IBUF_BUFG
    SLICE_X9Y84          FDCE                                         r  col1_idx_reg[2]/C





