/dts-v1/;

/ {
	#address-cells = <0x02>;
	model = "MT6771V/C";
	#size-cells = <0x02>;
	interrupt-parent = <0x01>;
	compatible = "mediatek,mt6771";

	kp@10010000 {
		mediatek,kpd-hw-dl-key1 = <0x0a>;
		mediatek,kpd-use-extend-type = <0x00>;
		interrupts = <0x00 0xba 0x02>;
		mediatek,kpd-key-debounce = <0x400>;
		mediatek,kpd-pwkey-gpio-din = <0x00>;
		mediatek,kpd-sw-rstkey = <0x66>;
		mediatek,kpd-sw-pwrkey = <0x74>;
		compatible = "mediatek,kp";
		mediatek,kpd-hw-dl-key2 = <0x08>;
		mediatek,kpd-hw-factory-key = <0x0a>;
		status = "okay";
		mediatek,kpd-hw-map-num = <0x48>;
		mediatek,kpd-hw-dl-key0 = <0x09>;
		reg = <0x00 0x10010000 0x00 0x1000>;
		phandle = <0x28>;
		mediatek,kpd-hw-init-map = <0x00 0xfa 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x73 0x72 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		mediatek,kpd-hw-rstkey = <0x11>;
		mediatek,kpd-hw-pwrkey = <0x08>;
		mediatek,kpd-pwrkey-eint-gpio = <0x00>;
		mediatek,kpd-hw-recovery-key = <0x09>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0x00 0x82c00000 0x00 0x1000>;
	};

	scp_cfgreg@105c0000 {
		compatible = "mediatek,scp_cfgreg";
		reg = <0x00 0x105c0000 0x00 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0x00 0x80170000 0x00 0x1000>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0x00 0x11e50000 0x00 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0x00 0x87430000 0x00 0x1000>;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0x00 0x876c0000 0x00 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0x00 0x85098000 0x00 0x1000>;
	};

	i2c@11009000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		ch_offset_default = <0x100>;
		id = <0x02>;
		interrupts = <0x00 0x53 0x08>;
		clocks = <0x15 0x0d 0x15 0x2b 0x15 0x4a>;
		ccu-ch-offset = <0x200>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x11000280 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x58>;

		camera_main@1a {
			compatible = "mediatek,camera_main";
			status = "okay";
			reg = <0x1a>;
			phandle = <0x132>;
		};

		camera_main_af@72 {
			compatible = "mediatek,camera_main_af";
			status = "okay";
			reg = <0x72>;
			phandle = <0x133>;
		};

		cap_tkpd@30 {
			compatible = "mediatek,cap_tkpd";
			status = "okay";
			reg = <0x30>;
			phandle = <0x137>;
		};

		camera_main_eeprom@50 {
			compatible = "mediatek,camera_main_eeprom";
			status = "okay";
			reg = <0x50>;
			phandle = <0x134>;
		};

		ccu_sensor_i2c_2_hw@33 {
			compatible = "mediatek,ccu_sensor_i2c_2_hw";
			status = "okay";
			reg = <0x33>;
			phandle = <0x135>;
		};

		camera_sub_two@20 {
			compatible = "mediatek,camera_sub_two";
			status = "okay";
			reg = <0x20>;
			phandle = <0x136>;
		};
	};

	apirq@1000b000 {
		interrupts = <0x00 0xb1 0x04>;
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		phandle = <0x27>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0x00 0x83080000 0x00 0x1000>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	scpsys@10001000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,scpsys";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x1a001000 0x00 0x1000 0x00 0x14019000 0x00 0x1000>;
		phandle = <0x2e>;
	};

	mdp_rdma0@14001000 {
		clock-names = "MDP_RDMA0";
		interrupts = <0x00 0xda 0x08>;
		clocks = <0x2f 0x0d>;
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x14001000 0x00 0x1000>;
		phandle = <0x31>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0x00 0x87800000 0x00 0x1000>;
	};

	usb_phy_tuning {
		compatible = "mediatek,phy_tuning";
		phandle = <0xd7>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0x00 0x87420000 0x00 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0x00 0x11c80000 0x00 0x1000>;
	};

	snd-dbmdx-mach-drv {
		compatible = "dspg,snd-dbmdx-mach-drv";
	};

	rt5081_pd_eint {
		phandle = <0xc9>;
	};

	m4u@10205000 {
		cell-index = <0x00>;
		interrupts = <0x00 0xa6 0x08>;
		compatible = "mediatek,m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0x00 0x87650000 0x00 0x1000>;
	};

	spi2@11012000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x81 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x3c>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x11012000 0x00 0x1000>;
		phandle = <0x9a>;
		mediatek,pad-select = <0x00>;
	};

	vdec_pp@16025000 {
		compatible = "mediatek,vdec_pp";
		reg = <0x00 0x16025000 0x00 0x1000>;
	};

	mfgcfg@13000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,mfgcfg\0syscon";
		reg = <0x00 0x13000000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0xd000000 0x00 0xf0000>;
		phandle = <0x46>;
	};

	scp_uart1@105ce000 {
		compatible = "mediatek,scp_uart1";
		reg = <0x00 0x105ce000 0x00 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0x00 0x38000000 0x00 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0x00 0x800b0000 0x00 0x1000>;
	};

	dynamic_options {
		compatible = "mediatek,dynamic_options";
		phandle = <0xbb>;
	};

	disp_ovl0@14008000 {
		interrupts = <0x00 0xe1 0x08>;
		compatible = "mediatek,disp_ovl0";
		reg = <0x00 0x14008000 0x00 0x1000>;
	};

	smi_larb5@15021000 {
		clock-names = "mtcmos-isp\0gals-img2mm\0img-larb5";
		interrupts = <0x00 0x10b 0x08>;
		clocks = <0x2e 0x05 0x2f 0x08 0x49 0x0a>;
		mediatek,smi-id = <0x05>;
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x15021000 0x00 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0x00 0x850b8000 0x00 0x1000>;
	};

	battery {
		g_FG_PSEUDO100_T0 = <0x64>;
		SHUTDOWN_1_TIME = <0x3c>;
		battery0_profile_t0 = <0x00 0xa96a 0x47e 0x133 0xa8b8 0x47e 0x266 0xa818 0x47e 0x398 0xa797 0x47e 0x4cb 0xa717 0x473 0x5fe 0xa698 0x467 0x731 0xa629 0x476 0x863 0xa5b8 0x48d 0x996 0xa543 0x4ab 0xac9 0xa4cf 0x4a3 0xbfc 0xa45c 0x49a 0xd2e 0xa3ed 0x4aa 0xe61 0xa37f 0x4b0 0xf94 0xa310 0x4b0 0x10c7 0xa2a8 0x4bf 0x11fa 0xa23d 0x4c4 0x132c 0xa1cf 0x4b5 0x145f 0xa165 0x4c6 0x1592 0xa0fd 0x4e3 0x16c5 0xa09b 0x4f2 0x17f7 0xa036 0x4fb 0x192a 0x9fce 0x4fb 0x1a5d 0x9f6f 0x52d 0x1b90 0x9f13 0x567 0x1cc2 0x9eb7 0x595 0x1df5 0x9e58 0x5b2 0x1f28 0x9df6 0x5c2 0x205b 0x9d99 0x5df 0x218d 0x9d3d 0x607 0x22c0 0x9ce1 0x644 0x23f3 0x9c89 0x66d 0x2526 0x9c33 0x68b 0x2659 0x9be4 0x69b 0x278b 0x9b94 0x6b0 0x28be 0x9b44 0x6cf 0x29f1 0x9af4 0x6ee 0x2b24 0x9aa6 0x70a 0x2c56 0x9a5c 0x71a 0x2d89 0x9a06 0x709 0x2ebc 0x99a4 0x6db 0x2fef 0x9937 0x685 0x3121 0x98c7 0x61d 0x3254 0x9852 0x593 0x3387 0x97e5 0x539 0x34ba 0x977d 0x4fb 0x35ed 0x9733 0x4cd 0x371f 0x96ee 0x4b6 0x3852 0x96b0 0x4c5 0x3985 0x9678 0x4c9 0x3ab8 0x9641 0x4c9 0x3bea 0x9610 0x4c9 0x3d1d 0x95e2 0x4d8 0x3e50 0x95b7 0x4f6 0x3f83 0x9587 0x4ee 0x40b5 0x9558 0x4e5 0x41e8 0x9533 0x4f5 0x431b 0x950b 0x504 0x444e 0x94e0 0x513 0x4581 0x94bb 0x523 0x46b3 0x9498 0x532 0x47e6 0x9479 0x541 0x4919 0x9456 0x546 0x4a4c 0x9432 0x546 0x4b7e 0x940d 0x546 0x4cb1 0x93e8 0x546 0x4de4 0x93c3 0x546 0x4f17 0x93a3 0x552 0x5049 0x9383 0x55f 0x517c 0x935e 0x55f 0x52af 0x9335 0x55f 0x53e2 0x930a 0x55f 0x5515 0x92da 0x55f 0x5647 0x92a5 0x550 0x577a 0x9267 0x522 0x58ad 0x922e 0x529 0x59e0 0x91f5 0x544 0x5b12 0x919f 0x526 0x5c45 0x9147 0x521 0x5d78 0x90eb 0x540 0x5eab 0x9080 0x521 0x5fdd 0x9020 0x4f8 0x6110 0x9007 0x4e9 0x6243 0x8ff9 0x4fb 0x6376 0x8ff3 0x529 0x64a8 0x8fe7 0x557 0x65db 0x8fd9 0x596 0x670e 0x8fc6 0x601 0x6841 0x8f35 0x627 0x6974 0x8e5a 0x628 0x6aa6 0x8c8e 0x675 0x6bd9 0x8ad9 0x6fd 0x6d0c 0x894a 0x7e3 0x6e3f 0x88a4 0x8e1 0x6f71 0x8847 0x9eb 0x70a4 0x87de 0xb1e 0x71d7 0x86ef 0xc0c 0x730a 0x8579 0xcb5 0x743c 0x8253 0x1102 0x756f 0x7e82 0x1a75 0x76a2 0x75f8 0x170c>;
		TEMPERATURE_T4 = <0xfffffff6>;
		CAR_TUNE_VALUE = <0x64>;
		battery0_profile_t1_num = <0x64>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T0 = <0x32>;
		DIFFERENCE_FULLOCV_ITH = <0x96>;
		battery0_profile_t2_num = <0x64>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		g_FG_PSEUDO100_T3 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd48>;
		battery0_profile_t3 = <0x00 0xa9a6 0x721 0x133 0xa925 0x721 0x266 0xa8a9 0x72c 0x398 0xa834 0x74b 0x4cb 0xa7bb 0x75e 0x5fe 0xa73f 0x76f 0x731 0xa6b5 0x78f 0x863 0xa614 0x7a6 0x996 0xa55c 0x7b5 0xac9 0xa468 0x867 0xbfc 0xa377 0x969 0xd2e 0xa2a7 0xb16 0xe61 0xa1f5 0xc81 0xf94 0xa155 0xdc3 0x10c7 0xa0d1 0xe51 0x11fa 0xa056 0xeb8 0x132c 0x9fe8 0xee6 0x145f 0x9f8c 0xf14 0x1592 0x9f37 0xf46 0x16c5 0x9ee7 0xf93 0x17f7 0x9e7c 0xfb9 0x192a 0x9df5 0xfb9 0x1a5d 0x9d66 0xfe2 0x1b90 0x9cdc 0x1008 0x1cc2 0x9c61 0x1018 0x1df5 0x9bfe 0x103b 0x1f28 0x9ba9 0x1069 0x205b 0x9b65 0x1087 0x218d 0x9b1f 0x109a 0x22c0 0x9ad6 0x109a 0x23f3 0x9a86 0x108e 0x2526 0x9a32 0x107a 0x2659 0x99d0 0x104c 0x278b 0x996e 0x101d 0x28be 0x990c 0xfef 0x29f1 0x98a4 0xfb4 0x2b24 0x983f 0xf7f 0x2c56 0x97e3 0xf60 0x2d89 0x978e 0xf4b 0x2ebc 0x973d 0xf3d 0x2fef 0x96f9 0xf4c 0x3121 0x96bb 0xf5b 0x3254 0x9684 0xf6b 0x3387 0x9651 0xf92 0x34ba 0x9620 0xfbe 0x35ed 0x95ef 0xfdc 0x371f 0x95be 0xffb 0x3852 0x958d 0x101a 0x3985 0x9567 0x1038 0x3ab8 0x9540 0x105b 0x3bea 0x9515 0x108a 0x3d1d 0x94e9 0x10af 0x3e50 0x94bf 0x10cd 0x3f83 0x949a 0x10ec 0x40b5 0x9475 0x1111 0x41e8 0x9450 0x113f 0x431b 0x9430 0x116d 0x444e 0x940f 0x1196 0x4581 0x93e4 0x11a6 0x46b3 0x93bf 0x11c6 0x47e6 0x93a0 0x11f4 0x4919 0x9376 0x1206 0x4a4c 0x934b 0x1223 0x4b7e 0x9321 0x1260 0x4cb1 0x92ed 0x1289 0x4de4 0x92b6 0x12a9 0x4f17 0x927e 0x12d7 0x5049 0x9243 0x130d 0x517c 0x9206 0x134a 0x52af 0x91ba 0x1356 0x53e2 0x916d 0x135e 0x5515 0x9130 0x138c 0x5647 0x90fd 0x13cb 0x577a 0x90d2 0x1418 0x58ad 0x90b1 0x149f 0x59e0 0x9094 0x1548 0x5b12 0x907c 0x162e 0x5c45 0x905f 0x175e 0x5d78 0x903c 0x18af 0x5eab 0x8fda 0x19f1 0x5fdd 0x8f26 0x1ade 0x6110 0x8e06 0x1b58 0x6243 0x8c3c 0x1b26 0x6376 0x8a5f 0x1af7 0x64a8 0x88e3 0x1b81 0x65db 0x87da 0x1d9e 0x670e 0x8728 0x20ea 0x6841 0x8528 0x2581 0x6974 0x823a 0x2b52 0x6aa6 0x7c70 0x261e 0x6bd9 0x78b4 0x1ccf 0x6d0c 0x78b4 0x1ccf 0x6e3f 0x78b4 0x1ccf 0x6f71 0x78b4 0x1ccf 0x70a4 0x78b4 0x1ccf 0x71d7 0x78b4 0x1ccf 0x730a 0x78b4 0x1ccf 0x743c 0x78b4 0x1ccf 0x756f 0x78b4 0x1ccf 0x76a2 0x78b4 0x1ccf>;
		FG_METER_RESISTANCE = <0x4b>;
		PMIC_MIN_VOL = <0x84d0>;
		g_FG_PSEUDO100_T1 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd48>;
		battery0_profile_t1 = <0x00 0xa96a 0x47e 0x133 0xa8b8 0x47e 0x266 0xa818 0x47e 0x398 0xa797 0x47e 0x4cb 0xa717 0x473 0x5fe 0xa698 0x467 0x731 0xa629 0x476 0x863 0xa5b8 0x48d 0x996 0xa543 0x4ab 0xac9 0xa4cf 0x4a3 0xbfc 0xa45c 0x49a 0xd2e 0xa3ed 0x4aa 0xe61 0xa37f 0x4b0 0xf94 0xa310 0x4b0 0x10c7 0xa2a8 0x4bf 0x11fa 0xa23d 0x4c4 0x132c 0xa1cf 0x4b5 0x145f 0xa165 0x4c6 0x1592 0xa0fd 0x4e3 0x16c5 0xa09b 0x4f2 0x17f7 0xa036 0x4fb 0x192a 0x9fce 0x4fb 0x1a5d 0x9f6f 0x52d 0x1b90 0x9f13 0x567 0x1cc2 0x9eb7 0x595 0x1df5 0x9e58 0x5b2 0x1f28 0x9df6 0x5c2 0x205b 0x9d99 0x5df 0x218d 0x9d3d 0x607 0x22c0 0x9ce1 0x644 0x23f3 0x9c89 0x66d 0x2526 0x9c33 0x68b 0x2659 0x9be4 0x69b 0x278b 0x9b94 0x6b0 0x28be 0x9b44 0x6cf 0x29f1 0x9af4 0x6ee 0x2b24 0x9aa6 0x70a 0x2c56 0x9a5c 0x71a 0x2d89 0x9a06 0x709 0x2ebc 0x99a4 0x6db 0x2fef 0x9937 0x685 0x3121 0x98c7 0x61d 0x3254 0x9852 0x593 0x3387 0x97e5 0x539 0x34ba 0x977d 0x4fb 0x35ed 0x9733 0x4cd 0x371f 0x96ee 0x4b6 0x3852 0x96b0 0x4c5 0x3985 0x9678 0x4c9 0x3ab8 0x9641 0x4c9 0x3bea 0x9610 0x4c9 0x3d1d 0x95e2 0x4d8 0x3e50 0x95b7 0x4f6 0x3f83 0x9587 0x4ee 0x40b5 0x9558 0x4e5 0x41e8 0x9533 0x4f5 0x431b 0x950b 0x504 0x444e 0x94e0 0x513 0x4581 0x94bb 0x523 0x46b3 0x9498 0x532 0x47e6 0x9479 0x541 0x4919 0x9456 0x546 0x4a4c 0x9432 0x546 0x4b7e 0x940d 0x546 0x4cb1 0x93e8 0x546 0x4de4 0x93c3 0x546 0x4f17 0x93a3 0x552 0x5049 0x9383 0x55f 0x517c 0x935e 0x55f 0x52af 0x9335 0x55f 0x53e2 0x930a 0x55f 0x5515 0x92da 0x55f 0x5647 0x92a5 0x550 0x577a 0x9267 0x522 0x58ad 0x922e 0x529 0x59e0 0x91f5 0x544 0x5b12 0x919f 0x526 0x5c45 0x9147 0x521 0x5d78 0x90eb 0x540 0x5eab 0x9080 0x521 0x5fdd 0x9020 0x4f8 0x6110 0x9007 0x4e9 0x6243 0x8ff9 0x4fb 0x6376 0x8ff3 0x529 0x64a8 0x8fe7 0x557 0x65db 0x8fd9 0x596 0x670e 0x8fc6 0x601 0x6841 0x8f35 0x627 0x6974 0x8e5a 0x628 0x6aa6 0x8c8e 0x675 0x6bd9 0x8ad9 0x6fd 0x6d0c 0x894a 0x7e3 0x6e3f 0x88a4 0x8e1 0x6f71 0x8847 0x9eb 0x70a4 0x87de 0xb1e 0x71d7 0x86ef 0xc0c 0x730a 0x8579 0xcb5 0x743c 0x8253 0x1102 0x756f 0x7e82 0x1a75 0x76a2 0x75f8 0x170c>;
		compatible = "mediatek,bat_gm30";
		TEMPERATURE_T3 = <0x00>;
		battery0_profile_t3_num = <0x64>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		R_FG_VALUE = <0x0a>;
		TEMPERATURE_T1 = <0x19>;
		phandle = <0xaf>;
		battery0_profile_t0_num = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd48>;
		battery0_profile_t4 = <0x00 0xa956 0xbb8 0x133 0xa8cf 0xbb8 0x266 0xa84d 0xbc3 0x398 0xa7d2 0xbe2 0x4cb 0xa75a 0xbf6 0x5fe 0xa6e4 0xc03 0x731 0xa676 0xc03 0x863 0xa60a 0xc13 0x996 0xa5a2 0xc31 0xac9 0xa53a 0xc5e 0xbfc 0xa4d0 0xc84 0xd2e 0xa462 0xc93 0xe61 0xa3f2 0xcad 0xf94 0xa381 0xccb 0x10c7 0xa313 0xcdb 0x11fa 0xa2ae 0xd15 0x132c 0xa258 0xd8f 0x145f 0xa1e1 0xe16 0x1592 0xa151 0xeae 0x16c5 0xa05b 0xfa4 0x17f7 0x9f66 0x1182 0x192a 0x9e72 0x1442 0x1a5d 0x9da4 0x1694 0x1b90 0x9ce0 0x18a7 0x1cc2 0x9c2e 0x1a36 0x1df5 0x9ba4 0x1b12 0x1f28 0x9b30 0x1b8b 0x205b 0x9ad4 0x1bb9 0x218d 0x9a7c 0x1bfa 0x22c0 0x9a2b 0x1c57 0x23f3 0x99d1 0x1c77 0x2526 0x9973 0x1c7f 0x2659 0x990b 0x1c60 0x278b 0x98a6 0x1c52 0x28be 0x9844 0x1c52 0x29f1 0x97ec 0x1c60 0x2b24 0x9798 0x1c6f 0x2c56 0x9748 0x1c7f 0x2d89 0x9708 0x1cac 0x2ebc 0x96cf 0x1ce9 0x2fef 0x9692 0x1d08 0x3121 0x9657 0x1d3a 0x3254 0x9620 0x1d87 0x3387 0x95f2 0x1dd3 0x34ba 0x95c6 0x1e1e 0x35ed 0x9595 0x1e5b 0x371f 0x9564 0x1ea9 0x3852 0x9532 0x1f07 0x3985 0x9506 0x1f55 0x3ab8 0x94d9 0x1fa2 0x3bea 0x94a8 0x1fef 0x3d1d 0x947b 0x2046 0x3e50 0x9450 0x20a1 0x3f83 0x9412 0x20ee 0x40b5 0x93d7 0x2141 0x41e8 0x939f 0x219f 0x431b 0x9362 0x21fc 0x444e 0x9324 0x2255 0x4581 0x92e0 0x22a2 0x46b3 0x92a0 0x2308 0x47e6 0x9263 0x2382 0x4919 0x9220 0x23e1 0x4a4c 0x91de 0x2459 0x4b7e 0x919f 0x2515 0x4cb1 0x9161 0x25ee 0x4de4 0x9124 0x26d5 0x4f17 0x90ed 0x27ca 0x5049 0x90b6 0x28da 0x517c 0x907f 0x2a0d 0x52af 0x9039 0x2b4c 0x53e2 0x8fe3 0x2c8d 0x5515 0x8f53 0x2dc6 0x5647 0x8e81 0x2ea3 0x577a 0x8d7f 0x2f3c 0x58ad 0x8be1 0x2f53 0x59e0 0x8a33 0x2fba 0x5b12 0x887a 0x30dd 0x5c45 0x86cd 0x3465 0x5d78 0x8513 0x389f 0x5eab 0x8193 0x32bf 0x5fdd 0x7ca6 0x2742 0x6110 0x7ca6 0x2742 0x6243 0x7ca6 0x2742 0x6376 0x7ca6 0x2742 0x64a8 0x7ca6 0x2742 0x65db 0x7ca6 0x2742 0x670e 0x7ca6 0x2742 0x6841 0x7ca6 0x2742 0x6974 0x7ca6 0x2742 0x6aa6 0x7ca6 0x2742 0x6bd9 0x7ca6 0x2742 0x6d0c 0x7ca6 0x2742 0x6e3f 0x7ca6 0x2742 0x6f71 0x7ca6 0x2742 0x70a4 0x7ca6 0x2742 0x71d7 0x7ca6 0x2742 0x730a 0x7ca6 0x2742 0x743c 0x7ca6 0x2742 0x756f 0x7ca6 0x2742 0x76a2 0x7ca6 0x2742>;
		battery0_profile_t4_num = <0x64>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		EMBEDDED_SEL = <0x00>;
		g_FG_PSEUDO100_T2 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd48>;
		KEEP_100_PERCENT = <0x02>;
		battery0_profile_t2 = <0x00 0xa9ba 0x4e2 0x133 0xa8fc 0x4e2 0x266 0xa815 0x50f 0x398 0xa6e8 0x58a 0x4cb 0xa5f2 0x682 0x5fe 0xa516 0x796 0x731 0xa473 0x833 0x863 0xa3df 0x897 0x996 0xa358 0x8c5 0xac9 0xa2e6 0x8f3 0xbfc 0xa278 0x919 0xd2e 0xa20a 0x928 0xe61 0xa19f 0x94b 0xf94 0xa137 0x979 0x10c7 0xa0c8 0x979 0x11fa 0xa05e 0x984 0x132c 0x9ffc 0x9a3 0x145f 0x9f9e 0x9c2 0x1592 0x9f44 0x9e2 0x16c5 0x9ef9 0xa11 0x17f7 0x9e9f 0xa30 0x192a 0x9e37 0xa3f 0x1a5d 0x9db9 0xa5c 0x1b90 0x9d3b 0xa7b 0x1cc2 0x9cc7 0xa99 0x1df5 0x9c65 0xaae 0x1f28 0x9c0f 0xabe 0x205b 0x9bcb 0xaeb 0x218d 0x9b87 0xb0f 0x22c0 0x9b43 0xb1e 0x23f3 0x9af5 0xb22 0x2526 0x9aa5 0xb20 0x2659 0x9a4f 0xb11 0x278b 0x99f3 0xaf2 0x28be 0x9991 0xac4 0x29f1 0x9924 0xa6e 0x2b24 0x98b6 0xa15 0x2c56 0x984c 0x9c7 0x2d89 0x97eb 0x98d 0x2ebc 0x978f 0x95f 0x2fef 0x973f 0x931 0x3121 0x96f7 0x91b 0x3254 0x96b9 0x92a 0x3387 0x9680 0x92e 0x34ba 0x964a 0x930 0x35ed 0x9618 0x940 0x371f 0x95e6 0x94f 0x3852 0x95b5 0x95e 0x3985 0x958f 0x989 0x3ab8 0x9569 0x9af 0x3bea 0x953e 0x9be 0x3d1d 0x9513 0x9c4 0x3e50 0x94e8 0x9c4 0x3f83 0x94c9 0x9f3 0x40b5 0x94a7 0xa15 0x41e8 0x9482 0xa25 0x431b 0x9462 0xa34 0x444e 0x9443 0xa48 0x4581 0x9425 0xa76 0x46b3 0x9409 0xa94 0x47e6 0x93f1 0xaa3 0x4919 0x93c7 0xaa5 0x4a4c 0x939d 0xaa1 0x4b7e 0x9378 0xa91 0x4cb1 0x9358 0xaa0 0x4de4 0x9339 0xabe 0x4f17 0x9314 0xace 0x5049 0x92ea 0xad7 0x517c 0x92b9 0xad7 0x52af 0x927f 0xad7 0x53e2 0x923f 0xad9 0x5515 0x91f4 0xae9 0x5647 0x91a0 0xae8 0x577a 0x9144 0xad8 0x58ad 0x90f3 0xad7 0x59e0 0x90af 0xad3 0x5b12 0x908b 0xac3 0x5c45 0x9072 0xaf0 0x5d78 0x9060 0xb3e 0x5eab 0x9053 0xbb9 0x5fdd 0x9042 0xc5a 0x6110 0x9029 0xd35 0x6243 0x8fc2 0xe19 0x6376 0x8f13 0xecb 0x64a8 0x8d5f 0xe7e 0x65db 0x8b73 0xe3a 0x670e 0x8957 0xdfd 0x6841 0x88a0 0xf0e 0x6974 0x880f 0x109f 0x6aa6 0x8782 0x1323 0x6bd9 0x8603 0x15ed 0x6d0c 0x83e1 0x1979 0x6e3f 0x7f66 0x284b 0x6f71 0x7652 0x17d4 0x70a4 0x7652 0x17d4 0x71d7 0x7652 0x17d4 0x730a 0x7652 0x17d4 0x743c 0x7652 0x17d4 0x756f 0x7652 0x17d4 0x76a2 0x7652 0x17d4>;
	};

	rt5081_pmu_eint {
		phandle = <0xc8>;
	};

	scp_mad@105c1000 {
		compatible = "mediatek,scp_mad";
		reg = <0x00 0x105c1000 0x00 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0x00 0x878c0000 0x00 0x1000>;
	};

	touch {
		pinctrl-4 = <0xde>;
		pinctrl-names = "default\0state_eint_as_int\0state_eint_output0\0state_eint_output1\0state_rst_output0\0state_rst_output1";
		tpd-key-local = <0x8b 0xac 0x9e 0x00>;
		pinctrl-2 = <0xdc>;
		tpd-max-touch-num = <0x0a>;
		pinctrl-0 = <0xda>;
		tpd-filter-custom-speed = <0x00 0x00 0x00>;
		tpd-filter-custom-prameters = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		interrupts = <0x01 0x02 0x01 0x00>;
		use-tpd-button = <0x00>;
		tpd-key-dim-local = <0x5a 0x373 0x64 0x28 0xe6 0x373 0x64 0x28 0x172 0x373 0x64 0x28 0x00 0x00 0x00 0x00>;
		tpd-resolution = <0x438 0x780>;
		interrupt-parent = <0x1b>;
		pinctrl-5 = <0xdf>;
		vtouch-supply = <0x8a>;
		pinctrl-3 = <0xdd>;
		compatible = "mediatek,touch";
		tpd-filter-enable = <0x01>;
		pinctrl-1 = <0xdb>;
		status = "okay";
		tpd-key-num = <0x03>;
		phandle = <0xa4>;
		tpd-filter-pixel-density = <0x92>;
	};

	mt_soc_dl2_pcm {
		compatible = "mediatek,mt_soc_pcm_dl2";
	};

	iocfg_0@11f20000 {
		compatible = "mediatek,iocfg_0\0syscon";
		reg = <0x00 0x11f20000 0x00 0x1000>;
		phandle = <0x1f>;
	};

	kd_camera_hw1@1a040000 {
		pinctrl-4 = <0x10e>;
		vcamaf_main2-supply = <0x8a>;
		pinctrl-22 = <0x120>;
		pinctrl-names = "default\0cam0_rst0\0cam0_rst1\0cam0_pnd0\0cam0_pnd1\0cam1_rst0\0cam1_rst1\0cam1_pnd0\0cam1_pnd1\0cam0_ldo_vcama_0\0cam0_ldo_vcama_1\0cam0_ldo_vcamd_0\0cam0_ldo_vcamd_1\0cam0_mclk_off\0cam0_mclk_2mA\0cam0_mclk_4mA\0cam0_mclk_6mA\0cam0_mclk_8mA\0cam1_mclk_off\0cam1_mclk_2mA\0cam1_mclk_4mA\0cam1_mclk_6mA\0cam1_mclk_8mA";
		pinctrl-12 = <0x116>;
		vcama-supply = <0x89>;
		pinctrl-2 = <0x10c>;
		cam1_vcama-supply = <0x83>;
		pinctrl-20 = <0x11e>;
		pinctrl-10 = <0x114>;
		pinctrl-0 = <0x10a>;
		pinctrl-19 = <0x11d>;
		pinctrl-9 = <0x113>;
		cam1_vcamd-supply = <0x77>;
		vcamaf_sub-supply = <0x8a>;
		cam0_vcamio-supply = <0x76>;
		pinctrl-17 = <0x11b>;
		vcamio_main2-supply = <0x76>;
		vcamio_sub2-supply = <0x76>;
		pinctrl-7 = <0x111>;
		vcama_sub-supply = <0x83>;
		pinctrl-15 = <0x119>;
		pinctrl-5 = <0x10f>;
		pinctrl-13 = <0x117>;
		pinctrl-3 = <0x10d>;
		vcamio-supply = <0x76>;
		vcamaf-supply = <0x8a>;
		cam0_vldo28-supply = <0x8a>;
		pinctrl-21 = <0x11f>;
		compatible = "mediatek,imgsensor";
		vcamd_sub-supply = <0x77>;
		pinctrl-11 = <0x115>;
		pinctrl-1 = <0x10b>;
		status = "okay";
		phandle = <0xb5>;
		cam1_vcamio-supply = <0x76>;
		pinctrl-18 = <0x11c>;
		cam0_vcama-supply = <0x89>;
		pinctrl-8 = <0x112>;
		vcamio_sub-supply = <0x76>;
		pinctrl-16 = <0x11a>;
		pinctrl-6 = <0x110>;
		cam0_vcamd-supply = <0x77>;
		pinctrl-14 = <0x118>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0x00 0xf0920000 0x00 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0x00 0x87860000 0x00 0x1000>;
	};

	amms_control {
		interrupts = <0x00 0x132 0x01>;
		compatible = "mediatek,amms";
	};

	mdp_ccorr@1401c000 {
		clock-names = "MDP_CCORR";
		interrupts = <0x00 0xf3 0x08>;
		clocks = <0x2f 0x2c>;
		compatible = "mediatek,mdp_ccorr";
		reg = <0x00 0x1401c000 0x00 0x1000>;
		phandle = <0x39>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0x00 0x878b0000 0x00 0x1000>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x1000>;
	};

	apxgpt@10008000 {
		interrupts = <0x00 0xb0 0x08>;
		clocks = <0x2b>;
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x100>;
	};

	msdc@11240000 {
		sd-uhs-ddr50;
		clk_src = [04];
		sd-vmch-fastoff;
		clock-names = "msdc1-clock\0msdc1-hclock";
		cap-sd-highspeed;
		vqmmc-supply = <0x1d>;
		sd-uhs-sdr25;
		bus-width = <0x04>;
		interrupts = <0x00 0x4e 0x08>;
		clocks = <0x15 0x29 0x15 0x1e>;
		cd_level = [01];
		vmmc-supply = <0x1c>;
		index = [01];
		hw_dvfs = [00];
		compatible = "mediatek,msdc";
		pinctl_sdr50 = <0x18>;
		status = "okay";
		pinctl = <0x16>;
		pinctl_ddr50 = <0x19>;
		reg = <0x00 0x11240000 0x00 0x10000>;
		phandle = <0x50>;
		sd-uhs-sdr104;
		max-frequency = <0xbebc200>;
		cd-gpios = <0x1b 0x03 0x00>;
		register_setting = <0x1a>;
		host_function = [01];
		pinctl_sdr104 = <0x17>;
		sd-uhs-sdr50;
		sd-uhs-sdr12;

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x1a>;
		};

		msdc1@sdr50 {
			phandle = <0x18>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@default {
			phandle = <0x16>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x19>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x17>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};
		};
	};

	usb_boost_manager {
		boost_period = <0x1e>;
		compatible = "mediatek,usb_boost";
		phandle = <0xa1>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0x00 0x876a0000 0x00 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0x00 0xf0070000 0x00 0x1000>;
	};

	venc_gcon@17000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x1000>;
		phandle = <0x48>;
	};

	dispsys {
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_LARB0\0MMSYS_SMI_LARB1\0MMSYS_GALS_COMM0\0MMSYS_GALS_COMM1\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_OVL1_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_RDMA1\0MMSYS_DISP_WDMA0\0MMSYS_DISP_COLOR0\0MMSYS_DISP_CCORR0\0MMSYS_DISP_AAL0\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_DITHER0\0MMSYS_DSI0_MM_CK\0MMSYS_DSI0_IF_CK\0MMSYS_DPI_MM_CK\0MMSYS_DPI_IF_CK\0MMSYS_DBI_MM_CK\0MMSYS_DBI_IF_CK\0MMSYS_26M\0MMSYS_DISP_RSZ\0TOP_MUX_MM\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_UNIVPLL_D3_D2\0TOP_UNIVPLL_D3_D4\0TOP_OSC_D2\0TOP_OSC_D4\0TOP_OSC_D16\0MUX_DPI0\0TVDPLL_D2\0TVDPLL_D4\0TVDPLL_D8\0TVDPLL_D16\0DPI_CK";
		clocks = <0x2e 0x03 0x2f 0x01 0x2f 0x02 0x2f 0x03 0x2f 0x04 0x2f 0x05 0x2f 0x14 0x2f 0x15 0x2f 0x16 0x2f 0x17 0x2f 0x18 0x2f 0x19 0x2f 0x1a 0x2f 0x1b 0x2f 0x1c 0x2f 0x1d 0x2f 0x1e 0x2f 0x20 0x2f 0x21 0x2f 0x22 0x2f 0x23 0x2f 0x2d 0x2f 0x2e 0x2f 0x27 0x2f 0x29 0x42 0x02 0x42 0x16 0x15 0x36 0x2c 0x42 0x43 0x42 0x44 0x42 0x5c 0x42 0x5d 0x42 0x5f 0x42 0x12 0x42 0x52 0x42 0x53 0x42 0x54 0x42 0x55 0x42 0x51>;
		compatible = "mediatek,dispsys";
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a055000 0x00 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0x00 0xf0400000 0x00 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0x00 0x10f00000 0x00 0x1000>;
	};

	mt_soc_i2s0dl1_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x1000>;
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0x93>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0x00 0x87200000 0x00 0x1000>;
	};

	mmsys_config@14000000 {
		clock-names = "CAM_MDP_TX\0CAM_MDP_RX\0CAM_MDP2_TX\0CAM_MDP2_RX";
		interrupts = <0x00 0xef 0x08>;
		clocks = <0x2f 0x0b 0x2f 0x25 0x2f 0x0c 0x2f 0x26>;
		#clock-cells = <0x01>;
		compatible = "mediatek,mmsys_config\0syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		phandle = <0x2f>;
	};

	dma-controller@11000780 {
		clock-names = "apdma";
		dma-bits = <0x22>;
		interrupts = <0x00 0x6c 0x08 0x00 0x6d 0x08 0x00 0x6e 0x08 0x00 0x6f 0x08 0x00 0x70 0x08 0x00 0x71 0x08>;
		clocks = <0x15 0x2b>;
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x11000780 0x00 0x80 0x00 0x11000800 0x00 0x80 0x00 0x11000880 0x00 0x80 0x00 0x11000900 0x00 0x80 0x00 0x11000980 0x00 0x80 0x00 0x11000a00 0x00 0x80>;
		phandle = <0x41>;
		#dma-cells = <0x01>;
	};

	scp_intc@105c2000 {
		compatible = "mediatek,scp_intc";
		reg = <0x00 0x105c2000 0x00 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0x00 0xf0160000 0x00 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	gce@10238000 {
		stream_done_9 = <0x8b>;
		dip_cq_thread12_frame_done = <0x10d>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		disp_rdma0_frame_done = <0x1a>;
		ipu_done_3 = <0x164>;
		dip_cq_thread17_frame_done = <0x112>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		disp_wdma0_frame_done = <0x26>;
		isp_frame_done_b = <0x142>;
		seninf_3_fifo_full = <0x14a>;
		mfb_done = <0x118>;
		disp_rsz0_sof = <0x16>;
		venc_128byte_cnt_done = <0x125>;
		mdp_rdma0_frame_done = <0x1c>;
		dip_cq_thread2_frame_done = <0x103>;
		stream_done_7 = <0x89>;
		disp_rdma1_sof = <0x01>;
		mdp_wrot0_write_frame_done = <0x21>;
		dsi0_te_event = <0x90>;
		sram_size_cpr_64 = <0x88>;
		mdp_color0 = <0x3a>;
		dip_cq_thread7_frame_done = <0x108>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		ipu_done_1 = <0x162>;
		mdp_wrot0_rst_done = <0x98>;
		camsv_0_pass1_done = <0x143>;
		dve_frame_done = <0x115>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		disp_gamma0_frame_done = <0x2a>;
		stream_done_10 = <0x8c>;
		disp_color0_frame_done = <0x27>;
		wpe_b_frame_done = <0x11a>;
		venc_done = <0x121>;
		occ_done = <0x11b>;
		audio = <0x3d>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		disp_ovl0_frame_rst_done_pusle = <0x9b>;
		venc_mb_done = <0x124>;
		dip_cq_thread10_frame_done = <0x10b>;
		stream_done_5 = <0x87>;
		mdp_rdma0 = <0x31>;
		mdp_rsz1_sof = <0x05>;
		mdp_wrot0_sof = <0x07>;
		clock-names = "GCE\0GCE_TIMER";
		dsi0_done_event = <0x92>;
		dip_cq_thread15_frame_done = <0x110>;
		disp_ovl0_sof = <0x09>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		seninf_1_fifo_full = <0x148>;
		seninf_6_fifo_full = <0x14d>;
		dip_cq_thread0_frame_done = <0x101>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		stream_done_3 = <0x85>;
		ipu_done_1_2 = <0x183>;
		disp_2l_ovl0_frame_done = <0x24>;
		dip_cq_thread5_frame_done = <0x106>;
		mdp_wdma_rst_done = <0x97>;
		disp_ccorr0_frame_done = <0x28>;
		mdp_tdshp0 = <0x37>;
		disp_aal0_frame_done = <0x29>;
		disp_wdma0_rst_done = <0x96>;
		disp_dsi0_sof = <0x13>;
		interrupts = <0x00 0xa2 0x08 0x00 0xa3 0x08>;
		clocks = <0x15 0x09 0x15 0x19>;
		stream_done_1 = <0x83>;
		smi_larb0 = <0x3f>;
		jpgdec_done = <0x123>;
		disp_dsi0_frame_done = <0x2c>;
		mdp_rdma0_sof = <0x02>;
		mm_mutex = <0x30>;
		ipu_done_1_0 = <0x181>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		sram_share_engine = <0x18>;
		dip_cq_thread13_frame_done = <0x10e>;
		prefetch_size = <0xa0 0x20 0x20 0x20>;
		disp_ovl1_2l_frame_rst_done_pusle = <0x9d>;
		mdp_rsz1 = <0x34>;
		disp_rdma1_frame_done = <0x1b>;
		msdc0 = <0x3c>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		dip_cq_thread18_frame_done = <0x113>;
		disp_dpi0_frame_done = <0x2d>;
		seninf_4_fifo_full = <0x14b>;
		disp_gamma0_sof = <0x10>;
		mdp_wdma0 = <0x36>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		dip_cq_thread3_frame_done = <0x104>;
		disp_dpi0_sof = <0x14>;
		disp_dbi0_frame_done = <0x32>;
		dsi0_irq_event = <0x91>;
		mdp_aal_sof = <0x17>;
		buf_underrun_event_0 = <0x8e>;
		mediatek,mailbox-gce = <0x40>;
		mdp_ccorr_sof = <0x18>;
		sram_share_event = <0x2c6>;
		dip_cq_thread8_frame_done = <0x109>;
		disp_color0_sof = <0x0d>;
		mdp_rsz0_frame_done = <0x1e>;
		stream_done_8 = <0x8a>;
		camsv_1_pass1_done = <0x144>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		ipu_done_2 = <0x163>;
		disp_ovl0_frame_done = <0x23>;
		disp_dither0_sof = <0x11>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		dip_cq_thread11_frame_done = <0x10c>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		stream_done_11 = <0x8d>;
		compatible = "mediatek,gce";
		isp_frame_done_a = <0x141>;
		dip_cq_thread16_frame_done = <0x111>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		stream_done_6 = <0x88>;
		mdp_rdma1 = <0x32>;
		mdp_wdma_sof = <0x08>;
		mdp_aal0 = <0x38>;
		mdp_tdshp_sof = <0x06>;
		disp_dbi0_sof = <0x19>;
		max_prefetch_cnt = <0x04>;
		disp_wdma0_sof = <0x0c>;
		seninf_2_fifo_full = <0x149>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		seninf_7_fifo_full = <0x14e>;
		amd_frame_done = <0x114>;
		ipu_done_0 = <0x161>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		dip_cq_thread1_frame_done = <0x102>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		disp_ccorr0_sof = <0x0e>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		disp_2l_ovl1_frame_done = <0x25>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		mmsys_config = <0x2f>;
		mdp_tdshp_frame_done = <0x20>;
		dip_cq_thread6_frame_done = <0x107>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		disp_2l_ovl0_sof = <0x0a>;
		stream_done_4 = <0x86>;
		reg = <0x00 0x10238000 0x00 0x4000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		mdp_ccorr_frame_done = <0x31>;
		ipu_done_1_3 = <0x184>;
		wpe_a_frame_done = <0x119>;
		disp_aal0_sof = <0x0f>;
		mdp_wrot0 = <0x35>;
		uart = <0x3e>;
		mboxes = <0x40 0x00 0x00 0x04 0x40 0x01 0x00 0x04 0x40 0x02 0x00 0x05 0x40 0x03 0x00 0x04 0x40 0x04 0x00 0x04 0x40 0x05 0x00 0x04 0x40 0x06 0x00 0x03 0x40 0x07 0xffffffff 0x02 0x40 0x08 0x00 0x01 0x40 0x09 0x00 0x01 0x40 0x0a 0x00 0x01 0x40 0x0b 0x00 0x01 0x40 0x0c 0x00 0x01 0x40 0x0d 0x00 0x01 0x40 0x0e 0x00 0x01 0x40 0x0f 0x00 0x01>;
		venc = <0x3b>;
		dip_cq_thread14_frame_done = <0x10f>;
		mdp_rdma0_rst_done = <0x9a>;
		disp_mutex_reg = <0x14016000 0x1000>;
		stream_done_2 = <0x84>;
		rsc_frame_done = <0x117>;
		disp_rdma0_sof = <0x00>;
		pwm_sw_base = <0x11000000 0x63 0xffff0000>;
		ipu_done_1_1 = <0x182>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		tsf_done = <0x146>;
		seninf_0_fifo_full = <0x147>;
		seninf_5_fifo_full = <0x14c>;
		mdp_ccorr0 = <0x39>;
		disp_rsz0_frame_done = <0x2f>;
		dip_cq_thread4_frame_done = <0x105>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		disp_dither0_frame_done = <0x2b>;
		sram_share_cnt = <0x01>;
		stream_done_0 = <0x82>;
		disp_pwm0_sof = <0x12>;
		mdp_aal_frame_done = <0x30>;
		mdp_rsz0_sof = <0x04>;
		jpgenc_done = <0x122>;
		dip_cq_thread9_frame_done = <0x10a>;
		wmf_frame_done = <0x116>;
		mdp_wdma_frame_done = <0x22>;
		secure_thread = <0x08 0x0a>;
		mdp_rsz1_frame_done = <0x1f>;
		camsv_2_pass1_done = <0x145>;
		buf_underrun_event_1 = <0x8f>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_ovl0_2l_frame_rst_done_pusle = <0x9c>;
		mdp_rsz0 = <0x33>;
		disp_2l_ovl1_sof = <0x0b>;
	};

	hevc_vld@16028000 {
		compatible = "mediatek,hevc_vld";
		reg = <0x00 0x16028000 0x00 0x1000>;
	};

	scp_spi2@105d1000 {
		compatible = "mediatek,scp_spi2";
		reg = <0x00 0x105d1000 0x00 0x1000>;
	};

	mt_soc_voice_md2_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
	};

	mhl@0 {
		compatible = "mediatek,extd_dev";
		phandle = <0xb2>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	mt_soc_dai_name {
		compatible = "mediatek,mt_soc_dai_stub";
	};

	ipu0@19180000 {
		interrupts = <0x00 0x124 0x08>;
		#clock-cells = <0x01>;
		compatible = "mediatek,ipu0\0syscon";
		reg = <0x00 0x19180000 0x00 0x1000>;
		phandle = <0x4b>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0x00 0x850e0000 0x00 0x1000>;
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0x00 0x80202000 0x00 0x1000>;
	};

	lk_charger {
		temp_t1_threshold = <0x00>;
		non_std_ac_charger_current = <0x7a120>;
		enable_anime;
		ac_charger_current = <0x1e8480>;
		temp_t4_threshold = <0x32>;
		charging_host_charger_current = <0x16e360>;
		enable_pe_plus;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		enable_pd20_reset;
		ta_ac_charger_current = <0x1e8480>;
		compatible = "mediatek,lk_charger";
		phandle = <0xbd>;
		ac_charger_input_current = <0x1e8480>;
		usb_charger_current = <0x7a120>;
		pd_charger_current = <0x7a120>;
		temp_t3_threshold = <0x2d>;
		power_path_support;
	};

	charger {
		ta_ac_7v_input_current = <0x30d400>;
		pe40_r_cable_2a_lower = <0x15f>;
		usb_charger_current_suspend = <0x00>;
		temp_t3_thres_minus_x_degree = <0x27>;
		vsys_watt = <0x4c4b40>;
		battery_cv = <0x426030>;
		enable_pe_3;
		vbat_cable_imp_threshold = <0x3b8260>;
		pe40_r_cable_3a_lower = <0xf0>;
		temp_t2_thres = <0x0a>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		non_std_ac_charger_current = <0x7a120>;
		apple_2_1a_charger_current = <0xc3500>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		low_temp_to_enter_pe40 = <0x10>;
		chg1_ta_ac_charger_current = <0x1e8480>;
		slave_mivr_diff = <0x186a0>;
		min_charger_voltage_1 = <0x432380>;
		jeita_temp_above_t4_cv = <0x40b280>;
		ac_charger_current = <0x1f47d0>;
		max_dmivr_charger_current = <0x155cc0>;
		algorithm_name = "DualSwitchCharging";
		temp_t2_thres_plus_x_degree = <0x10>;
		min_charge_temp = <0x00>;
		high_temp_to_leave_pe40 = <0x2e>;
		pe_ichg_level_threshold = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		bif_threshold2 = <0x419ce0>;
		enable_pe_plus;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		max_charger_voltage = <0x632ea0>;
		pd_vbus_upper_bound = <0x4c4b40>;
		temp_t3_thres = <0x2d>;
		max_charge_temp = <0x3b>;
		usb_charger_current_configured = <0x7a120>;
		pe40_single_charger_current = <0x2dc6c0>;
		chg2_ta_ac_charger_current = <0x1e8480>;
		enable_pe_4;
		temp_t0_thres = <0x00>;
		pd_ichg_level_threshold = <0xf4240>;
		ta_ac_charger_current = <0x2dc6c0>;
		enable_type_c;
		min_charger_voltage_2 = <0x401640>;
		enable_pe_2;
		temp_t1_thres_plus_x_degree = <0x06>;
		low_temp_to_leave_pe40 = <0x0a>;
		compatible = "mediatek,charger";
		ta_ac_9v_input_current = <0x30d400>;
		temp_t4_thres = <0x32>;
		pe40_stop_battery_soc = <0x50>;
		max_charge_temp_minus_x_degree = <0x35>;
		enable_min_charge_temp;
		dual_polling_ieoc = <0x6ddd0>;
		pe20_ichg_level_threshold = <0xf4240>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		enable_dynamic_mivr;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		high_temp_to_enter_pe40 = <0x27>;
		phandle = <0xbe>;
		ac_charger_input_current = <0x30d400>;
		temp_neg_10_thres = <0x00>;
		ibus_err = <0x0e>;
		temp_t1_thres = <0x00>;
		ta_stop_battery_soc = <0x55>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		min_charge_temp_plus_x_degree = <0x06>;
		usb_charger_current = <0x7a120>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		apple_1_0a_charger_current = <0x9eb10>;
		ta_ac_12v_input_current = <0x30d400>;
		bif_threshold1 = <0x40d990>;
		ta_9v_support;
		pd_stop_battery_soc = <0x50>;
		min_charger_voltage = <0x4630c0>;
		power_path_support;
		pd_vbus_low_bound = <0x4c4b40>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_below_t0_cv = <0x3da540>;
		pe40_r_cable_1a_lower = <0x1f4>;
		ta_start_battery_soc = <0x00>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		disable_pd_dual;
		usb_charger_current_unconfigured = <0x11170>;
		cable_imp_threshold = <0x2bb>;
		temp_t0_thres_plus_x_degree = <0x00>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0x00 0x80201000 0x00 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0x00 0xd000000 0x00 0x1000>;
	};

	serial@11002000 {
		clock-names = "baud\0bus";
		interrupts = <0x00 0x5b 0x08>;
		clocks = <0x2c 0x15 0x15>;
		dma-names = "tx\0rx";
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		phandle = <0x3e>;
		dmas = <0x41 0x00 0x41 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0x00 0x82cc0000 0x00 0x1000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0x00 0x870a0000 0x00 0x1000>;
	};

	usb0phy@11f40000 {
		reg-names = "sif_base\0ippc";
		#phy-cells = <0x01>;
		compatible = "mediatek,mt6771-phy";
		reg = <0x00 0x11f40000 0x00 0x10000 0x00 0x11203e00 0x00 0x100>;
		phandle = <0x43>;
	};

	vdec@16020000 {
		interrupts = <0x00 0xfa 0x08>;
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0x10000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0x00 0x87440000 0x00 0x1000>;
	};

	eem_fsm@1100b000 {
		interrupts = <0x00 0x7f 0x08>;
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	ap_ccif0@10209000 {
		interrupts = <0x00 0x97 0x08>;
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0x00 0x80320000 0x00 0x1000>;
	};

	atf_logger {
		interrupts = <0x00 0xf5 0x01>;
		compatible = "mediatek,atf_logger";
	};

	md_rgu@f00f0000 {
		interrupts = <0x00 0x11b 0x02>;
		compatible = "mediatek,md_rgu";
		reg = <0x00 0xf00f0000 0x00 0x1000>;
	};

	disp_pwm0@1100e000 {
		interrupts = <0x00 0x80 0x08>;
		compatible = "mediatek,disp_pwm0";
		reg = <0x00 0x1100e000 0x00 0x1000>;
	};

	touch_pad {
		interrupts = <0x00 0x08 0x00 0x00>;
		interrupt-parent = <0x1b>;
		compatible = "mediatek,touch_pad";
		status = "okay";
		phandle = <0xa5>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0x00 0x803c0000 0x00 0x1000>;
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0x00 0x87630000 0x00 0x1000>;
	};

	owe@1502c000 {
		clock-names = "OWE_CLK_IMG_OWE";
		interrupts = <0x00 0x115 0x08>;
		clocks = <0x49 0x01>;
		compatible = "mediatek,owe";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0x00 0x85080000 0x00 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0x00 0x803a0000 0x00 0x1000>;
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0x00 0x1100d000 0x00 0x1000>;
	};

	mt_soc_routing_pcm {
		compatible = "mediatek,mt_soc_pcm_routing";
	};

	disp_aal0@14010000 {
		interrupts = <0x00 0xe9 0x08>;
		aal_support = <0x01>;
		compatible = "mediatek,disp_aal0";
		reg = <0x00 0x14010000 0x00 0x1000>;
		phandle = <0xb3>;
	};

	1000b000.pinctrl {
		gpio-controller;
		interrupts = <0x00 0xb1 0x04>;
		pins-are-numbered;
		compatible = "mediatek,mt6771-pinctrl";
		#interrupt-cells = <0x04>;
		reg_base_eint = <0x27>;
		phandle = <0x1b>;
		reg_bases = <0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26>;
		#gpio-cells = <0x02>;
		gpio-ranges = <0x1b 0x00 0x00 0xbf>;
		interrupt-controller;

		aw9523@0 {
			phandle = <0xf3>;

			pins_cmd_dat {
				pinmux = <0xa900>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		aud_clk_mosi_on {
			phandle = <0xe1>;

			pins_cmd1_dat {
				bias-disable;
				pinmux = <0x8901>;
				input-schmitt-enable;
			};

			pins_cmd0_dat {
				bias-disable;
				pinmux = <0x8801>;
				input-schmitt-enable;
			};
		};

		eintoutput1 {
			phandle = <0xdd>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x100>;
				slew-rate = <0x01>;
			};
		};

		finger_cs_as_gpio@gpio86 {
			phandle = <0x101>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5600>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@vcam1 {
			phandle = <0x116>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xa000>;
				slew-rate = <0x01>;
			};
		};

		finger_power_low@gpio153 {
			phandle = <0x104>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x9900>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@3 {
			phandle = <0x10e>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x6100>;
				slew-rate = <0x01>;
			};
		};

		camdefault {
			phandle = <0x10a>;
		};

		camera_pins_cam0_mclk_2ma {
			phandle = <0x118>;

			pins_cmd_dat {
				drive-strength = <0x00>;
				pinmux = <0x6301>;
			};
		};

		camera_pins_cam1_mclk_6ma {
			phandle = <0x11f>;

			pins_cmd_dat {
				drive-strength = <0x02>;
				pinmux = <0x6401>;
			};
		};

		rstoutput1 {
			phandle = <0xdf>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x1200>;
				slew-rate = <0x01>;
			};
		};

		eintgpio@GPIO0 {
			phandle = <0xf6>;

			pins_cmd_dat {
				pinmux = <0x00>;
				slew-rate = <0x00>;
				bias-pull-up = <0x00>;
			};
		};

		eint0default {
			phandle = <0xda>;
		};

		cam0@1 {
			phandle = <0x10c>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x6500>;
				slew-rate = <0x01>;
			};
		};

		finger_sd_high@gpio166 {
			phandle = <0xff>;

			pins_cmd_dat {
				bias-disable;
				output-high;
				pinmux = <0xa600>;
				slew-rate = <0x01>;
			};
		};

		finger_cs_as_spi_cs@gpio86 {
			phandle = <0x100>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5601>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		miso_pull_up@gpio85 {
			phandle = <0xf8>;

			pins_cmd_dat {
				pinmux = <0x5500>;
				slew-rate = <0x00>;
				bias-pull-up = <0x0b>;
				output-low;
			};
		};

		camera_pins_cam0_mclk_8ma {
			phandle = <0x11b>;

			pins_cmd_dat {
				drive-strength = <0x03>;
				pinmux = <0x6301>;
			};
		};

		cam1@2 {
			phandle = <0x111>;

			pins_cmd_dat {
				pinmux = <0x6200>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		camera_pins_cam1_mclk_2ma {
			phandle = <0x11d>;

			pins_cmd_dat {
				drive-strength = <0x00>;
				pinmux = <0x6401>;
			};
		};

		gpslna@2 {
			phandle = <0xef>;

			pins_cmd_dat {
				pinmux = <0x9b00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam1@0 {
			phandle = <0x10f>;

			pins_cmd_dat {
				pinmux = <0x6600>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		camera_pins_cam0_mclk_off {
			phandle = <0x117>;

			pins_cmd_dat {
				drive-strength = <0x01>;
				pinmux = <0x6300>;
			};
		};

		finger_rst_low@gpio25 {
			phandle = <0x102>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x1900>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		finger_clk_as_gpio@gpio88 {
			phandle = <0x108>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5800>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		finger_clk_as_spi_clk@gpio88 {
			phandle = <0x107>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5801>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		aud_pins_smartpa_on {
			phandle = <0xe7>;

			pins_cmd1_dat {
				pinmux = <0xaa02>;
			};

			pins_cmd2_dat {
				pinmux = <0xab02>;
			};

			pins_cmd3_dat {
				pinmux = <0xac02>;
			};

			pins_cmd0_dat {
				pinmux = <0xae02>;
			};
		};

		consys_default {
			phandle = <0xec>;
		};

		gpslna@0 {
			phandle = <0xed>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x9b00>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		aw9523@1 {
			phandle = <0xf4>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xa900>;
				slew-rate = <0x01>;
			};
		};

		camera_pins_cam0_mclk_4ma {
			phandle = <0x119>;

			pins_cmd_dat {
				drive-strength = <0x01>;
				pinmux = <0x6301>;
			};
		};

		camera_pins_cam1_mclk_8ma {
			phandle = <0x120>;

			pins_cmd_dat {
				drive-strength = <0x03>;
				pinmux = <0x6401>;
			};
		};

		cam0@vcam2 {
			phandle = <0x113>;

			pins_cmd_dat {
				pinmux = <0xa000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		aud_dat_miso_on {
			phandle = <0xe5>;

			pins_cmd1_dat {
				bias-disable;
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				bias-disable;
				pinmux = <0x8e01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				bias-disable;
				pinmux = <0x8f01>;
				input-schmitt-enable;
			};

			pins_cmd0_dat {
				bias-disable;
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};
		};

		vow_dat_miso_off {
			phandle = <0xe8>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
				bias-pull-down;
				input-enable;
			};
		};

		irtx_gpio_led_def@gpio90 {
			phandle = <0xf0>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5a00>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		eintoutput0 {
			phandle = <0xdc>;

			pins_cmd_dat {
				pinmux = <0x100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		cam0@vcam0 {
			phandle = <0x115>;

			pins_cmd_dat {
				pinmux = <0xa000>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		vow_dat_miso_on {
			phandle = <0xe9>;

			pins_cmd1_dat {
				bias-disable;
				pinmux = <0x8e04>;
				input-schmitt-enable;
			};
		};

		cam0@2 {
			phandle = <0x10d>;

			pins_cmd_dat {
				pinmux = <0x6100>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		camera_pins_cam1_mclk_off {
			phandle = <0x11c>;

			pins_cmd_dat {
				drive-strength = <0x01>;
				pinmux = <0x6400>;
			};
		};

		aud_dat_mosi_on {
			phandle = <0xe3>;

			pins_cmd1_dat {
				bias-disable;
				pinmux = <0x8b01>;
				input-schmitt-enable;
			};

			pins_cmd0_dat {
				bias-disable;
				pinmux = <0x8a01>;
				input-schmitt-enable;
			};
		};

		finger_power_high@gpio153 {
			phandle = <0x105>;

			pins_cmd_dat {
				bias-disable;
				output-high;
				pinmux = <0x9900>;
				slew-rate = <0x01>;
			};
		};

		eint@0 {
			phandle = <0xdb>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x100>;
				slew-rate = <0x00>;
			};
		};

		rstoutput0 {
			phandle = <0xde>;

			pins_cmd_dat {
				pinmux = <0x1200>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		vow_clk_miso_off {
			phandle = <0xea>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
				bias-pull-down;
				input-enable;
			};
		};

		aud_dat_miso_off {
			phandle = <0xe4>;

			pins_cmd1_dat {
				bias-disable;
				pinmux = <0x8d00>;
				input-enable;
			};

			pins_cmd2_dat {
				bias-disable;
				pinmux = <0x8e00>;
				input-enable;
			};

			pins_cmd3_dat {
				bias-disable;
				pinmux = <0x8f00>;
				input-enable;
			};

			pins_cmd0_dat {
				bias-disable;
				pinmux = <0x8c00>;
				input-enable;
			};
		};

		finger_eint@gpio8 {
			phandle = <0x106>;

			pins_cmd_dat {
				pinmux = <0x800>;
				slew-rate = <0x00>;
				bias-pull-up = <0x00>;
			};
		};

		finger_rst_high@gpio25 {
			phandle = <0x103>;

			pins_cmd_dat {
				bias-disable;
				output-high;
				pinmux = <0x1900>;
				slew-rate = <0x01>;
			};
		};

		camera_pins_cam1_mclk_4ma {
			phandle = <0x11e>;

			pins_cmd_dat {
				drive-strength = <0x01>;
				pinmux = <0x6401>;
			};
		};

		cam0@0 {
			phandle = <0x10b>;

			pins_cmd_dat {
				pinmux = <0x6500>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		eint@GPIO5 {
			phandle = <0xf7>;

			pins_cmd_dat {
				pinmux = <0x00>;
				slew-rate = <0x00>;
				bias-pull-up = <0x00>;
			};
		};

		cam1@3 {
			phandle = <0x112>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x6200>;
				slew-rate = <0x01>;
			};
		};

		lcm_dsi_te {
			phandle = <0xf2>;

			pins_cmd_dat {
				pinmux = <0x2c01>;
			};
		};

		miso_pull_disable@gpio85 {
			phandle = <0xf9>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5500>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		aud_pins_smartpa_off {
			phandle = <0xe6>;

			pins_cmd1_dat {
				pinmux = <0xaa00>;
			};

			pins_cmd2_dat {
				pinmux = <0xab00>;
			};

			pins_cmd3_dat {
				pinmux = <0xac00>;
			};

			pins_cmd0_dat {
				pinmux = <0xae00>;
			};
		};

		aud_dat_mosi_off {
			phandle = <0xe2>;

			pins_cmd1_dat {
				pinmux = <0x8b00>;
				bias-pull-down;
				input-enable;
			};

			pins_cmd0_dat {
				bias-disable;
				pinmux = <0x8a00>;
				input-enable;
			};
		};

		mosi_as_gpio@gpio87 {
			phandle = <0xfd>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5700>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		miso_as_gpio@gpio85 {
			phandle = <0xfa>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5500>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		fp_pins_default {
			phandle = <0x109>;
		};

		mosi_as_spi_mo@gpio87 {
			phandle = <0xfc>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5701>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		miso_as_spi_mi@gpio85 {
			phandle = <0xfb>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x5501>;
				input-schmitt-enable = <0x00>;
				slew-rate = <0x00>;
				output-low;
			};
		};

		cam1@1 {
			phandle = <0x110>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x6600>;
				slew-rate = <0x01>;
			};
		};

		finger_sd_low@gpio166 {
			phandle = <0xfe>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0xa600>;
				slew-rate = <0x01>;
				output-low;
			};
		};

		camera_pins_cam0_mclk_6ma {
			phandle = <0x11a>;

			pins_cmd_dat {
				drive-strength = <0x02>;
				pinmux = <0x6301>;
			};
		};

		gpslna@1 {
			phandle = <0xee>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x9b00>;
				slew-rate = <0x01>;
			};
		};

		aw9523@2 {
			phandle = <0xf5>;

			pins_cmd_dat {
				bias-disable;
				pinmux = <0x200>;
				slew-rate = <0x00>;
			};
		};

		irtx_gpio_led_set@gpio90 {
			phandle = <0xf1>;

			pins_cmd_dat {
				output-high;
				pinmux = <0x5a01>;
				slew-rate = <0x01>;
			};
		};

		cam0@vcam3 {
			phandle = <0x114>;

			pins_cmd_dat {
				output-high;
				pinmux = <0xa000>;
				slew-rate = <0x01>;
			};
		};

		aud_clk_mosi_off {
			phandle = <0xe0>;

			pins_cmd1_dat {
				pinmux = <0x8900>;
				bias-pull-down;
				input-enable;
			};

			pins_cmd0_dat {
				pinmux = <0x8800>;
				bias-pull-down;
				input-enable;
			};
		};

		vow_clk_miso_on {
			phandle = <0xeb>;

			pins_cmd3_dat {
				bias-disable;
				pinmux = <0x8f04>;
				input-schmitt-enable;
			};
		};
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	mt_soc_dl1_pcm@11220000 {
		pinctrl-4 = <0xe4>;
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0aud_smartpa_off\0aud_smartpa_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on";
		pinctrl-2 = <0xe2>;
		pinctrl-10 = <0xea>;
		pinctrl-0 = <0xe0>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adc_adda6_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tml_clk\0scp_sys_audio\0aud_infra_clk\0mtkaif_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_syspll_d2_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d8\0top_mux_aud_eng2\0top_apll2_d8\0top_clk26m_clk";
		pinctrl-9 = <0xe9>;
		interrupts = <0x00 0xa1 0x08>;
		clocks = <0x3d 0x09 0x3d 0x03 0x3d 0x02 0x3d 0x04 0x3d 0x0e 0x3d 0x08 0x3d 0x07 0x3d 0x05 0x3d 0x06 0x3d 0x01 0x2e 0x08 0x15 0x30 0x15 0x38 0x42 0x0c 0x42 0x0d 0x42 0x31 0x42 0x14 0x42 0x49 0x42 0x15 0x42 0x4d 0x42 0x1f 0x42 0x4c 0x42 0x20 0x42 0x50 0x2c>;
		pinctrl-7 = <0xe7>;
		pinctrl-5 = <0xe5>;
		pinctrl-3 = <0xe3>;
		compatible = "mediatek,mt_soc_pcm_dl1";
		pinctrl-11 = <0xeb>;
		pinctrl-1 = <0xe1>;
		status = "okay";
		reg = <0x00 0x11220000 0x00 0x1000>;
		phandle = <0xa2>;
		pinctrl-8 = <0xe8>;
		pinctrl-6 = <0xe6>;
	};

	mp0_cpucfg@0c530000 {
		compatible = "mediatek,mp0_cpucfg";
		reg = <0x00 0xc530000 0x00 0x1000>;
	};

	ipu1@19280000 {
		interrupts = <0x00 0x125 0x08>;
		#clock-cells = <0x01>;
		compatible = "mediatek,ipu1\0syscon";
		reg = <0x00 0x19280000 0x00 0x1000>;
		phandle = <0x4c>;
	};

	mt_soc_mrgrx_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
	};

	interrupt-controller@0c000000 {
		#address-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupts = <0x01 0x09 0x04>;
		#size-cells = <0x02>;
		interrupt-parent = <0x11>;
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc100000 0x00 0x200000 0x00 0xc530a80 0x00 0x50>;
		phandle = <0x11>;
		interrupt-controller;
	};

	mt_soc_fm_i2s_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0x00 0x87010000 0x00 0x1000>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	apcldmamisc@1021b800 {
		interrupts = <0x00 0xad 0x04>;
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x1000>;
	};

	mt_soc_codec_dummy_name {
		compatible = "mediatek,mt_soc_codec_dummy";
	};

	gpio {
		GPIO_SIM2_SRST = <0x1b 0x24 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_3RD_PIN = <0x1b 0x4a 0x00>;
		GPIO_SIM2_SCLK = <0x1b 0x25 0x00>;
		GPIO_SIM1_SRST = <0x1b 0x27 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_2ND_PIN = <0x1b 0x4b 0x00>;
		GPIO_SIM1_SCLK = <0x1b 0x26 0x00>;
		GPIO_SIM1_HOT_PLUG = <0x1b 0x2f 0x00>;
		GPIO_FDD_BAND_SUPPORT_DETECT_1ST_PIN = <0x1b 0x4c 0x00>;
		GPIO_SIM1_SIO = <0x1b 0x28 0x00>;
		GPIO_SIM2_HOT_PLUG = <0x1b 0x2e 0x00>;
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x54>;
		GPIO_SIM2_SIO = <0x1b 0x23 0x00>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0x00 0x10003000 0x00 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0x00 0x87070000 0x00 0x1000>;
	};

	ap_dma@11000000 {
		interrupts = <0x00 0x5e 0x08>;
		compatible = "mediatek,ap_dma";
		reg = <0x00 0x11000000 0x00 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0x00 0x87220000 0x00 0x1000>;
	};

	toprgu@10007000 {
		interrupts = <0x00 0x8e 0x00>;
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0x00 0x850c0000 0x00 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0x00 0x80030000 0x00 0x1000>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a054000 0x00 0x1000>;
	};

	vpu_core0@0x19100000 {
		bin-size = <0x2a10000>;
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp2_sel\0clk_top_ipu_if_sel\0clk_ipu_core0_jtag_cg\0clk_ipu_core0_axi_m_cg\0clk_ipu_core0_ipu_cg\0clk_ipu_core1_jtag_cg\0clk_ipu_core1_axi_m_cg\0clk_ipu_core1_ipu_cg\0clk_ipu_adl_cabgen\0clk_ipu_conn_dap_rx_cg\0clk_ipu_conn_apb2axi_cg\0clk_ipu_conn_apb2ahb_cg\0clk_ipu_conn_ipu_cab1to2\0clk_ipu_conn_ipu1_cab1to2\0clk_ipu_conn_ipu2_cab1to2\0clk_ipu_conn_cab3to3\0clk_ipu_conn_cab2to1\0clk_ipu_conn_cab3to1_slice\0clk_ipu_conn_ipu_cg\0clk_ipu_conn_ahb_cg\0clk_ipu_conn_axi_cg\0clk_ipu_conn_isp_cg\0clk_ipu_conn_cam_adl_cg\0clk_ipu_conn_img_adl_cg\0clk_top_mmpll_d6\0clk_top_mmpll_d7\0clk_top_univpll_d3\0clk_top_syspll_d3\0clk_top_univpll_d2_d2\0clk_top_syspll_d2_d2\0clk_top_univpll_d3_d2\0clk_top_syspll_d3_d2\0clk_mmsys_gals_ipu2mm\0clk_mmsys_gals_ipu12mm\0clk_mmsys_gals_comm1\0clk_mmsys_gals_comm0\0clk_mmsys_smi_common\0mtcmos_dis\0mtcmos_vpu_top\0mtcmos_vpu_core0_dormant\0mtcmos_vpu_core0_shutdown\0mtcmos_vpu_core1_dormant\0mtcmos_vpu_core1_shutdown";
		interrupts = <0x00 0x124 0x08>;
		clocks = <0x42 0x24 0x42 0x25 0x42 0x26 0x42 0x27 0x4b 0x01 0x4b 0x02 0x4b 0x03 0x4c 0x01 0x4c 0x02 0x4c 0x03 0x4d 0x01 0x4d 0x07 0x4d 0x08 0x4d 0x09 0x4d 0x0a 0x4d 0x0b 0x4d 0x0c 0x4d 0x0d 0x4d 0x0e 0x4d 0x0f 0x4d 0x01 0x4d 0x02 0x4d 0x03 0x4d 0x04 0x4d 0x05 0x4d 0x06 0x42 0x6f 0x42 0x70 0x42 0x3d 0x42 0x2d 0x42 0x40 0x42 0x30 0x42 0x43 0x42 0x34 0x2f 0x0a 0x2f 0x07 0x2f 0x05 0x2f 0x04 0x2f 0x01 0x2e 0x03 0x2e 0x0e 0x2e 0x0f 0x2e 0x10 0x2e 0x11 0x2e 0x12>;
		bin-phy-addr = <0x9d5f0000>;
		compatible = "mediatek,vpu_core0";
		reg = <0x00 0x19100000 0x00 0x94000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0x00 0x80010000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0x00 0x876b0000 0x00 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0x00 0x80350000 0x00 0x1000>;
	};

	intpol-controller@0c530620 {
		interrupt-parent = <0x11>;
		compatible = "mediatek,mt6771-sysirq\0mediatek,mt6577-sysirq";
		#interrupt-cells = <0x03>;
		reg = <0x00 0xc530a80 0x00 0x50>;
		phandle = <0x01>;
		interrupt-controller;
	};

	irq_nfc {
		interrupts = <0x14 0x04 0x14 0x00>;
		interrupt-parent = <0x1b>;
		compatible = "mediatek,irq_nfc-eint";
		status = "okay";
		phandle = <0xd1>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0x00 0x83090000 0x00 0x1000>;
	};

	dvfsrc_top@10012000 {
		compatible = "mediatek,dvfsrc_top";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x11bb80 0x00 0x80>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	scp_spi1@105d0000 {
		compatible = "mediatek,scp_spi1";
		reg = <0x00 0x105d0000 0x00 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0x00 0x87690000 0x00 0x1000>;
	};

	avc_mv@16024000 {
		compatible = "mediatek,avc_mv";
		reg = <0x00 0x16024000 0x00 0x1000>;
	};

	vld@16021000 {
		compatible = "mediatek,vld";
		reg = <0x00 0x16021000 0x00 0x1000>;
	};

	i2c6@11005000 {
		interrupts = <0x00 0x57 0x08>;
		compatible = "mediatek,i2c6";
		reg = <0x00 0x11005000 0x00 0x1000>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0x00 0x87840000 0x00 0x1000>;
	};

	mt_soc_pcm_voice_scp {
		compatible = "mediatek,mt_soc_pcm_voice_scp";
	};

	disp_color0@1400e000 {
		clock-names = "MDP_COLOR";
		interrupts = <0x00 0xe7 0x08>;
		clocks = <0x2f 0x1a>;
		compatible = "mediatek,disp_color0";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		phandle = <0x3a>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x00 0xc530000 0x00 0x2000>;
	};

	mcu {
		compatible = "mediatek,mcu";
		phandle = <0xc4>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0x00 0x87210000 0x00 0x1000>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0x00 0x1000ce00 0x00 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0x00 0x80200000 0x00 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x1000>;
	};

	usb_c_pinctrl {
		phandle = <0xd5>;
	};

	memory-ssmr-features {
		sdsp-firmware-size = <0x00 0x1000000>;
		ta-elf-size = <0x00 0x1000000>;
		iris-recognition-size = <0x00 0x10000000>;
		wfd-size = <0x00 0x4000000>;
		prot-sharedmem-size = <0x00 0x8000000>;
		2d_fr-size = <0x00 0x8000000>;
		tui-size = <0x00 0x4000000>;
		compatible = "mediatek,memory-ssmr-features";
		phandle = <0xb9>;
		ta-stack-heap-size = <0x00 0x6000000>;
		svp-size = <0x00 0x10000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
	};

	ap_ccif2@1023c000 {
		interrupts = <0x00 0x9c 0x08>;
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0x00 0x80205000 0x00 0x1000>;
	};

	irtx_pwm {
		pinctrl-names = "irtx_gpio_led_default\0irtx_gpio_led_set";
		pinctrl-0 = <0xf0>;
		pwm_ch = <0x00>;
		compatible = "mediatek,irtx-pwm";
		pinctrl-1 = <0xf1>;
		status = "okay";
		pwm_data_invert = <0x00>;
		phandle = <0x9e>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0x00 0x8020c000 0x00 0x1000>;
	};

	cam3@1a006000 {
		interrupts = <0x00 0xff 0x08>;
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a006000 0x00 0x2000>;
	};

	aw22xxx_led4 {
		compatible = "awinic,aw22xxx_led4";
		phandle = <0xad>;
	};

	i2c@11016000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		id = <0x0b>;
		interrupts = <0x00 0x56 0x08>;
		clocks = <0x15 0x45 0x15 0x2b 0x15 0x46>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x11000500 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x61>;
	};

	disp_rsz@1401a000 {
		interrupts = <0x00 0xf1 0x08>;
		compatible = "mediatek,disp_rsz";
		reg = <0x00 0x1401a000 0x00 0x1000>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0x00 0x87820000 0x00 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x1000>;
	};

	ccu@1a0a0000 {
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_MMSYS_CCU\0CAM_PWR";
		interrupts = <0x00 0x108 0x08>;
		clocks = <0x4a 0x09 0x2f 0x06 0x2e 0x09>;
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a0a1000 0x00 0x1000>;
	};

	scp@10500000 {
		interrupts = <0x00 0xae 0x04>;
		compatible = "mediatek,scp";
		status = <0x6f6b6179>;
		core_1 = "enable";
		reg = <0x00 0x10500000 0x00 0x80000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		phandle = <0x92>;
		scp_sramSize = <0x80000>;
	};

	md_soe@80310000 {
		interrupts = <0x00 0x11e 0x08>;
		compatible = "mediatek,md_soe";
		reg = <0x00 0x80310000 0x00 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0x00 0x87880000 0x00 0x1000>;
	};

	spi5@11019000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x87 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x4d>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x11019000 0x00 0x1000>;
		phandle = <0x9d>;
		mediatek,pad-select = <0x00>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0x00 0x80140000 0x00 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0x00 0x85000000 0x00 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0x00 0x801a0000 0x00 0x1000>;
	};

	mc@16022000 {
		compatible = "mediatek,mc";
		reg = <0x00 0x16022000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xca 0x04>;
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
	};

	dpe@15028000 {
		clock-names = "DPE_CG_IMG_DPE";
		interrupts = <0x00 0x10e 0x08>;
		clocks = <0x49 0x06>;
		compatible = "mediatek,dpe";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	i2c@1401e000 {
		compatible = "mediatek,i2c";
		reg = <0x00 0x1401e000 0x00 0x1000>;
	};

	emi@10219000 {
		emi_info,ch_num = <0x02>;
		interrupts = <0x00 0x93 0x08 0x00 0x94 0x04 0x00 0x9b 0x04>;
		compatible = "mediatek,emi";
		reg = <0x00 0x10219000 0x00 0x1000 0x00 0x10226000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		emi_info,dram_type = <0x03>;
		emi_info,rk_num = <0x02>;
		emi_info,rank_size = <0x10 0x20>;
	};

	gic@1023a000 {
		compatible = "mediatek,gic";
		reg = <0x00 0x1023a000 0x00 0x1000>;
	};

	mmdvfs_pmqos {
		mm_step0 = <0x1c2 0x01 0x00 0x06>;
		cam_step1 = <0x16c 0x01 0x01 0x04>;
		clock-names = "mmdvfs_clk_mux_top_mm_sel\0mmdvfs_clk_mux_top_cam_sel\0mmdvfs_clk_mux_top_img_sel\0mmdvfs_clk_syspll_d2_ck\0mmdvfs_clk_syspll_d3_ck\0mmdvfs_clk_mmpll_d6_ck\0mmdvfs_clk_mmpll_d7_ck\0mmdvfs_clk_univpll_d2_d2_ck";
		img_freq = "img_step0\0img_step1";
		vopp_steps = <0x00 0x01>;
		clocks = <0x42 0x02 0x42 0x03 0x42 0x23 0x42 0x2c 0x42 0x2d 0x42 0x6f 0x42 0x70 0x42 0x40>;
		img_step1 = <0x16c 0x01 0x02 0x04>;
		disp_freq = "mm_step0\0mm_step1";
		venc_freq = "mm_step0\0mm_step1";
		mm_step1 = <0x138 0x01 0x00 0x07>;
		cam_step0 = <0x222 0x01 0x01 0x03>;
		compatible = "mediatek,mmdvfs_pmqos";
		cam_freq = "cam_step0\0cam_step1";
		mdp_freq = "mm_step0\0mm_step1";
		vdec_freq = "mm_step0\0mm_step1";
		img_step0 = <0x20d 0x01 0x02 0x05>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	nfc {
		gpio-irq = <0x14>;
		compatible = "mediatek,nfc-gpio-v2";
		gpio-rst = <0x13>;
		phandle = <0xd0>;
		gpio-irq-std = <0x1b 0x14 0x00>;
		gpio-rst-std = <0x1b 0x13 0x00>;
	};

	pp_vmmu@16029000 {
		compatible = "mediatek,pp_vmmu";
		reg = <0x00 0x16029000 0x00 0x1000>;
	};

	therm_ctrl@1100b000 {
		clock-names = "therm-main";
		interrupts = <0x00 0x4c 0x08>;
		clocks = <0x15 0x0a>;
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
	};

	camsv4@1a053000 {
		interrupts = <0x00 0x105 0x08>;
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a053000 0x00 0x1000>;
	};

	sys_cirq@10204000 {
		interrupts = <0x00 0x12f 0x08>;
		mediatek,cirq_num = <0xe7>;
		mediatek,spi_start_offset = <0x48>;
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
	};

	pwm@11006000 {
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
		interrupts = <0x00 0x4b 0x08>;
		clocks = <0x15 0x10 0x15 0x11 0x15 0x12 0x15 0x13 0x15 0x0f 0x15 0x14>;
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
	};

	dsi1@1401f000 {
		compatible = "mediatek,dsi1";
		reg = <0x00 0x1401f000 0x00 0x1000>;
	};

	mt_soc_voice_md1 {
		compatible = "mediatek,mt_soc_pcm_voice_md1";
	};

	mipi_rx_ana_csi2b@11c85000 {
		compatible = "mediatek,mipi_rx_ana_csi2b";
		reg = <0x00 0x11c85000 0x00 0x1000>;
	};

	i2c@11008000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		ch_offset_default = <0x100>;
		id = <0x04>;
		interrupts = <0x00 0x52 0x08>;
		clocks = <0x15 0x0c 0x15 0x2b 0x15 0x48>;
		ccu-ch-offset = <0x200>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x5a>;

		camera_sub_eeprom@54 {
			compatible = "mediatek,camera_sub_eeprom";
			status = "okay";
			reg = <0x54>;
			phandle = <0x13e>;
		};

		camera_main_two_eeprom@51 {
			compatible = "mediatek,camera_main_two_eeprom";
			status = "okay";
			reg = <0x51>;
			phandle = <0x13c>;
		};

		camera_main_two@10 {
			compatible = "mediatek,camera_main_two";
			status = "okay";
			reg = <0x10>;
			phandle = <0x13a>;
		};

		aw9523@58 {
			pinctrl-names = "aw9523_reset_low\0aw9523_reset_high\0aw9523_eint";
			pinctrl-2 = <0xf5>;
			irq-gpio = <0x1b 0x02 0x00>;
			awinic,irq-gpio = <0x1b 0x02 0x00>;
			pinctrl-0 = <0xf3>;
			awinic,reset-gpio = <0x1b 0xa9 0x00>;
			reset-gpio = <0x1b 0xa9 0x00>;
			compatible = "awinic,aw9523-key";
			pinctrl-1 = <0xf4>;
			status = "okay";
			reg = <0x58>;
			phandle = <0x12b>;
		};

		aw9523_led@5A {
			compatible = "awinic,aw9523_led";
			status = "okay";
			reg = <0x5a>;

			aw9523,led {
				aw9523,brightness = <0x20>;
				aw9523,name = "aw9523_led";
				aw9523,imax = <0x03>;
				aw9523,max_brightness = <0xff>;
			};
		};

		camera_sub@35 {
			compatible = "mediatek,camera_sub";
			status = "okay";
			reg = <0x35>;
			phandle = <0x13d>;
		};

		ccu_sensor_i2c_4_hw@36 {
			compatible = "mediatek,ccu_sensor_i2c_4_hw";
			status = "okay";
			reg = <0x36>;
			phandle = <0x13f>;
		};

		camera_main_two_af@72 {
			compatible = "mediatek,camera_main_two_af";
			status = "okay";
			reg = <0x72>;
			phandle = <0x13b>;
		};
	};

	ipu_conn@19000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,ipu_conn\0syscon";
		reg = <0x00 0x19000000 0x00 0x1000>;
		phandle = <0x4d>;
	};

	disp_ccorr0@1400f000 {
		interrupts = <0x00 0xe8 0x08>;
		compatible = "mediatek,disp_ccorr0";
		reg = <0x00 0x1400f000 0x00 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0x00 0x876e0000 0x00 0x1000>;
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0x00 0x60000000 0x00 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0x00 0x82ca0000 0x00 0x1000>;
	};

	i2c_common {
		cnt_constraint = [01];
		ext_time_config = [18 01];
		dma_support = [02];
		set_ltiming = [01];
		set_dt_div = [01];
		compatible = "mediatek,i2c_common";
		check_max_freq = [01];
		phandle = <0x55>;
		ver = [02];
		idvfs = [01];
	};

	mt_soc_hp_impedance_pcm {
		compatible = "mediatek,mt_soc_pcm_hp_impedance";
	};

	dip1@15022000 {
		interrupts = <0x00 0x10c 0x08>;
		compatible = "mediatek,dip1";
		reg = <0x00 0x15022000 0x00 0x6000>;
	};

	disp_rdma1@1400c000 {
		interrupts = <0x00 0xe5 0x08>;
		compatible = "mediatek,disp_rdma1";
		reg = <0x00 0x1400c000 0x00 0x1000>;
	};

	clocks {

		clk32k {
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			compatible = "fixed-clock";
			phandle = <0x2b>;
		};

		clk26m {
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			compatible = "fixed-clock";
			phandle = <0x2c>;
		};

		clk_null {
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			compatible = "fixed-clock";
			phandle = <0x53>;
		};
	};

	mtkfb@0 {
		pinctrl-names = "mode_te_te";
		pinctrl-0 = <0xf2>;
		compatible = "mediatek,mtkfb";
		status = "okay";
		phandle = <0xb0>;
	};

	disp_wdma0@1400d000 {
		interrupts = <0x00 0xe6 0x08>;
		compatible = "mediatek,disp_wdma0";
		reg = <0x00 0x1400d000 0x00 0x1000>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11e10000 0x00 0x1000>;
	};

	lepton_spi {
		compatible = "flir, lepton-spi";
		phandle = <0xc5>;
	};

	pwrap@1000d000 {
		clock-names = "spi\0wrap";
		reg-names = "pwrap";
		interrupts = <0x00 0xb9 0x04>;
		clocks = <0x2c 0x2c>;
		compatible = "mediatek,pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		phandle = <0x2d>;

		mt6358-pmic {
			interrupts = <0xb6 0x04 0xbe 0x00>;
			interrupt-parent = <0x1b>;
			mediatek,num-pmic-irqs = <0x91>;
			compatible = "mediatek,mt6358-pmic";
			#interrupt-cells = <0x02>;
			status = "okay";
			interrupt-names = "vproc11_oc\0vproc12_oc\0vcore_oc\0vgpu_oc\0vmodem_oc\0vdram1_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vcore_preoc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_oc\0vcn28_oc\0vcn18_oc\0vcama1_oc\0vcama2_oc\0vcamd_oc\0vcamio_oc\0vldo28_oc\0va12_oc\0vaux18_oc\0vaud28_oc\0vio28_oc\0vio18_oc\0vsram_proc11_oc\0vsram_proc12_oc\0vsram_others_oc\0vsram_gpu_oc\0vdram2_oc\0vmc_oc\0vmch_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vibr_oc\0vusb_oc\0vbif28_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet\0chrdet_edge\0vcdt_hv_det\0rtc\0fg_bat0_h\0fg_bat0_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_bat1_h\0fg_bat1_l\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_time_h\0fg_discharge\0fg_charge\0baton_lv\0baton_ht\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0x63>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x2e 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x36 0x02 0x37 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x55 0x04 0x56 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5a 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x61 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-controller;

			mt-pmic {
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				compatible = "mediatek,mt-pmic";
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0x64>;
			};

			mt6358_misc {
				base = <0x580>;
				compatible = "mediatek,mt6358-misc";
				apply-lpsd-solution;
				phandle = <0x8f>;
				dcxo-switch;
			};

			mt635x-auxadc {
				#io-channel-cells = <0x01>;
				compatible = "mediatek,mt6358-auxadc";
				phandle = <0x65>;

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x02 0x01>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x02 0x01>;
				};

				chip_temp {
					channel = <0x05>;
				};

				accdet {
					channel = <0x09>;
				};

				vcdt {
					channel = <0x02>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				batadc {
					avg-num = <0x80>;
					channel = <0x00>;
					resistance-ratio = <0x03 0x01>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				dcxo_temp {
					avg-num = <0x10>;
					channel = <0x0d>;
				};

				hpofs_cal {
					avg-num = <0x100>;
					channel = <0x0c>;
				};

				tsx_temp {
					avg-num = <0x80>;
					channel = <0x0b>;
				};
			};

			mt6358_rtc {
				base = <0x580>;
				interrupts = <0x40 0x00>;
				compatible = "mediatek,mt6358-rtc";
				interrupt-names = "rtc";
				apply-lpsd-solution;
				phandle = <0x8e>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0x66>;

				buck_vmodem {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vmodem";
					phandle = <0x6e>;
				};

				ldo_vcn28 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vcn28";
					compatible = "regulator-fixed";
					phandle = <0x7b>;
				};

				ldo_vcn18 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcn18";
					compatible = "regulator-fixed";
					phandle = <0x78>;
				};

				ldo_vefuse {
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vefuse";
					phandle = <0x7f>;
				};

				ldo_vldo28 {
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vldo28";
					status = "okay";
					phandle = <0x8a>;
					regulator-default-on = <0x01>;
				};

				ldo_vsram_proc12 {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc12";
					phandle = <0x82>;
				};

				ldo_vrf18 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vrf18";
					compatible = "regulator-fixed";
					phandle = <0x86>;
				};

				ldo_vemc {
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vemc";
					phandle = <0x14>;
				};

				buck_vproc12 {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc12";
					phandle = <0x6b>;
				};

				buck_vs2 {
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vs2";
					phandle = <0x6d>;
				};

				ldo_vdram2 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xce4>;
					regulator-min-microvolt = <0x927c0>;
					regulator-name = "vdram2";
					phandle = <0x70>;
				};

				ldo_vcama1 {
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama1";
					status = "okay";
					phandle = <0x83>;
					regulator-default-on = <0x01>;
				};

				ldo_vmch {
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-min-microvolt = <0x2c4020>;
					regulator-name = "vmch";
					phandle = <0x1c>;
				};

				ldo_vcamio {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcamio";
					compatible = "regulator-fixed";
					status = "okay";
					phandle = <0x76>;
					regulator-default-on = <0x01>;
				};

				ldo_vaux18 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vaux18";
					compatible = "regulator-fixed";
					phandle = <0x80>;
				};

				ldo_vsram_others {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_others";
					phandle = <0x7c>;
				};

				ldo_vsim1 {
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim1";
					status = "okay";
					phandle = <0x71>;
					regulator-default-on = <0x01>;
				};

				ldo_va12 {
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "va12";
					compatible = "regulator-fixed";
					phandle = <0x85>;
				};

				buck_vgpu {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vgpu";
					phandle = <0x6c>;
				};

				ldo_vrf12 {
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vrf12";
					compatible = "regulator-fixed";
					phandle = <0x73>;
				};

				ldo_vibr {
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-min-microvolt = <0x124f80>;
					regulator-name = "vibr";
					phandle = <0x72>;
				};

				buck_vcore {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vcore";
					phandle = <0x68>;
				};

				ldo_vaud28 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vaud28";
					compatible = "regulator-fixed";
					phandle = <0x8b>;
				};

				ldo_vbif28 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vbif28";
					compatible = "regulator-fixed";
					phandle = <0x81>;
				};

				ldo_va09 {
					regulator-max-microvolt = <0xdbba0>;
					regulator-boot-on;
					regulator-enable-ramp-delay = <0x108>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "va09";
					compatible = "regulator-fixed";
					phandle = <0x8d>;
				};

				ldo_vxo22 {
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-min-microvolt = <0x2191c0>;
					regulator-name = "vxo22";
					compatible = "regulator-fixed";
					phandle = <0x7e>;
				};

				ldo_vsram_proc11 {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_proc11";
					phandle = <0x7a>;
				};

				ldo_vmc {
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vmc";
					phandle = <0x1d>;
				};

				ldo_vio28 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vio28";
					compatible = "regulator-fixed";
					phandle = <0x84>;
				};

				ldo_vcama2 {
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vcama2";
					status = "okay";
					phandle = <0x89>;
					regulator-default-on = <0x01>;
				};

				ldo_vcn33_wifi {
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_wifi";
					phandle = <0x88>;
				};

				ldo_vio18 {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-min-microvolt = <0x1b7740>;
					regulator-name = "vio18";
					compatible = "regulator-fixed";
					phandle = <0x74>;
				};

				buck_vproc11 {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vproc11";
					phandle = <0x6a>;
				};

				ldo_vfe28 {
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2ab980>;
					regulator-name = "vfe28";
					compatible = "regulator-fixed";
					phandle = <0x79>;
				};

				buck_vpa {
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0xfa>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vpa";
					phandle = <0x69>;
				};

				ldo_vcn33_bt {
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x325aa0>;
					regulator-name = "vcn33_bt";
					phandle = <0x87>;
				};

				buck_vdram1 {
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vdram1";
					phandle = <0x67>;
				};

				buck_vs1 {
					regulator-max-microvolt = <0x277b6c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-min-microvolt = <0xf4240>;
					regulator-name = "vs1";
					phandle = <0x6f>;
				};

				ldo_vcamd {
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0xdbba0>;
					regulator-name = "vcamd";
					status = "okay";
					phandle = <0x77>;
					regulator-default-on = <0x01>;
				};

				ldo_vsim2 {
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x21c>;
					regulator-min-microvolt = <0x19f0a0>;
					regulator-name = "vsim2";
					status = "okay";
					phandle = <0x8c>;
					regulator-default-on = <0x01>;
				};

				ldo_vsram_gpu {
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-min-microvolt = <0x7a120>;
					regulator-name = "vsram_gpu";
					phandle = <0x7d>;
				};

				ldo_vusb {
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-name = "vusb";
					phandle = <0x75>;
				};
			};
		};
	};

	i2c@11005000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x06>;
		interrupts = <0x00 0x57 0x08>;
		clocks = <0x15 0x58 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x11000600 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x5c>;

		idt@61 {
			compatible = "mediatek,idt";
			status = "okay";
			reg = <0x61>;
			phandle = <0x143>;
		};

		rt9465@4b {
			cv = <0x456d70>;
			ichg = <0x16e360>;
			rt,en_gpio = <0x1b 0xb3 0x00>;
			safety_timer = <0x0c>;
			mivr = <0x44aa20>;
			en_st;
			ieoc = <0xaae60>;
			charger_name = "secondary_chg";
			compatible = "richtek,rt9465";
			en_wdt;
			rt,intr_gpio_num = <0x09>;
			status = "okay";
			rt,en_gpio_num = <0xb3>;
			interrupt-names = "wdtmri";
			reg = <0x4b>;
			rt,intr_gpio = <0x1b 0x09 0x00>;
		};

		coulomb@2f {
			compatible = "mediatek,coulomb";
			status = "okay";
			reg = <0x2f>;
			phandle = <0x142>;
		};

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			status = "okay";
			reg = <0x34>;
			phandle = <0x144>;
		};

		slave_charger@4b {
			compatible = "mediatek,slave_charger";
			status = "okay";
			reg = <0x4b>;
			phandle = <0x145>;
		};
	};

	smi_larb0@14017000 {
		clock-names = "mtcmos-mm\0mm-larb0";
		interrupts = <0x00 0xf0 0x08>;
		clocks = <0x2e 0x03 0x2f 0x02>;
		mediatek,smi-id = <0x00>;
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14017000 0x00 0x1000>;
		phandle = <0x3f>;
	};

	scp_dma@105cd000 {
		compatible = "mediatek,scp_dma";
		reg = <0x00 0x105cd000 0x00 0x1000>;
	};

	cq_dma@10212000 {
		clock-names = "cqdma";
		interrupts = <0x00 0x73 0x08 0x00 0x74 0x08 0x00 0x75 0x08>;
		clocks = <0x15 0x4e>;
		nr_channel = <0x03>;
		compatible = "mediatek,mt-cqdma-v1";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212080 0x00 0x80 0x00 0x10212100 0x00 0x80>;
	};

	bus_dbg@10208000 {
		interrupts = <0x00 0x90 0x08>;
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0x00 0x1502d000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	dpi0@14015000 {
		interrupts = <0x00 0xed 0x08>;
		compatible = "mediatek,dpi0";
		reg = <0x00 0x14015000 0x00 0x1000>;
	};

	devapc@10207000 {
		clock-names = "devapc-infra-clock";
		interrupts = <0x00 0x91 0x08>;
		clocks = <0x15 0x2d>;
		compatible = "mediatek,devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000>;
	};

	aw22xxx_led2 {
		compatible = "awinic,aw22xxx_led2";
		phandle = <0xab>;
	};

	lepton {
		compatible = "agold,flir_lepton";
		phandle = <0xa8>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0x00 0x87870000 0x00 0x1000>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0x00 0x83050000 0x00 0x1000>;
	};

	vdtop@16020000 {
		compatible = "mediatek,vdtop";
		reg = <0x00 0x16020000 0x00 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0x00 0x87230000 0x00 0x1000>;
	};

	mfg_tb@13ffef00 {
		compatible = "mediatek,mfg_tb";
		reg = <0x00 0x13ffef00 0x00 0x1000>;
	};

	mdp_wrot1@14020000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x14020000 0x00 0x1000>;
	};

	psci {
		method = "smc";
		compatible = "arm,psci-1.0";
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0x00 0x87000000 0x00 0x1000>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0x00 0x80060000 0x00 0x1000>;
	};

	mt_soc_i2s0_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0xb6>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0x00 0x10009000 0x00 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0x00 0x801b0000 0x00 0x1000>;
	};

	mt_soc_dummy_pcm {
		compatible = "mediatek,mt_soc_pcm_dummy";
	};

	mt_soc_fm_i2s_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s";
	};

	md1_sim1_hot_plug_eint {
		debounce = <0x00 0x186a0>;
		interrupts = <0x00 0x08>;
		src_pin = <0x00 0x01>;
		compatible = "mediatek,md1_sim1_hot_plug_eint-eint";
		sockettype = <0x00 0x00>;
		status = "okay";
		phandle = <0xd3>;
		dedicated = <0x00 0x00>;
	};

	wifi@180f0000 {
		clock-names = "wifi-dma";
		interrupts = <0x00 0x122 0x08 0x00 0x76 0x08>;
		clocks = <0x15 0x4e>;
		compatible = "mediatek,wifi";
		hardware-values = <0x788 0xa5800 0xa5800>;
		reg = <0x00 0x180f0000 0x00 0x1100 0x00 0x10212180 0x00 0x6c 0x00 0x10001000 0x00 0x1000 0x00 0x180e0000 0x00 0x70>;
		phandle = <0x94>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0x00 0x80260000 0x00 0x1000>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		phandle = <0x90>;
		mediatek,pwrap-regmap = <0x2d>;
	};

	spi4@11018000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x86 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x4c>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x11018000 0x00 0x1000>;
		phandle = <0x9c>;
		mediatek,pad-select = <0x00>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0x00 0x80220000 0x00 0x1000>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		phandle = <0xb7>;
		decouple = <0x00>;

		channel@2 {
			ct = <0x01>;
			part = <0x00>;
			type = <0x00>;
		};

		channel@1 {
			ct = <0x00>;
			part = <0x00>;
			type = <0x00>;
		};
	};

	mfb@1502e000 {
		clock-names = "MFB_CLK_IMG_MFB";
		interrupts = <0x00 0x114 0x08>;
		clocks = <0x49 0x04>;
		compatible = "mediatek,mfb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0x00 0x87660000 0x00 0x1000>;
	};

	topckgen@10000000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		phandle = <0x42>;
	};

	tsf@1a0a1000 {
		clock-names = "TSF_CAMSYS_TSF_CGPDN";
		interrupts = <0x00 0x109 0x08>;
		clocks = <0x4a 0x09>;
		compatible = "mediatek,tsf";
		reg = <0x00 0x1a0a1000 0x00 0x1000>;
	};

	scp_i2c2@105c7000 {
		compatible = "mediatek,scp_i2c2";
		reg = <0x00 0x105c7000 0x00 0x1000>;
	};

	mp1_cpucfg@0c530200 {
		compatible = "mediatek,mp1_cpucfg";
		reg = <0x00 0xc530200 0x00 0x1000>;
	};

	venc@17020000 {
		interrupts = <0x00 0xf7 0x08>;
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x1000>;
		phandle = <0x3b>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0x00 0x1502e000 0x00 0x1000>;
	};

	otg_iddig {
		compatible = "mediatek,usb_iddig_bi_eint";
		phandle = <0xcf>;
	};

	mt_soc_fm_mrgtx_pcm {
		compatible = "mediatek,mt_soc_pcm_fmtx";
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0x00 0x80040000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		interrupts = <0x00 0xab 0x08>;
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	sleep@10006000 {
		wakeup-source = <0x28 0x00 0x04 0x29 0x01 0x20 0x2a 0x03 0x2000000>;
		interrupts = <0x00 0xbb 0x08>;
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
	};

	camsv3@1a052000 {
		interrupts = <0x00 0x104 0x08>;
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a052000 0x00 0x1000>;
	};

	serial@11004000 {
		clock-names = "baud\0bus";
		interrupts = <0x00 0x5d 0x08>;
		clocks = <0x2c 0x15 0x17>;
		dma-names = "tx\0rx";
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11004000 0x00 0x1000>;
		phandle = <0x97>;
		dmas = <0x41 0x04 0x41 0x05>;
	};

	mt_soc_voice_md1_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0x00 0x80360000 0x00 0x1000>;
	};

	iocfg_5@11d20000 {
		compatible = "mediatek,iocfg_5\0syscon";
		reg = <0x00 0x11d20000 0x00 0x1000>;
		phandle = <0x24>;
	};

	disp_gamma0@14011000 {
		interrupts = <0x00 0xea 0x08>;
		compatible = "mediatek,disp_gamma0";
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	smi_larb4@17010000 {
		clock-names = "mtcmos-ven\0venc-larb4\0venc-venc\0venc-jpgenc";
		interrupts = <0x00 0xf8 0x08>;
		clocks = <0x2e 0x06 0x48 0x01 0x48 0x02 0x48 0x03>;
		mediatek,smi-id = <0x04>;
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0x00 0x87610000 0x00 0x1000>;
	};

	vpu_core1@0x19200000 {
		interrupts = <0x00 0x125 0x08>;
		compatible = "mediatek,vpu_core1";
		reg = <0x00 0x19200000 0x00 0x94000>;
	};

	mt_soc_pcm_voice_ultra {
		compatible = "mediatek,mt_soc_pcm_voice_ultra";
	};

	mt_soc_ul1_pcm {
		compatible = "mediatek,mt_soc_pcm_capture";
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0x00 0x83010000 0x00 0x1000>;
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0x00 0x80207000 0x00 0x1000>;
	};

	mipi_rx_ana_csi2a@11c84000 {
		compatible = "mediatek,mipi_rx_ana_csi2a";
		reg = <0x00 0x11c84000 0x00 0x1000>;
	};

	hall_1 {
		pinctrl-names = "hall_eint_as_gpio\0hall_eint_as_int";
		gpio-hall = <0x00>;
		pinctrl-0 = <0xf6>;
		compatible = "mediatek,hall_1";
		pinctrl-1 = <0xf7>;
		status = "okay";
		phandle = <0xa6>;
		gpio-hall-std = <0x1b 0x00 0x00>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0x00 0x80150000 0x00 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0x00 0x8020e000 0x00 0x1000>;
	};

	seninf8@1a047000 {
		compatible = "mediatek,seninf8";
		reg = <0x00 0x1a047000 0x00 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0x00 0x87850000 0x00 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0x00 0x870c0000 0x00 0x1000>;
	};

	mt_soc_pcm_voice_usb_echoref {
		compatible = "mediatek,mt_soc_pcm_voice_usb_echoref";
	};

	dramc@1022a000 {
		compatible = "mediatek,dramc";
		reg = <0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x1022c000 0x00 0x1000 0x00 0x10234000 0x00 0x1000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022e000 0x00 0x1000 0x00 0x10236000 0x00 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0x00 0x83020000 0x00 0x1000>;
	};

	debussy {
		compatible = "intelligo,debussy";
		phandle = <0xc6>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0x00 0x80330000 0x00 0x1000>;
	};

	disp_rdma0@1400b000 {
		interrupts = <0x00 0xe4 0x08>;
		compatible = "mediatek,disp_rdma0";
		reg = <0x00 0x1400b000 0x00 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0x00 0x85070000 0x00 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0x00 0x870d0000 0x00 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0x00 0x850f0000 0x00 0x1000>;
	};

	imgsys@15020000 {
		clock-names = "DIP_CG_IMG_LARB5\0DIP_CG_IMG_DIP";
		clocks = <0x49 0x0a 0x49 0x08>;
		#clock-cells = <0x01>;
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		phandle = <0x49>;
	};

	dbi@1401d000 {
		interrupts = <0x00 0xf4 0x08>;
		compatible = "mediatek,dbi";
		reg = <0x00 0x1401d000 0x00 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0x00 0x85040000 0x00 0x1000>;
	};

	spi1@11010000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x7c 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x39>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x11010000 0x00 0x1000>;
		phandle = <0x99>;
		mediatek,pad-select = <0x00>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0x00 0x83060000 0x00 0x1000>;
	};

	iocfg_4@11d30000 {
		compatible = "mediatek,iocfg_4\0syscon";
		reg = <0x00 0x11d30000 0x00 0x1000>;
		phandle = <0x23>;
	};

	imgsyscq@15020000 {
		compatible = "mediatek,imgsyscq";
		reg = <0x00 0x15020000 0x00 0x10>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0x00 0x85058000 0x00 0x1000>;
	};

	i2c@1101b000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x08>;
		interrupts = <0x00 0x59 0x08>;
		clocks = <0x15 0x64 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x1101b000 0x00 0x1000 0x00 0x11000700 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x5e>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0x00 0x80080000 0x00 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0x00 0xf00e0000 0x00 0x1000>;
	};

	mt_soc_pcm_dl1_scp_spk {
		compatible = "mediatek,mt_soc_pcm_dl1_scp_spk";
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0x00 0x87080000 0x00 0x1000>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	mdp_aal@1401b000 {
		clock-names = "MDP_AAL";
		interrupts = <0x00 0xf2 0x08>;
		clocks = <0x2f 0x2b>;
		compatible = "mediatek,mdp_aal";
		reg = <0x00 0x1401b000 0x00 0x1000>;
		phandle = <0x38>;
	};

	gcpu_rsa@1021a000 {
		compatible = "mediatek,gcpu_rsa";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	smi_larb1@16010000 {
		clock-names = "mtcmos-vde\0vdec-larb1\0vdec-vdec";
		interrupts = <0x00 0x127 0x08>;
		clocks = <0x2e 0x0d 0x47 0x02 0x47 0x01>;
		mediatek,smi-id = <0x01>;
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x16010000 0x00 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0x00 0xf00d0000 0x00 0x1000>;
	};

	pd_adapter {
		adapter_name = "pd_adapter";
		compatible = "mediatek,pd_adapter";
		phandle = <0xbf>;
	};

	mt_soc_routing_dai_name {
		compatible = "mediatek,mt_soc_dai_routing";
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0x00 0x82cb0000 0x00 0x1000>;
	};

	spi0@1100a000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x78 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x1c>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x1100a000 0x00 0x1000>;
		phandle = <0x98>;
		mediatek,pad-select = <0x00>;
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0x00 0x80210000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	dbmdx-snd-soc-platform {
		compatible = "dspg,dbmdx-snd-soc-platform";
	};

	wpe_a@1502a000 {
		clock-names = "WPE_CLK_IMG_WPE_A";
		interrupts = <0x00 0x111 0x08>;
		clocks = <0x49 0x03>;
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	mcucfg_mp2_counter@0c532000 {
		compatible = "mediatek,mcucfg_mp2_counter";
		reg = <0x00 0xc532000 0x00 0x1000>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0x00 0x878a0000 0x00 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0x00 0x80000000 0x00 0x1000>;
	};

	smi_larb2@1502f000 {
		clock-names = "mtcmos-isp\0gals-ipu2mm\0img-larb2";
		interrupts = <0x00 0x107 0x08>;
		clocks = <0x2e 0x05 0x2f 0x0a 0x49 0x09>;
		mediatek,smi-id = <0x02>;
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1502f000 0x00 0x1000>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0x00 0x80100000 0x00 0x1000>;
	};

	mt6370_pmu_eint {
		interrupts = <0x0a 0x08 0x0a 0x00>;
		interrupt-parent = <0x1b>;
		status = "okay";
		phandle = <0xc2>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0x00 0x85010000 0x00 0x1000>;
	};

	disp_ovl0_2l@14009000 {
		interrupts = <0x00 0xe2 0x08>;
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0x00 0x14009000 0x00 0x1000>;
	};

	mrdump_ext_rst {
		mode = "IRQ";
		force_mode = "EINT";
		compatible = "mediatek, mrdump_ext_rst-eint";
		status = "okay";
		phandle = <0x91>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x1000>;
	};

	scp_i2c1@105c6000 {
		compatible = "mediatek,scp_i2c1";
		reg = <0x00 0x105c6000 0x00 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	mdp_rsz1@14004000 {
		clock-names = "MDP_RSZ1";
		interrupts = <0x00 0xdd 0x08>;
		clocks = <0x2f 0x10>;
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x14004000 0x00 0x1000>;
		phandle = <0x34>;
	};

	tkcore {
		interrupts = <0x00 0x130 0x01>;
		compatible = "trustkernel,tkcore";
	};

	dbmdx {
		compatible = "dspg,dbmdx-codec";
		phandle = <0xc0>;
	};

	mt_soc_deep_buffer_dl_pcm {
		compatible = "mediatek,mt_soc_pcm_deep_buffer_dl";
	};

	camsys@1a000000 {
		clock-names = "ISP_SCP_SYS_DIS\0ISP_SCP_SYS_ISP\0ISP_SCP_SYS_CAM\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN";
		clocks = <0x2e 0x03 0x2e 0x05 0x2e 0x09 0x4a 0x03 0x4a 0x04 0x4a 0x06 0x4a 0x07 0x4a 0x08>;
		#clock-cells = <0x01>;
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		phandle = <0x4a>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0x00 0x80120000 0x00 0x1000>;
	};

	mcdi@0011b000 {
		compatible = "mediatek,mt6771-mcdi";
		reg = <0x00 0x11b000 0x00 0x800>;
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0x00 0x87680000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0x00 0x85050000 0x00 0x1000>;
	};

	camsv2@1a051000 {
		interrupts = <0x00 0x103 0x08>;
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a051000 0x00 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0x00 0x80130000 0x00 0x1000>;
	};

	scp_spi0@105cf000 {
		compatible = "mediatek,scp_spi0";
		reg = <0x00 0x105cf000 0x00 0x1000>;
	};

	gce_mbox@10238000 {
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		clock-names = "gce\0gce-timer";
		interrupts = <0x00 0xa2 0x08 0x00 0xa3 0x08>;
		clocks = <0x15 0x09 0x15 0x19>;
		#mbox-cells = <0x03>;
		compatible = "mediatek,mailbox-gce";
		reg = <0x00 0x10238000 0x00 0x1000>;
		phandle = <0x40>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0x00 0x82000000 0x00 0x1000>;
	};

	seninf7@1a046000 {
		compatible = "mediatek,seninf7";
		reg = <0x00 0x1a046000 0x00 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0x00 0x87400000 0x00 0x1000>;
	};

	mali@13040000 {
		interrupts = <0x00 0x116 0x08 0x00 0x117 0x08 0x00 0x118 0x08>;
		compatible = "mediatek,mali\0arm,mali-midgard\0arm,mali-bifrost";
		interrupt-names = "GPU\0MMU\0JOB";
		reg = <0x00 0x13040000 0x00 0x4000>;
	};

	timer {
		interrupts = <0x01 0x0d 0x08 0x01 0x0e 0x08 0x01 0x0b 0x08 0x01 0x0a 0x08>;
		interrupt-parent = <0x11>;
		clock-frequency = <0xc65d40>;
		compatible = "arm,armv8-timer";
		phandle = <0x52>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0x00 0x85090000 0x00 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0x00 0x800a0000 0x00 0x1000>;
	};

	msdc1_ins {
		debounce = <0x3e800>;
		deb-gpios = <0x1b 0x03 0x00>;
		interrupts = <0x03 0x04 0x03 0x00>;
		interrupt-parent = <0x1b>;
		status = "okay";
		phandle = <0xcb>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0x00 0x850b0000 0x00 0x1000>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0xb8>;

		led@6 {
			pwm_config = <0x00 0x01 0x00 0x00 0x00>;
			compatible = "mediatek,lcd-backlight";
			led_mode = <0x05>;
			phandle = <0x127>;
			data = <0x01>;
		};

		led@4 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,keyboard-backlight";
			led_mode = <0x00>;
			phandle = <0x125>;
			data = <0x01>;
		};

		led@2 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,blue";
			led_mode = <0x00>;
			phandle = <0x123>;
			data = <0x01>;
		};

		usb_c_pinctrl {
			compatible = "mediatek,usb_c_pinctrl";
			phandle = <0x129>;
		};

		led@0 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,red";
			led_mode = <0x00>;
			phandle = <0x121>;
			data = <0x01>;
		};

		vibrator@0 {
			vib_limit = <0x09>;
			vib_vol = <0x09>;
			vib_timer = <0x19>;
			compatible = "mediatek,vibrator";
			phandle = <0x128>;
		};

		wireless {
			wireless_det_pin = <0x1a>;
			compatible = "agold,wireless_idt";
			phandle = <0x12a>;
		};

		led@5 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,button-backlight";
			led_mode = <0x02>;
			phandle = <0x126>;
			data = <0x01>;
		};

		led@3 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,jogball-backlight";
			led_mode = <0x00>;
			phandle = <0x124>;
			data = <0x01>;
		};

		led@1 {
			pwm_config = <0x00 0x00 0x00 0x00 0x00>;
			compatible = "mediatek,green";
			led_mode = <0x00>;
			phandle = <0x122>;
			data = <0x01>;
		};
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0x00 0x82cd0000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		interrupts = <0x00 0x99 0x08>;
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
	};

	iocfg_6@11c50000 {
		compatible = "mediatek,iocfg_6\0syscon";
		reg = <0x00 0x11c50000 0x00 0x1000>;
		phandle = <0x25>;
	};

	mse {
		phandle = <0xcd>;
	};

	mt_soc_uldlloopback_pcm {
		compatible = "mediatek,mt_soc_pcm_uldlloopback";
	};

	disp_mutex@14016000 {
		interrupts = <0x00 0xd9 0x08>;
		compatible = "mediatek,disp_mutex";
		reg = <0x00 0x14016000 0x00 0x1000>;
		phandle = <0x30>;
	};

	disp_ovl1_2l@1400a000 {
		interrupts = <0x00 0xe3 0x08>;
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0x00 0x1400a000 0x00 0x1000>;
	};

	scp_cirq_eint@105ca000 {
		compatible = "mediatek,scp_cirq_eint";
		reg = <0x00 0x105ca000 0x00 0x1000>;
	};

	disp_split@14013000 {
		compatible = "mediatek,disp_split";
		reg = <0x00 0x14013000 0x00 0x1000>;
	};

	mt_soc_anc_pcm {
		compatible = "mediatek,mt_soc_pcm_anc";
	};

	mipi_rx_ana_csi1b@11c83000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0x00 0x11c83000 0x00 0x1000>;
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0x00 0xf0420000 0x00 0x1000>;
	};

	i2c@11015000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		id = <0x0a>;
		interrupts = <0x00 0x84 0x08>;
		clocks = <0x15 0x4b 0x15 0x2b 0x15 0x4a>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11015000 0x00 0x1000 0x00 0x11000300 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x60>;
	};

	efusec@11f10000 {
		compatible = "mediatek,efusec";
		reg = <0x00 0x11f10000 0x00 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0x00 0x850bc000 0x00 0x1000>;
	};

	mt_soc_hdmi_pcm {
		compatible = "mediatek,mt_soc_pcm_hdmi";
	};

	apmixed@1000c000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		phandle = <0x62>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0x00 0x83040000 0x00 0x1000>;
	};

	owe_dma@1502c000 {
		compatible = "mediatek,owe_dma";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0x00 0x80203000 0x00 0x1000>;
	};

	gyro {
		interrupts = <0x04 0x08 0x04 0x00>;
		interrupt-parent = <0x1b>;
		status = "okay";
		phandle = <0xcc>;
	};

	mfg_dfp_60@13020000 {
		interrupts = <0x00 0x11a 0x08>;
		compatible = "mediatek,mfg_dfp_60";
		reg = <0x00 0x13020000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0x00 0x82c70000 0x00 0x1000>;
	};

	scp_dvfs {
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6";
		clocks = <0x42 0x0f 0x2c 0x42 0x42 0x42 0x2e 0x42 0x30 0x42 0x40 0x42 0x2d 0x42 0x3d>;
		compatible = "mediatek,scp_dvfs";
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0x00 0x85060000 0x00 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	usb3_xhci@11200000 {
		phy-names = "port0_phy";
		clock-names = "sys_ck";
		reg-names = "mac";
		interrupts = <0x00 0x49 0x08>;
		clocks = <0x15 0x3e>;
		compatible = "mediatek,mt67xx-xhci";
		interrupt-names = "xhci";
		phys = <0x43 0x00>;
		reg = <0x00 0x11200000 0x00 0x1000>;
		phandle = <0xa0>;
	};

	mcu_misccfg@0c530400 {
		compatible = "mediatek,mcu_misccfg";
		reg = <0x00 0xc530400 0x00 0x1000>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0x00 0x10e00000 0x00 0x1000>;
	};

	auxadc@11001000 {
		clock-names = "auxadc-main";
		interrupts = <0x00 0x4a 0x02>;
		clocks = <0x15 0x24>;
		compatible = "mediatek,auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		phandle = <0x95>;

		adc_channel@ {
			mediatek,adc_fdd_rf_params_dynamic_custom_ch = <0x02>;
			mediatek,temperature0 = <0x00>;
			compatible = "mediatek,adc_channel";
			status = "okay";
			mediatek,temperature1 = <0x01>;
		};
	};

	mt6370_pmu_dts {
		#interrupt-cells = <0x01>;
		mt6370,intr_gpio = <0x1b 0x0a 0x00>;
		mt6370,intr_gpio_num = <0x0a>;
		phandle = <0xd8>;
		interrupt-controller;

		charger {
			cv = <0x426030>;
			ichg = <0x1e8480>;
			safety_timer = <0x0c>;
			mivr = <0x432380>;
			enable_te;
			ieoc = <0x249f0>;
			aicr = <0x7a120>;
			ircmp_resistor = <0x61a8>;
			charger_name = "primary_chg";
			compatible = "mediatek,mt6370_pmu_charger";
			ircmp_vclamp = <0x7d00>;
			interrupt-names = "chg_mivr\0chg_aiclmeasi\0attachi\0ovpctrl_uvp_d_evt\0chg_wdtmri\0chg_vbusov\0chg_tmri\0chg_treg\0dcdti";
			lbp_dt = <0x01>;
			lbp_hys_sel = <0x01>;
			load_switch_name = "primary_load_switch";
			enable_wdt;
			dc_wdt = <0x3d0900>;
		};

		ldo {
			ldo_vrc_lt = <0x01>;
			compatible = "mediatek,mt6370_pmu_ldo";
			ldo_oms = <0x01>;
			interrupt-names = "ldo_oc";

			mt6370_ldo {
				regulator-max-microvolt = <0x3d0900>;
				regulator-min-microvolt = <0x186a00>;
				regulator-name = "mt6370_ldo";
			};
		};

		mt6370_pmu_fled1 {
			strobe_timeout = <0x960>;
			torch_cur = <0x493e0>;
			compatible = "mediatek,mt6370_pmu_fled1";
			strobe_cur = <0x124f80>;
			interrupt-names = "fled_lvf\0fled2_short\0fled1_short";
			fled_enable = <0x01>;
		};

		dsv {
			db_ext_en = <0x00>;
			db_freq_pm = <0x00>;
			db_vpos_disc = <0x01>;
			db_delay = <0x03>;
			db_periodic_fix = <0x00>;
			db_vpos_slew = <0x01>;
			db_vpos_20ms = <0x01>;
			db_periodic_mode = <0x00>;
			compatible = "mediatek,mt6370_pmu_dsv";
			interrupt-names = "dsv_vneg_ocp\0dsv_vpos_ocp\0dsv_bst_ocp\0dsv_vneg_scp\0dsv_vpos_scp";
			db_vneg_disc = <0x00>;
			db_vneg_slew = <0x01>;
			db_vneg_20ms = <0x01>;
			db_startup = <0x00>;
			db_vbst = <0x1644>;
			db_single_pin = <0x00>;

			mt6370_dsvp {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_pos";
			};

			mt6370_dsvn {
				regulator-max-microvolt = <0x5b8d80>;
				regulator-min-microvolt = <0x3d0900>;
				regulator-name = "dsv_neg";
			};
		};

		bled {
			mt,bl_ocp_level = <0x02>;
			mt,pwm_hys_en = <0x01>;
			mt,bled_flash_ramp = <0x01>;
			mt,pwm_deglitch = <0x01>;
			mt,pwm_lpf_coef = <0x00>;
			mt,pwm_hys = <0x00>;
			mt,max_bled_brightness = <0x200>;
			mt,bl_ovp_level = <0x03>;
			compatible = "mediatek,mt6370_pmu_bled";
			mt,use_pwm;
			interrupt-names = "bled_ocp";
			mt,bled_curr_scale = <0x00>;
			mt,pwm_fsample = <0x02>;
			mt,map_linear;
			mt,bled_name = "mt6370_pmu_bled";
			mt,bled_ramptime = <0x03>;
			mt,chan_en = <0x0f>;
			mt,pwm_avg_cycle = <0x00>;
		};

		rgbled {
			mt,led_name = "mt6370_pmu_led1\0mt6370_pmu_led2\0mt6370_pmu_led3\0mt6370_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
			compatible = "mediatek,mt6370_pmu_rgbled";
			interrupt-names = "isink4_short\0isink3_short\0isink2_short\0isink1_short\0isink4_open\0isink3_open\0isink2_open\0isink1_open";
		};

		core {
			int_deg = <0x00>;
			mrstb_en;
			i2cstmr_rst_tmr = <0x00>;
			compatible = "mediatek,mt6370_pmu_core";
			int_wdt = <0x00>;
			interrupt-names = "otp\0vdda_ovp\0vdda_uv";
			mrstb_tmr = <0x03>;
		};

		mt6370_pmu_fled2 {
			strobe_timeout = <0x4b0>;
			torch_cur = <0x30d40>;
			compatible = "mediatek,mt6370_pmu_fled2";
			strobe_cur = <0xf4240>;
			fled_enable = <0x01>;
		};
	};

	disp_dither0@14012000 {
		interrupts = <0x00 0xeb 0x08>;
		compatible = "mediatek,disp_dither0";
		reg = <0x00 0x14012000 0x00 0x1000>;
	};

	aliases {
		spi2 = "/spi2@11012000";
		spi0 = "/spi0@1100a000";
		spi5 = "/spi5@11019000";
		spi3 = "/spi3@11013000";
		spi1 = "/spi1@11010000";
		spi4 = "/spi4@11018000";
	};

	iocfg_3@11e90000 {
		compatible = "mediatek,iocfg_3\0syscon";
		reg = <0x00 0x11e90000 0x00 0x1000>;
		phandle = <0x22>;
	};

	scp_i2c0@105c5000 {
		compatible = "mediatek,scp_i2c0";
		reg = <0x00 0x105c5000 0x00 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0x00 0x83000000 0x00 0x1000>;
	};

	smi_common@14019000 {
		clock-names = "mtcmos-mm\0smi-common-gals-comm0\0smi-common-gals-comm1\0smi-common";
		clocks = <0x2e 0x03 0x2f 0x04 0x2f 0x05 0x2f 0x01>;
		mediatek,smi-id = <0x07>;
		compatible = "mediatek,smi_common";
		mmsys_config = <0x2f>;
		reg = <0x00 0x14019000 0x00 0x1000>;
	};

	mdp_rsz0@14003000 {
		clock-names = "MDP_RSZ0";
		interrupts = <0x00 0xdc 0x08>;
		clocks = <0x2f 0x0f>;
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x14003000 0x00 0x1000>;
		phandle = <0x33>;
	};

	fmem_smi@10238000 {
		compatible = "mediatek,fmem_smi";
		reg = <0x00 0x10238000 0x00 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0x00 0xf60f0000 0x00 0x1000>;
	};

	firmware {

		android {
			hardware = "mt6771";
			mode = "normal";
			serialno = "TITANNEA00006601";
			compatible = "android,firmware";
		};
	};

	i2c@11007000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x00>;
		interrupts = <0x00 0x51 0x08>;
		clocks = <0x15 0x0b 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		mediatek,skip_scp_sema;
		mediatek,use-open-drain;
		phandle = <0x56>;

		cap_touch@5d {
			compatible = "mediatek,cap_touch";
			status = "okay";
			reg = <0x5d>;
			phandle = <0x12c>;
		};
	};

	cpu_dbgapb@0d410000 {
		compatible = "mediatek,hw_dbg";
		reg = <0x00 0xd410000 0x00 0x1000 0x00 0xd510000 0x00 0x1000 0x00 0xd610000 0x00 0x1000 0x00 0xd710000 0x00 0x1000 0x00 0xd810000 0x00 0x1000 0x00 0xd910000 0x00 0x1000 0x00 0xda10000 0x00 0x1000 0x00 0xdb10000 0x00 0x1000>;
		phandle = <0x4f>;
		num = <0x08>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0x00 0x83070000 0x00 0x1000>;
	};

	vdec_gcon@16000000 {
		clock-names = "MT_SCP_SYS_DIS\0MT_SCP_SYS_VDE\0MT_SCP_SYS_VEN\0MT_CG_VDEC\0MT_CG_VENC";
		clocks = <0x2e 0x03 0x2e 0x0d 0x2e 0x06 0x47 0x01 0x48 0x02>;
		#clock-cells = <0x01>;
		compatible = "mediatek,vdec_gcon\0syscon";
		reg = <0x00 0x16000000 0x00 0x1000>;
		phandle = <0x47>;
	};

	mt_soc_codec_name {
		pcbinfo = <0x1b 0xaf 0x00 0x1b 0x6f 0x00>;
		use_ul_260k = <0x00>;
		compatible = "mediatek,mt_soc_codec_63xx";
		use_hp_depop_flow = <0x00>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0x00 0x800c0000 0x00 0x1000>;
	};

	camsv1@1a050000 {
		interrupts = <0x00 0x102 0x08>;
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a050000 0x00 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0x00 0x876d0000 0x00 0x1000>;
	};

	gpufreq {
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_mfg_cg\0mtcmos_mfg_async\0mtcmos_mfg\0mtcmos_mfg_core0\0mtcmos_mfg_core1\0mtcmos_mfg_core2";
		clocks = <0x42 0x04 0x42 0x61 0x2c 0x46 0x01 0x2e 0x07 0x2e 0x04 0x2e 0x0b 0x2e 0x0a 0x2e 0x0c>;
		compatible = "mediatek,mt6771-gpufreq";
	};

	rt9465_slave_chr {
		interrupts = <0x09 0x08 0x09 0x00>;
		interrupt-parent = <0x1b>;
		compatible = "richtek,rt9465";
		status = "okay";
		phandle = <0xc1>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0x00 0x85020000 0x00 0x1000>;
	};

	mt6370_pd_eint {
		interrupts = <0x29 0x08 0x29 0x00>;
		interrupt-parent = <0x1b>;
		status = "okay";
		phandle = <0xc7>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0x00 0x82c30000 0x00 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0x00 0x80020000 0x00 0x1000>;
	};

	fingerprint {
		pinctrl-4 = <0xfc>;
		debounce = <0x08 0x00>;
		pinctrl-names = "miso_pull_up\0miso_pull_disable\0miso_as_gpio\0miso_as_spi_mi\0mosi_as_spi_mo\0mosi_as_gpio\0finger_sd_low\0finger_sd_high\0finger_cs_as_spi_cs\0finger_cs_as_gpio\0finger_rst_low\0finger_rst_high\0finger_power_low\0finger_power_high\0finger_eint\0finger_clk_as_spi_clk\0finger_clk_as_gpio\0default";
		pinctrl-12 = <0x104>;
		pinctrl-2 = <0xfa>;
		pinctrl-10 = <0x102>;
		pinctrl-0 = <0xf8>;
		pinctrl-9 = <0x101>;
		gpio-irq = <0x08>;
		pinctrl-17 = <0x109>;
		interrupts = <0x08 0x02 0x08 0x00>;
		pinctrl-7 = <0xff>;
		pinctrl-15 = <0x107>;
		interrupt-parent = <0x1b>;
		pinctrl-5 = <0xfd>;
		pinctrl-13 = <0x105>;
		pinctrl-3 = <0xfb>;
		compatible = "mediatek,fingerprint";
		pinctrl-11 = <0x103>;
		pinctrl-1 = <0xf9>;
		status = "okay";
		phandle = <0xc3>;
		gpio-irq-std = <0x1b 0x08 0x00>;
		pinctrl-8 = <0x100>;
		gpio-rst-std = <0x1b 0x19 0x00>;
		pinctrl-16 = <0x108>;
		pinctrl-6 = <0xfe>;
		pinctrl-14 = <0x106>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	seninf6@1a045000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a045000 0x00 0x1000>;
	};

	ufshci@11270000 {
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		clock-names = "ufs0-clock\0ufs0-unipro-clk\0ufs0-mp-clk\0ufs0-aes-clk";
		mediatek,rpm-enable = <0x01>;
		lanes-per-direction = <0x01>;
		mediatek,auto-hibern8-timer = <0x0a>;
		interrupts = <0x00 0x50 0x08>;
		clocks = <0x15 0x4f 0x15 0x3e 0x15 0x40 0x15 0x50>;
		mediatek,rpm-level = <0x03>;
		compatible = "mediatek,ufshci";
		vcc-fixed-regulator;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,spm_sw_mode;
		reg = <0x00 0x11270000 0x00 0x2300>;
		phandle = <0xa3>;
		vcc-supply = <0x14>;
		mediatek,spm-level = <0x03>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0x00 0x870b0000 0x00 0x1000>;
	};

	mt_soc_dl1_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_awb";
	};

	mt_soc_ul2_pcm {
		compatible = "mediatek,mt_soc_pcm_capture2";
	};

	fdvt@1502b000 {
		clock-names = "FD_CLK_IMG_FDVT";
		interrupts = <0x00 0x10d 0x08>;
		clocks = <0x49 0x07>;
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	cam2@1a004000 {
		interrupts = <0x00 0xfe 0x08>;
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a004000 0x00 0x2000>;
	};

	wpe_b@1502d000 {
		clock-names = "WPE_CLK_IMG_WPE_B";
		interrupts = <0x00 0x112 0x08>;
		clocks = <0x49 0x02>;
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x1502d000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0x00 0x87090000 0x00 0x1000>;
	};

	accdet {
		headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
		headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x800 0x20 0x44>;
		accdet-mic-vol = <0x06>;
		headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
		headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
		headset-eint-level-pol = <0x08>;
		compatible = "mediatek,pmic-accdet";
		status = "okay";
		phandle = <0xae>;
		accdet-mic-mode = <0x01>;
		accdet-plugout-debounce = <0x01>;
	};

	usb3@11200000 {
		phy-cells = <0x01>;
		phy-names = "port0_phy";
		clock-names = "sys_ck\0rel_clk";
		reg-names = "mac\0ippc";
		interrupts = <0x00 0x48 0x08>;
		clocks = <0x15 0x5b 0x15 0x3e>;
		extcon = <0x44>;
		compatible = "mediatek,mt6771-mtu3";
		interrupt-names = "ssusb_mac";
		phys = <0x43 0x00>;
		reg = <0x00 0x11201000 0x00 0x3000 0x00 0x11203e00 0x00 0x100>;
		phandle = <0x9f>;
		dr_mode = "otg";
	};

	mc_vmmu@16028000 {
		compatible = "mediatek,mc_vmmu";
		reg = <0x00 0x16028000 0x00 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0x00 0x80110000 0x00 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0x00 0x850b4000 0x00 0x1000>;
	};

	als {
		phandle = <0xce>;
	};

	mipi_rx_ana_csi1a@11c82000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0x00 0x11c82000 0x00 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0x00 0x82ce0000 0x00 0x1000>;
	};

	dip6@15027000 {
		compatible = "mediatek,dip6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6771-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
	};

	mt_soc_tdmrx_pcm {
		compatible = "mediatek,mt_soc_tdm_capture";
	};

	mcucfg@0c530000 {
		interrupts = <0x00 0x00 0x08>;
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x1000>;
	};

	chosen {
		atag,videolfb-fps = <0x1770>;
		atag,two_sec_reboot = [30];
		atag,imix_r = <0x5c000000>;
		non_secure_sram = <0xa01200 0x600000>;
		atag,mem = <0x6000000 0x2004254 0x00 0x00 0x00 0x00 0x6000000 0x2004254 0x00 0x00 0x00 0x00>;
		linux,initrd-end = <0x551384c6>;
		atag,videolfb-fb_base_l = "^`P";
		atag,fg_swocv_i = [2d 37];
		atag,videolfb-islcm_inited = <0x00>;
		bootargs = "console=tty0 console=ttyS1,921600n1 vmalloc=400M slub_debug=OFZPU swiotlb=noforce page_owner=on cgroup.memory=nosocket,nokmem androidboot.hardware=mt6771 firmware_class.path=/vendor/firmware loop.max_part=7 has_battery_removed=0 androidboot.boot_devices=bootdevice,11230000.mmc root=/dev/ram root=PARTUUID=a4da8f1b-fe07-433b-95cb-84a5f23e477b androidboot.verifiedbootstate=orange bootopt=64S3,32N2,64N2 buildvariant=user androidboot.atm=disabled androidboot.meta_log_disable=0 printk.disable_uart=1 bootprof.pl_t=4792 bootprof.lk_t=7495 bootprof.logo_t=848 androidboot.serialno=TITANNEA00006601 androidboot.bootreason=reboot gpt=1 usb2jtag_mode=0 mrdump_ddrsv=yes mrdump_cb=0x11e000,0x2000 androidboot.dtb_idx=0 androidboot.dtbo_idx=0";
		atag,videolfb-lcmname = "nt35595_fhd_dsi_cmd_truly_nt50358_drv";
		atag,videolfb-fb_base_h = <0x00>;
		ccci,modem_info_v2 = <0x5e9d 0x00 0x780b0000 0x00 0x3000000 0x19000000 0x1000000 0x00 0x00 0x00 0x00 0x00>;
		atag,boot = <0x3000000 0x2080041 0x00 0x1000000>;
		kaslr-seed = <0x00 0x00>;
		atag,masp = <0x16000000 0x66080041 0x11000000 0x22000000 0x00 0x00 0x77ef4e47 0xfa43d0c0 0xfe9b7a6c 0xa6a9ba3c 0x31413532 0x41333637 0x43423132 0x43343538 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		plat_dbg_info,key = <0xd8a3 0xe31c 0x00>;
		plat_dbg_info,base = <0x11d80c 0x11d84c 0x00>;
		atag,fg_swocv_v = [34 33 38 34 33];
		plat_dbg_info,max = <0x03>;
		atag,devinfo = <0xc8000000 0x400 0x00 0x00 0x00 0x510000 0x1000000 0x42000000 0x2000025 0x88070000 0x88070000 0x400ab56 0x60000000 0x177d2d06 0x9217658d 0x2890a837 0xabbf0da7 0x00 0xca0000 0x88070000 0x88070000 0x88070000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88070000 0x00 0x2000000 0x00 0x7d400300 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88070000 0x00 0x00 0x00 0x00 0x88070000 0x88070000 0xeeeeeeee 0x50004200 0x1fbffee3 0x8f478f47 0x1fbffee3 0xaaf2ffa3 0xce4be247 0xeedcfee3 0x2a41fee3 0xd44ba24b 0x710ffee3 0x00 0x00 0x00 0x00 0x6635b6ee 0x14000000 0x79bfee3 0xd447a247 0xd6efee3 0x00 0x00 0x00 0x00 0x00 0x00 0x88070000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88070000 0x88070000 0x6b4e9f02 0x5101de9f 0xc02a56a9 0x38f79e73 0x22845c6b 0x4408df8b 0x88 0x10102900 0x14000000 0x00 0x00 0x00 0x00 0xe6dd1900 0x00 0xb8e64073 0x4073 0x00 0x00 0x00 0x40000000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x00 0x00 0x00 0x00 0x00 0x00 0xf8fdc500 0xf8e07868 0x00 0x00 0x00 0x00 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x88070000 0x8db4e37b 0xa9234b5d 0x443e7fd6 0x44b7eb3e 0xf1f6bcfe 0xa3df7221 0x8565331d 0x9237a3b8>;
		atag,agold_hw = <0x41363151 0x77657274 0x79343600 0x00 0x00 0x00 0x00 0x00 0x6175746f 0x5f646574 0x65637400 0x00 0x00 0x00 0x00 0x00 0x6175746f 0x5f646574 0x65637400 0x00 0x00 0x00 0x00 0x00 0x44454641 0x554c5400 0x00 0x00 0x00 0x00 0x00 0x00 0x44454641 0x554c5400 0x00 0x00 0x00 0x00 0x00 0x00 0x30303030 0x30303030 0x30303030 0x30303030 0x30303030 0x30303030 0x30303030 0x30303000 0x53616d73 0x756e675f 0x4b4d3356 0x36303031 0x434d5f42 0x3730355f 0x31363338 0x342b3332>;
		linux,initrd-start = <0x55000000>;
		phandle = <0x4e>;
		atag,ptp = <0x6000000 0x8004154 0x00 0x00 0x00 0x00>;
		log_store = <0xdf1100 0x10000>;
		plat_dbg_info,size = <0x40 0x18 0x00>;
		atag,boot_voltage = <0x34333830>;
		atag,videolfb-islcmfound = <0x01>;
		atag,videolfb-vramSize = <0x17bb000>;
		atag,mdinfo = <0x3000000 0x6080041 0x00>;
		atag,videolfb = <0x347e 0x00 0x1000000 0x81170000 0xbc01 0x41363151 0x77657274 0x79343600 0x2000025>;
		atag,shutdown_time = [30];
		ram_console = <0xd01100 0x80000 0x1000000 0xc00e0000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0x00 0x87830000 0x00 0x1000>;
	};

	mtk-btcvsd-snd@18000000 {
		interrupts = <0x00 0x120 0x08>;
		mediatek,offset = <0xf00 0x800 0xfd0 0xfd4 0xfd8>;
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18000000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		phandle = <0x45>;
		mediatek,infracfg = <0x15>;
	};

	mali_tb@1307f000 {
		compatible = "mediatek,mali_tb";
		reg = <0x00 0x1307f000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11221000 0x00 0xc000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0x00 0x80206000 0x00 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0x00 0x12000000 0x00 0x1000>;
	};

	scp_clk_ctrl@105c4000 {
		compatible = "mediatek,scp_clk_ctrl";
		reg = <0x00 0x105c4000 0x00 0x1000>;
	};

	mt_soc_voip_bt_out {
		compatible = "mediatek,mt_soc_pcm_dl1_bt";
	};

	serial@11003000 {
		clock-names = "baud\0bus";
		interrupts = <0x00 0x5c 0x08>;
		clocks = <0x2c 0x15 0x16>;
		dma-names = "tx\0rx";
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		phandle = <0x96>;
		dmas = <0x41 0x02 0x41 0x03>;
	};

	mt_soc_voice_md2 {
		compatible = "mediatek,mt_soc_pcm_voice_md2";
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x44>;
	};

	scp_timer@105c3000 {
		compatible = "mediatek,scp_timer";
		reg = <0x00 0x105c3000 0x00 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0x00 0x82800000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		interrupts = <0x00 0x9d 0x08>;
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0x00 0x80250000 0x00 0x1000>;
	};

	scp_uart@105c9000 {
		compatible = "mediatek,scp_uart";
		reg = <0x00 0x105c9000 0x00 0x1000>;
	};

	cam4@1a008000 {
		interrupts = <0x00 0x100 0x08>;
		compatible = "mediatek,cam4";
		reg = <0x00 0x1a008000 0x00 0x2000>;
	};

	type_c_port0 {
		mt6370pd,intr_gpio = <0x1b 0x29 0x00>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,rp_level = <0x00>;
		tcpc-dual,supported_modes = <0x00>;
		mt-tcpc,role_def = <0x04>;
		phandle = <0xd9>;
		mt6370pd,intr_gpio_num = <0x29>;
		mt-tcpc,vconn_supply = <0x01>;

		dpm_caps {
			pr_check = <0x00>;
			attemp_discover_id;
			local_vconn_supply;
			local_usb_comm;
			attemp_enter_dp_mode;
			local_dr_power;
			pr_check_gp_source;
			local_no_suspend;
			dr_check = <0x00>;
			attemp_discover_cable;
			local_dr_data;
		};

		pd-data {
			pd,charging_policy = <0x21>;
			pd,pid = <0x5081>;
			pd,source-cap-ext = <0x171129cf 0x00 0x102 0x00 0x00 0x2000000>;
			pd,vid = <0x29cf>;
			pd,mfrs = "RichtekTCPC";
			pd,id-vdo-size = <0x03>;
			pd,source-pdo-size = <0x01>;
			pd,id-vdo-data = <0xd10029cf 0x00 0x10000>;
			bat,nr = <0x01>;
			pd,source-pdo-data = <0x19032>;
			pd,sink-pdo-size = <0x02>;
			pd,sink-pdo-data = <0x190c8 0xc0761e3c>;
			pd,country_nr = <0x00>;

			bat-info0 {
				bat,pid = <0x1711>;
				bat,design_cap = <0xbb8>;
				bat,vid = <0x29cf>;
				bat,mfrs = "bat1";
			};
		};
	};

	infracfg_ao@10001000 {
		interrupts = <0x00 0x96 0x01>;
		#clock-cells = <0x01>;
		compatible = "mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0x15>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0x00 0x12001000 0x00 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0x00 0xf0910000 0x00 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	mdp_wdma@14006000 {
		clock-names = "MDP_WDMA";
		interrupts = <0x00 0xe0 0x08>;
		clocks = <0x2f 0x2a>;
		compatible = "mediatek,mdp_wdma";
		reg = <0x00 0x14006000 0x00 0x1000>;
		phandle = <0x36>;
	};

	smi_larb6@1a001000 {
		clock-names = "mtcmos-cam\0gals-cam2mm\0cam-larb6";
		clocks = <0x2e 0x09 0x2f 0x09 0x4a 0x01>;
		mediatek,smi-id = <0x06>;
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
	};

	msdc@11230000 {
		clk_src = [01];
		pinctl_hs400 = <0x12>;
		clock-names = "msdc0-clock\0msdc0-hclock";
		mmc-hs200-1_8v;
		bus-width = <0x08>;
		non-removable;
		mmc-hs400-1_8v;
		interrupts = <0x00 0x4d 0x08>;
		clocks = <0x15 0x20 0x15 0x1d>;
		bootable;
		vmmc-supply = <0x14>;
		index = [00];
		hw_dvfs = [00];
		mmc-ddr-1_8v;
		compatible = "mediatek,msdc";
		status = "okay";
		pinctl = <0x12>;
		reg = <0x00 0x11230000 0x00 0x10000>;
		phandle = <0x3c>;
		max-frequency = <0xbebc200>;
		pinctl_hs200 = <0x12>;
		cap-mmc-highspeed;
		register_setting = <0x13>;
		host_function = [00];

		msdc0@default {
			phandle = <0x12>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x13>;
		};
	};

	smi_larb3@1a002000 {
		clock-names = "mtcmos-cam\0gals-ipu12mm\0cam-larb3";
		clocks = <0x2e 0x09 0x2f 0x07 0x4a 0x0a>;
		mediatek,smi-id = <0x03>;
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
	};

	mt_soc_mrgrx_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx";
	};

	mobicore {
		interrupts = <0x00 0x130 0x01>;
		compatible = "trustonic,mobicore";
	};

	md_attr_node {
		mediatek,md_product_name_model_id = <0xf0f0f0f>;
		compatible = "mediatek,md_attr_node";
		mediatek,md_drdi_rf_set_idx = <0xf0f0f0f>;
	};

	aw22xxx_led3 {
		compatible = "awinic,aw22xxx_led3";
		phandle = <0xac>;
	};

	avc_vld@16023000 {
		compatible = "mediatek,avc_vld";
		reg = <0x00 0x16023000 0x00 0x1000>;
	};

	vld2@16027800 {
		compatible = "mediatek,vld2";
		reg = <0x00 0x16027800 0x00 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a044000 0x00 0x1000>;
	};

	iocfg_7@11f30000 {
		compatible = "mediatek,iocfg_7\0syscon";
		reg = <0x00 0x11f30000 0x00 0x1000>;
		phandle = <0x26>;
	};

	venc_jpg@17030000 {
		clock-names = "MT_CG_VENC_JPGENC";
		interrupts = <0x00 0xf9 0x08>;
		clocks = <0x48 0x03>;
		compatible = "mediatek,venc_jpg";
		reg = <0x00 0x17030000 0x00 0x1000>;
	};

	smart_pa {
		interrupts = <0x17 0x08 0x17 0x00>;
		interrupt-parent = <0x1b>;
		status = "okay";
		phandle = <0xd2>;
	};

	i2c@1101a000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x07>;
		interrupts = <0x00 0x58 0x08>;
		clocks = <0x15 0x63 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x1101a000 0x00 0x1000 0x00 0x11000680 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x5d>;

		ccu_sensor_i2c_7_hw@43 {
			compatible = "mediatek,ccu_sensor_i2c_7_hw";
			status = "okay";
			reg = <0x43>;
			phandle = <0x146>;
		};
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0x00 0x84000000 0x00 0x1000>;
	};

	cam1@1a003000 {
		interrupts = <0x00 0xfd 0x08>;
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a003000 0x00 0x1000>;
	};

	mp2_ca15m_config@0c532000 {
		compatible = "mediatek,mp2_ca15m_config";
		reg = <0x00 0xc532000 0x00 0x1000>;
	};

	mcu_misc1cfg@0c530800 {
		compatible = "mediatek,mcu_misc1cfg";
		reg = <0x00 0xc530800 0x00 0x1000>;
	};

	md1_sim2_hot_plug_eint {
		debounce = <0x01 0x186a0>;
		interrupts = <0x01 0x08>;
		src_pin = <0x01 0x02>;
		compatible = "mediatek,md1_sim2_hot_plug_eint-eint";
		sockettype = <0x01 0x00>;
		status = "okay";
		phandle = <0xd4>;
		dedicated = <0x01 0x00>;
	};

	pmu {
		interrupts = <0x01 0x07 0x08>;
		interrupt-parent = <0x11>;
		compatible = "arm,armv8-pmuv3";
	};

	pah8011 {
		interrupts = <0x42 0x01 0x42 0x00>;
		interrupt-parent = <0x1b>;
		compatible = "mediatek,heartrate";
		status = "okay";
		phandle = <0xa7>;
	};

	vld_top@16021800 {
		compatible = "mediatek,vld_top";
		reg = <0x00 0x16021800 0x00 0x1000>;
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x00>;
			enable-method = "psci";
			phandle = <0x09>;
		};

		cpu@103 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x103>;
			enable-method = "psci";
			phandle = <0x10>;
		};

		cpu@101 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x101>;
			enable-method = "psci";
			phandle = <0x0e>;
		};

		idle-states {
			entry-method = "arm,psci";

			mcdi-cluster {
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				arm,psci-suspend-param = <0x1010001>;
				compatible = "arm,idle-state";
				phandle = <0x04>;
				min-residency-us = <0x4b0>;
			};

			dpidle {
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				arm,psci-suspend-param = <0x1010004>;
				compatible = "arm,idle-state";
				phandle = <0x07>;
				min-residency-us = <0x7d0>;
			};

			standby {
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				arm,psci-suspend-param = <0x01>;
				compatible = "arm,idle-state";
				phandle = <0x02>;
				min-residency-us = <0x4b0>;
			};

			suspend {
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				arm,psci-suspend-param = <0x1010005>;
				compatible = "arm,idle-state";
				phandle = <0x08>;
				min-residency-us = <0x7d0>;
			};

			sodi {
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				arm,psci-suspend-param = <0x1010002>;
				compatible = "arm,idle-state";
				phandle = <0x05>;
				min-residency-us = <0x7d0>;
			};

			sodi3 {
				entry-latency-us = <0x320>;
				exit-latency-us = <0x3e8>;
				arm,psci-suspend-param = <0x1010003>;
				compatible = "arm,idle-state";
				phandle = <0x06>;
				min-residency-us = <0x7d0>;
			};

			mcdi-cpu {
				entry-latency-us = <0x258>;
				exit-latency-us = <0x258>;
				arm,psci-suspend-param = <0x10001>;
				compatible = "arm,idle-state";
				phandle = <0x03>;
				min-residency-us = <0x4b0>;
			};
		};

		cpu@003 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x03>;
			enable-method = "psci";
			phandle = <0x0c>;
		};

		cpu-map {

			cluster0 {

				core3 {
					cpu = <0x0c>;
				};

				core1 {
					cpu = <0x0a>;
				};

				core2 {
					cpu = <0x0b>;
				};

				core0 {
					cpu = <0x09>;
				};
			};

			cluster1 {

				core3 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x0e>;
				};

				core2 {
					cpu = <0x0f>;
				};

				core0 {
					cpu = <0x0d>;
				};
			};
		};

		cpu@001 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x01>;
			enable-method = "psci";
			phandle = <0x0a>;
		};

		cpu@102 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x102>;
			enable-method = "psci";
			phandle = <0x0f>;
		};

		cpu@100 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a73";
			reg = <0x100>;
			enable-method = "psci";
			phandle = <0x0d>;
		};

		cpu@002 {
			clock-frequency = <0x8b799100>;
			cpu-idle-states = <0x02 0x03 0x04 0x05 0x06 0x07 0x08>;
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x02>;
			enable-method = "psci";
			phandle = <0x0b>;
		};
	};

	remote {
		compatible = "mediatek,remote";
		phandle = <0xa9>;
	};

	pwrap_p2p@1005e000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	dip5@15026000 {
		compatible = "mediatek,dip5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	vp6@16027000 {
		compatible = "mediatek,vp6";
		reg = <0x00 0x16027000 0x00 0x1000>;
	};

	__symbols__ {
		i2c3 = "/i2c@1100f000";
		rt5081_pd = "/rt5081_pd_eint";
		msdc0_pins_default = "/msdc@11230000/msdc0@default";
		pwrap = "/pwrap@1000d000";
		iocfg_7 = "/iocfg_7@11f30000";
		usb_phy_tuning = "/usb_phy_tuning";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mdp_tdshp = "/mdp_tdshp@14007000";
		dynamic_options = "/dynamic_options";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vsim2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim2";
		rt5081_pmu_eint = "/rt5081_pmu_eint";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		touch = "/touch";
		spi2 = "/spi2@11012000";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		SODI = "/cpus/idle-states/sodi";
		scpsys = "/scpsys@10001000";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		SODI3 = "/cpus/idle-states/sodi3";
		i2c1 = "/i2c@11011000";
		hwrng = "/hwrng";
		iocfg_5 = "/iocfg_5@11d20000";
		lk_charger = "/lk_charger";
		charger = "/charger";
		cpu7 = "/cpus/cpu@103";
		spi0 = "/spi0@1100a000";
		clk32k = "/clocks/clk32k";
		touch_pad = "/touch_pad";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		camsys = "/camsys@1a000000";
		audio = "/audio@11220000";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		wifi = "/wifi@180f0000";
		gpio = "/gpio@10005000";
		mdp_rdma0 = "/mdp_rdma0@14001000";
		ipu_conn = "/ipu_conn@19000000";
		iocfg_3 = "/iocfg_3@11e90000";
		bat_gm30 = "/battery";
		apuart1 = "/serial@11003000";
		irq_nfc = "/irq_nfc";
		cpu5 = "/cpus/cpu@101";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mdp_aal = "/mdp_aal@1401b000";
		mcu = "/mcu";
		usb_c_pinctrl = "/usb_c_pinctrl";
		clk26m = "/clocks/clk26m";
		i2c8 = "/i2c@1101b000";
		irtx_pwm = "/irtx_pwm";
		mfgcfg = "/mfgcfg@13000000";
		vdec_gcon = "/vdec_gcon@16000000";
		aw22xxx_led4 = "/aw22xxx_led4";
		sysirq = "/intpol-controller@0c530620";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		iocfg_1 = "/iocfg_1@11e80000";
		mt6370_pmu = "/mt6370_pmu_dts";
		gce_mbox = "/gce_mbox@10238000";
		disp_aal0 = "/disp_aal0@14010000";
		mt6358_misc = "/pwrap@1000d000/mt6358-pmic/mt6358_misc";
		ufshci = "/ufshci@11270000";
		msdc1_pins_default = "/msdc@11240000/msdc1@default";
		mdp_wdma = "/mdp_wdma@14006000";
		cpu3 = "/cpus/cpu@003";
		nfc = "/nfc";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		msdc1_register_setting_default = "/msdc@11240000/msdc1@register_default";
		i2c6 = "/i2c@11005000";
		i2c_common = "/i2c_common";
		lepton_spi = "/lepton_spi";
		gic = "/interrupt-controller@0c000000";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		ipu1 = "/ipu1@19280000";
		imgsys = "/imgsys@15020000";
		aw22xxx_led2 = "/aw22xxx_led2";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		msdc0_register_setting_default = "/msdc@11230000/msdc0@register_default";
		lepton = "/lepton";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		smi_larb0 = "/smi_larb0@14017000";
		spi5 = "/spi5@11019000";
		flashlight_core = "/flashlight_core";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		cpu1 = "/cpus/cpu@001";
		i2c11 = "/i2c@11016000";
		flashlights_mt6370 = "/flashlights_mt6370";
		mdp_rsz1 = "/mdp_rsz1@14004000";
		msdc0 = "/msdc@11230000";
		otg_iddig = "/otg_iddig";
		apdma = "/dma-controller@11000780";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mdp_ccorr = "/mdp_ccorr@1401c000";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		i2c4 = "/i2c@11008000";
		xhci0 = "/usb3_xhci@11200000";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		consys = "/consys@18070000";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		hall_1 = "/hall_1";
		usb0phy = "/usb0phy@11f40000";
		STANDBY = "/cpus/idle-states/standby";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsim1";
		mt6370_typec = "/type_c_port0";
		usb_boost = "/usb_boost_manager";
		debussy = "/debussy";
		memory_ssmr_features = "/memory-ssmr-features";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		SUSPEND = "/cpus/idle-states/suspend";
		spi3 = "/spi3@11013000";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		msdc1_pins_sdr50 = "/msdc@11240000/msdc1@sdr50";
		pd_adapter = "/pd_adapter";
		i2c2 = "/i2c@11009000";
		pmic = "/pwrap@1000d000/mt6358-pmic/mt-pmic";
		mrdump_ext_rst = "/mrdump_ext_rst";
		keypad = "/kp@10010000";
		iocfg_6 = "/iocfg_6@11c50000";
		dbmdx = "/dbmdx";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		clk_null = "/clocks/clk_null";
		timer = "/timer";
		pwraph = "/pwraphal@";
		msdc1_ins = "/msdc1_ins";
		odm = "/odm";
		spi1 = "/spi1@11010000";
		mse = "/mse";
		reserved_memory = "/reserved-memory";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		msdc1_pins_ddr50 = "/msdc@11240000/msdc1@ddr50";
		i2c0 = "/i2c@11007000";
		mhl = "/mhl@0";
		ipu_adl = "/ipu_adl@19010000";
		gyro = "/gyro";
		mdp_rdma1 = "/mdp_rdma1@14002000";
		iocfg_4 = "/iocfg_4@11d30000";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		apuart2 = "/serial@11004000";
		cpu6 = "/cpus/cpu@102";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		audgpio = "/mt_soc_dl1_pcm@11220000";
		mtkfb = "/mtkfb@0";
		rt9465_slave_chr = "/rt9465_slave_chr";
		i2c9 = "/i2c@11014000";
		fingerprint = "/fingerprint";
		gpio_usage_mapping = "/gpio";
		mmsys_config = "/mmsys_config@14000000";
		disp_mutex = "/disp_mutex@14016000";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		eint = "/apirq@1000b000";
		accdet = "/accdet";
		als = "/als";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		usb0 = "/usb3@11200000";
		iocfg_2 = "/iocfg_2@11e70000";
		mdp_wrot0 = "/mdp_wrot0@14005000";
		chosen = "/chosen";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		apuart0 = "/serial@11002000";
		cpu4 = "/cpus/cpu@100";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		msdc1_pins_sdr104 = "/msdc@11240000/msdc1@sdr104";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		extcon_usb = "/extcon_usb";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		venc = "/venc@17020000";
		i2c7 = "/i2c@1101a000";
		cpu_dbgapb = "/cpu_dbgapb@0d410000";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		topckgen = "/topckgen@10000000";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		venc_gcon = "/venc_gcon@17000000";
		apmixed = "/apmixed@1000c000";
		aw22xxx_led3 = "/aw22xxx_led3";
		smart_pa = "/smart_pa";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		auxadc = "/auxadc@11001000";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		iocfg_0 = "/iocfg_0@11f20000";
		pio = "/1000b000.pinctrl";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		pah8011 = "/pah8011";
		remote = "/remote";
		cpu2 = "/cpus/cpu@002";
		DPIDLE = "/cpus/idle-states/dpidle";
		tcpc_pd = "/mt6370_pd_eint";
		msdc1 = "/msdc@11240000";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		i2c5 = "/i2c@11017000";
		btcvsd_snd = "/mtk-btcvsd-snd@18000000";
		ipu0 = "/ipu0@19180000";
		aw22xxx_led1 = "/aw22xxx_led1";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		dsi_te = "/dsi_te";
		spi4 = "/spi4@11018000";
		mdcldma = "/mdcldma@10014000";
		scp = "/scp@10500000";
		infracfg_ao = "/infracfg_ao@10001000";
		cpu0 = "/cpus/cpu@000";
		mt_charger = "/mt_charger";
		i2c10 = "/i2c@11015000";
		radio_md_cfg = "/radio_md_cfg";
		mdp_rsz0 = "/mdp_rsz0@14003000";
		disp_color0 = "/disp_color0@1400e000";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0x00 0x803b0000 0x00 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0x00 0x87620000 0x00 0x1000>;
	};

	gpio@10005000 {
		gpio_init_default = <0x00 0x00 0x00 0x00 0x01 0x01 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x01 0x02 0x00 0x00 0x00 0x01 0x01 0x01 0x03 0x00 0x00 0x00 0x01 0x01 0x01 0x04 0x00 0x00 0x00 0x01 0x01 0x00 0x05 0x00 0x00 0x00 0x01 0x01 0x00 0x06 0x00 0x00 0x00 0x01 0x01 0x00 0x07 0x00 0x00 0x00 0x01 0x00 0x00 0x08 0x00 0x00 0x00 0x01 0x01 0x00 0x09 0x00 0x00 0x00 0x01 0x01 0x00 0x0a 0x00 0x00 0x00 0x01 0x01 0x00 0x0b 0x03 0x00 0x00 0x01 0x01 0x00 0x0c 0x03 0x00 0x00 0x01 0x01 0x00 0x0d 0x00 0x00 0x00 0x00 0x00 0x00 0x0e 0x02 0x01 0x00 0x00 0x00 0x00 0x0f 0x02 0x01 0x00 0x00 0x00 0x00 0x10 0x02 0x01 0x00 0x01 0x00 0x00 0x11 0x00 0x01 0x00 0x00 0x00 0x00 0x12 0x00 0x01 0x00 0x00 0x00 0x00 0x13 0x00 0x01 0x00 0x00 0x00 0x00 0x14 0x00 0x00 0x00 0x01 0x00 0x00 0x15 0x00 0x01 0x00 0x00 0x00 0x00 0x16 0x00 0x01 0x00 0x00 0x00 0x00 0x17 0x00 0x00 0x00 0x01 0x00 0x00 0x18 0x00 0x01 0x00 0x00 0x00 0x00 0x19 0x00 0x01 0x00 0x00 0x00 0x00 0x1a 0x00 0x00 0x00 0x00 0x00 0x00 0x1b 0x00 0x00 0x00 0x01 0x00 0x00 0x1c 0x00 0x01 0x01 0x01 0x00 0x00 0x1d 0x01 0x01 0x00 0x00 0x00 0x00 0x1e 0x01 0x00 0x00 0x01 0x01 0x00 0x1f 0x01 0x00 0x00 0x01 0x01 0x00 0x20 0x01 0x00 0x00 0x01 0x01 0x00 0x21 0x01 0x00 0x00 0x01 0x01 0x00 0x22 0x01 0x00 0x00 0x01 0x01 0x00 0x23 0x01 0x00 0x00 0x01 0x01 0x00 0x24 0x01 0x01 0x00 0x00 0x00 0x00 0x25 0x01 0x01 0x00 0x00 0x00 0x00 0x26 0x01 0x01 0x00 0x00 0x00 0x00 0x27 0x01 0x01 0x00 0x00 0x00 0x00 0x28 0x01 0x00 0x00 0x01 0x01 0x00 0x29 0x00 0x00 0x00 0x01 0x01 0x00 0x2a 0x00 0x01 0x00 0x00 0x00 0x00 0x2b 0x01 0x01 0x00 0x00 0x00 0x00 0x2c 0x01 0x00 0x00 0x01 0x00 0x00 0x2d 0x01 0x01 0x00 0x00 0x00 0x00 0x2e 0x01 0x00 0x00 0x01 0x01 0x00 0x2f 0x01 0x00 0x00 0x01 0x01 0x00 0x30 0x01 0x00 0x00 0x01 0x01 0x00 0x31 0x01 0x00 0x00 0x01 0x01 0x00 0x32 0x01 0x00 0x00 0x01 0x01 0x00 0x33 0x01 0x00 0x00 0x01 0x01 0x00 0x34 0x01 0x01 0x00 0x01 0x00 0x00 0x35 0x01 0x01 0x00 0x01 0x00 0x00 0x36 0x01 0x00 0x00 0x01 0x00 0x00 0x37 0x01 0x01 0x00 0x01 0x00 0x00 0x38 0x01 0x01 0x00 0x01 0x00 0x00 0x39 0x01 0x01 0x00 0x01 0x00 0x00 0x3a 0x00 0x00 0x00 0x01 0x00 0x00 0x3b 0x01 0x00 0x00 0x01 0x00 0x00 0x3c 0x01 0x00 0x00 0x01 0x00 0x00 0x3d 0x01 0x00 0x00 0x01 0x00 0x00 0x3e 0x01 0x00 0x00 0x01 0x00 0x00 0x3f 0x01 0x00 0x00 0x01 0x00 0x00 0x40 0x01 0x00 0x00 0x01 0x00 0x00 0x41 0x00 0x01 0x00 0x00 0x00 0x00 0x42 0x00 0x00 0x00 0x01 0x00 0x00 0x43 0x00 0x01 0x01 0x01 0x01 0x00 0x44 0x00 0x01 0x00 0x00 0x00 0x00 0x45 0x01 0x01 0x00 0x01 0x00 0x00 0x46 0x01 0x01 0x00 0x01 0x00 0x00 0x47 0x01 0x01 0x00 0x01 0x00 0x00 0x48 0x01 0x01 0x00 0x01 0x00 0x00 0x49 0x01 0x01 0x00 0x01 0x00 0x00 0x4a 0x00 0x00 0x00 0x00 0x00 0x00 0x4b 0x00 0x00 0x00 0x00 0x00 0x00 0x4c 0x00 0x00 0x00 0x00 0x00 0x00 0x4d 0x01 0x01 0x00 0x01 0x00 0x00 0x4e 0x01 0x01 0x00 0x01 0x00 0x00 0x4f 0x00 0x01 0x01 0x01 0x01 0x00 0x50 0x01 0x00 0x00 0x01 0x00 0x00 0x51 0x01 0x00 0x00 0x01 0x01 0x00 0x52 0x01 0x00 0x00 0x01 0x01 0x00 0x53 0x01 0x00 0x00 0x01 0x01 0x00 0x54 0x01 0x00 0x00 0x01 0x01 0x00 0x55 0x01 0x00 0x00 0x01 0x00 0x00 0x56 0x01 0x01 0x00 0x01 0x00 0x00 0x57 0x01 0x01 0x00 0x01 0x00 0x00 0x58 0x01 0x01 0x00 0x01 0x00 0x00 0x59 0x01 0x00 0x00 0x01 0x00 0x00 0x5a 0x00 0x01 0x00 0x00 0x00 0x00 0x5b 0x01 0x01 0x00 0x00 0x00 0x00 0x5c 0x01 0x01 0x00 0x00 0x00 0x00 0x5d 0x01 0x00 0x00 0x01 0x01 0x00 0x5e 0x01 0x00 0x00 0x01 0x01 0x00 0x5f 0x01 0x00 0x00 0x01 0x01 0x00 0x60 0x01 0x01 0x00 0x00 0x00 0x00 0x61 0x00 0x01 0x00 0x00 0x00 0x00 0x62 0x00 0x01 0x00 0x00 0x00 0x00 0x63 0x00 0x01 0x00 0x00 0x00 0x00 0x64 0x00 0x01 0x00 0x00 0x00 0x00 0x65 0x00 0x01 0x00 0x00 0x00 0x00 0x66 0x00 0x01 0x00 0x00 0x00 0x00 0x67 0x01 0x00 0x00 0x01 0x01 0x00 0x68 0x01 0x00 0x00 0x01 0x01 0x00 0x69 0x01 0x00 0x00 0x01 0x01 0x00 0x6a 0x01 0x00 0x00 0x01 0x01 0x00 0x6b 0x00 0x01 0x00 0x00 0x00 0x00 0x6c 0x00 0x01 0x00 0x00 0x00 0x00 0x6d 0x00 0x01 0x00 0x00 0x00 0x00 0x6e 0x00 0x00 0x00 0x01 0x00 0x00 0x6f 0x00 0x01 0x00 0x00 0x00 0x00 0x70 0x00 0x01 0x00 0x00 0x00 0x00 0x71 0x00 0x00 0x00 0x01 0x00 0x00 0x72 0x00 0x00 0x00 0x01 0x00 0x00 0x73 0x00 0x00 0x00 0x01 0x00 0x00 0x74 0x00 0x00 0x00 0x01 0x00 0x00 0x75 0x00 0x00 0x00 0x01 0x00 0x00 0x76 0x00 0x00 0x00 0x01 0x00 0x00 0x77 0x00 0x00 0x00 0x01 0x00 0x00 0x78 0x00 0x00 0x00 0x01 0x00 0x00 0x79 0x00 0x00 0x00 0x01 0x00 0x00 0x7a 0x01 0x00 0x00 0x01 0x01 0x00 0x7b 0x01 0x00 0x00 0x01 0x01 0x00 0x7c 0x01 0x01 0x00 0x00 0x00 0x00 0x7d 0x01 0x00 0x00 0x01 0x01 0x00 0x7e 0x01 0x00 0x00 0x01 0x01 0x00 0x7f 0x01 0x00 0x00 0x01 0x01 0x00 0x80 0x01 0x00 0x00 0x01 0x01 0x00 0x81 0x01 0x00 0x00 0x01 0x01 0x00 0x82 0x01 0x00 0x00 0x01 0x01 0x00 0x83 0x01 0x00 0x00 0x01 0x00 0x00 0x84 0x01 0x00 0x00 0x01 0x01 0x00 0x85 0x01 0x01 0x01 0x00 0x00 0x00 0x86 0x01 0x00 0x00 0x01 0x00 0x01 0x87 0x01 0x01 0x00 0x00 0x00 0x00 0x88 0x01 0x01 0x00 0x01 0x00 0x00 0x89 0x01 0x01 0x00 0x01 0x00 0x00 0x8a 0x01 0x01 0x00 0x00 0x00 0x00 0x8b 0x01 0x01 0x00 0x01 0x00 0x00 0x8c 0x01 0x00 0x00 0x00 0x00 0x00 0x8d 0x01 0x00 0x00 0x00 0x00 0x00 0x8e 0x01 0x00 0x00 0x00 0x00 0x00 0x8f 0x01 0x00 0x00 0x00 0x00 0x00 0x90 0x01 0x00 0x00 0x01 0x00 0x00 0x91 0x01 0x01 0x01 0x00 0x00 0x00 0x92 0x01 0x00 0x00 0x01 0x00 0x00 0x93 0x01 0x01 0x00 0x00 0x00 0x00 0x94 0x01 0x01 0x00 0x00 0x00 0x00 0x95 0x01 0x01 0x00 0x00 0x00 0x00 0x96 0x00 0x01 0x00 0x00 0x00 0x00 0x97 0x00 0x01 0x00 0x00 0x00 0x00 0x98 0x00 0x01 0x00 0x00 0x00 0x00 0x99 0x00 0x01 0x00 0x00 0x00 0x00 0x9a 0x01 0x01 0x00 0x00 0x00 0x00 0x9b 0x01 0x00 0x00 0x01 0x00 0x00 0x9c 0x04 0x00 0x00 0x01 0x01 0x00 0x9d 0x00 0x01 0x00 0x01 0x00 0x00 0x9e 0x00 0x01 0x00 0x00 0x00 0x00 0x9f 0x00 0x01 0x00 0x00 0x00 0x00 0xa0 0x00 0x01 0x00 0x00 0x00 0x00 0xa1 0x02 0x00 0x00 0x01 0x00 0x00 0xa2 0x02 0x01 0x01 0x00 0x00 0x00 0xa3 0x02 0x01 0x00 0x00 0x00 0x00 0xa4 0x02 0x01 0x00 0x00 0x00 0x00 0xa5 0x00 0x01 0x01 0x00 0x00 0x00 0xa6 0x00 0x01 0x00 0x00 0x00 0x00 0xa7 0x01 0x01 0x00 0x01 0x00 0x00 0xa8 0x01 0x01 0x00 0x01 0x00 0x00 0xa9 0x00 0x01 0x00 0x00 0x00 0x00 0xaa 0x02 0x01 0x00 0x01 0x00 0x00 0xab 0x02 0x01 0x00 0x01 0x00 0x00 0xac 0x02 0x01 0x00 0x01 0x00 0x00 0xad 0x00 0x00 0x00 0x01 0x00 0x00 0xae 0x02 0x00 0x00 0x01 0x00 0x00 0xaf 0x00 0x01 0x00 0x00 0x00 0x00 0xb0 0x00 0x01 0x00 0x00 0x00 0x00 0xb1 0x00 0x01 0x00 0x00 0x00 0x00 0xb2 0x00 0x01 0x00 0x00 0x00 0x00 0xb3 0x00 0x01 0x00 0x00 0x00 0x00 0xb4 0x00 0x00 0x00 0x01 0x00 0x00 0xb5 0x00 0x00 0x00 0x01 0x00 0x00 0xb6 0x00 0x00 0x00 0x01 0x00 0x00 0xb7 0x00 0x00 0x00 0x01 0x00 0x00 0xb8 0x00 0x00 0x00 0x01 0x00 0x00 0xb9 0x00 0x00 0x00 0x01 0x00 0x00 0xba 0x00 0x00 0x00 0x01 0x00 0x00 0xbb 0x00 0x00 0x00 0x01 0x00 0x00 0xbc 0x00 0x00 0x00 0x01 0x00 0x00 0xbd 0x00 0x00 0x00 0x01 0x00 0x00 0xbe 0x00 0x00 0x00 0x01 0x00 0x00 0xbf 0x00 0x00 0x00 0x01 0x00 0x00>;
		compatible = "mediatek,gpio\0syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x1e>;
	};

	scp_gpio@105c8000 {
		compatible = "mediatek,scp_gpio";
		reg = <0x00 0x105c8000 0x00 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0x00 0x850a8000 0x00 0x1000>;
	};

	i2c@1100f000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x03>;
		interrupts = <0x00 0x54 0x08>;
		clocks = <0x15 0x0e 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x11000400 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x59>;

		nfc@08 {
			compatible = "mediatek,nfc";
			status = "okay";
			reg = <0x08>;
			phandle = <0x139>;
		};

		flashlights_lm3643_i2c@63 {
			compatible = "mediatek,flashlights_lm3643_i2c";
			status = "okay";
			reg = <0x63>;
			phandle = <0x138>;
		};
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0x51>;

		mblock-5-atf-log-reserved {
			compatible = "mediatek,atf-log-reserved";
			reg = <0x00 0xbfe00000 0x00 0x40000>;
			no-map;
		};

		mblock-8-ram_console {
			compatible = "mediatek,ram_console";
			reg = <0x00 0x54400000 0x00 0x10000>;
			no-map;
		};

		zone-movable-cma-memory {
			alignment = <0x00 0x10000000>;
			alloc-ranges = <0x00 0xc0000000 0x01 0x80000000>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0xffc00000>;
		};

		mblock-3-log_store {
			compatible = "mediatek,log_store";
			reg = <0x00 0x7ffc0000 0x00 0x40000>;
		};

		mblock-16-ccci {
			compatible = "mediatek,ccci";
			reg = <0x00 0x8c000000 0x00 0x10000000>;
		};

		mblock-4-atf-reserved {
			compatible = "mediatek,atf-reserved";
			reg = <0x00 0x54600000 0x00 0x40000>;
			no-map;
		};

		mblock-14-SCP-reserved {
			compatible = "mediatek,SCP-reserved";
			reg = <0x00 0x9cf00000 0x00 0x600000>;
			no-map;
		};

		reserve-memory-dram_r0_dummy_read {
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x5e900000 0x00 0x196f0000>;
			compatible = "reserve-memory-dram_r0_dummy_read";
			size = <0x00 0x1000>;
		};

		mblock-12-vpu_binary {
			compatible = "mediatek,vpu_binary";
			reg = <0x00 0x9d5f0000 0x00 0x2a10000>;
			no-map;
		};

		mblock-11-framebuffer {
			compatible = "mediatek,framebuffer";
			reg = <0x00 0x7e340000 0x00 0x1bc0000>;
			no-map;
		};

		mblock-17-md_smem_ncache {
			compatible = "mediatek,md_smem_ncache";
			reg = <0x00 0x88000000 0x00 0x100000>;
		};

		mblock-13-SPM-reserved {
			compatible = "mediatek,SPM-reserved";
			reg = <0x00 0x77ff0000 0x00 0x10000>;
			no-map;
		};

		mblock-15-ccci_tag_mem {
			compatible = "mediatek,ccci_tag_mem";
			reg = <0x00 0x9d5e0000 0x00 0x10000>;
		};

		reserve-memory-sspm_share {
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
			compatible = "mediatek,reserve-memory-sspm_share";
			size = <0x00 0x510000>;
			status = <0x6f6b6179>;
			no-map;
		};

		mblock-7-tee-reserved {
			compatible = "mediatek,tee-reserved";
			reg = <0x00 0xedc00000 0x00 0x2400000>;
			no-map;
		};

		zmc-default {
			alignment = <0x00 0x10000000>;
			alloc-ranges = <0x00 0xc0000000 0x01 0x80000000>;
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0xffc00000>;
			status = "disabled";
		};

		mblock-2-dramc-rk1 {
			compatible = "mediatek,dramc-rk1";
			reg = <0x01 0xbffff000 0x00 0x1000>;
			no-map;
		};

		reserve-memory-dram_r1_dummy_read {
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x00 0x2dc00000>;
			compatible = "reserve-memory-dram_r1_dummy_read";
			size = <0x00 0x1000>;
		};

		mblock-1-dramc-rk0 {
			compatible = "mediatek,dramc-rk0";
			reg = <0x00 0xbffff000 0x00 0x1000>;
			no-map;
		};

		mblock-10-minirdump {
			compatible = "mediatek,minirdump";
			reg = <0x00 0x544f0000 0x00 0x10000>;
			no-map;
		};

		consys-reserve-memory {
			alignment = <0x00 0x200000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			compatible = "mediatek,consys-reserve-memory";
			size = <0x00 0x200000>;
			no-map;
		};

		mblock-6-SSPM-reserved {
			compatible = "mediatek,SSPM-reserved";
			reg = <0x00 0x7ff00000 0x00 0xc0000>;
			no-map;
		};

		mblock-18-ccci {
			compatible = "mediatek,ccci";
			reg = <0x00 0x86000000 0x00 0x1600000>;
			no-map;
		};

		reserve-memory-scp_share {
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
			compatible = "mediatek,reserve-memory-scp_share";
			size = <0x00 0x1400000>;
			no-map;
		};

		mblock-9-pstore {
			compatible = "mediatek,pstore";
			reg = <0x00 0x54410000 0x00 0xe0000>;
			no-map;
		};
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0x00 0x83030000 0x00 0x1000>;
	};

	mdp_rdma1@14002000 {
		interrupts = <0x00 0xdb 0x08>;
		compatible = "mediatek,mdp_rdma1";
		reg = <0x00 0x14002000 0x00 0x1000>;
		phandle = <0x32>;
	};

	pmic_clock_buffer_ctrl {
		mediatek,clkbuf-driving-current = <0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff 0xffffffff>;
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		compatible = "mediatek,pmic_clock_buffer";
		status = "okay";
		phandle = <0xca>;
	};

	mt_soc_pcm_voice_usb {
		compatible = "mediatek,mt_soc_pcm_voice_usb";
	};

	mdp_tdshp@14007000 {
		clock-names = "MDP_TDSHP";
		interrupts = <0x00 0xde 0x08>;
		clocks = <0x2f 0x11>;
		compatible = "mediatek,mdp_tdshp";
		reg = <0x00 0x14007000 0x00 0x1000>;
		phandle = <0x37>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0x00 0x80200000 0x00 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0x00 0x850a4000 0x00 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0x00 0x11c81000 0x00 0x1000>;
	};

	spi3@11013000 {
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		interrupts = <0x00 0x82 0x08>;
		clocks = <0x42 0x37 0x42 0x07 0x15 0x3d>;
		compatible = "mediatek,mt6765-spi";
		reg = <0x00 0x11013000 0x00 0x1000>;
		phandle = <0x9b>;
		mediatek,pad-select = <0x00>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0x00 0x803d0000 0x00 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0x00 0x80240000 0x00 0x1000>;
	};

	mt_soc_voip_bt_in {
		compatible = "mediatek,mt_soc_pcm_bt_dai";
	};

	ipu_adl@19010000 {
		#clock-cells = <0x01>;
		compatible = "mediatek,ipu_adl\0syscon";
		reg = <0x00 0x19010000 0x00 0x1000>;
		phandle = <0xb4>;
	};

	mdcldma@10014000 {
		mediatek,cldma_capability = <0x06>;
		clock-names = "scp-sys-md1-main\0infra-cldma-bclk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md";
		interrupts = <0x00 0xad 0x04 0x00 0x97 0x08 0x00 0x98 0x08 0x00 0x11b 0x02>;
		clocks = <0x2e 0x01 0x15 0x37 0x15 0x2e 0x15 0x31 0x15 0x26 0x15 0x27 0x15 0x5d 0x15 0x5e>;
		compatible = "mediatek,mdcldma";
		mediatek,md_id = <0x00>;
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1021b000 0x00 0x1000 0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		phandle = <0x2a>;
	};

	hacc@1000a000 {
		interrupts = <0x00 0xc3 0x08>;
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0x00 0x80050000 0x00 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0x00 0x87810000 0x00 0x1000>;
	};

	sspm@10440000 {
		reg-names = "cfgreg\0mbox0_base\0mbox0_ctrl\0mbox1_base\0mbox1_ctrl\0mbox2_base\0mbox2_ctrl\0mbox3_base\0mbox3_ctrl\0mbox4_base\0mbox4_ctrl";
		interrupts = <0x00 0xd0 0x04 0x00 0xd3 0x04 0x00 0xd4 0x04 0x00 0xd5 0x04 0x00 0xd6 0x04 0x00 0xd7 0x04>;
		compatible = "mediatek,sspm";
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		reg = <0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x08 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x08 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x08 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x08 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x08>;
	};

	seninf_top@1a040000 {
		clock-names = "SCP_SYS_DIS\0SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D3_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
		clocks = <0x2e 0x03 0x2e 0x09 0x4a 0x05 0x42 0x1c 0x42 0x05 0x42 0x1e 0x42 0x28 0x42 0x29 0x2c 0x42 0x65 0x42 0x45 0x42 0x64 0x42 0x60 0x42 0x66 0x42 0x67>;
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	vp8_vld@16026800 {
		compatible = "mediatek,vp8_vld";
		reg = <0x00 0x16026800 0x00 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0x00 0x87890000 0x00 0x1000>;
	};

	aw22xxx_led1 {
		compatible = "awinic,aw22xxx_led1";
		phandle = <0xaa>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	dxcc_sec@10210000 {
		interrupts = <0x00 0xaa 0x04>;
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
	};

	mt_soc_i2s0_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_i2s0_awb";
	};

	iocfg_2@11e70000 {
		compatible = "mediatek,iocfg_2\0syscon";
		reg = <0x00 0x11e70000 0x00 0x1000>;
		phandle = <0x21>;
	};

	dsi0@14014000 {
		interrupts = <0x00 0xec 0x08>;
		compatible = "mediatek,dsi0";
		reg = <0x00 0x14014000 0x00 0x1000>;
	};

	dsi_te {
		interrupts = <0x2c 0x01 0x2c 0x01>;
		interrupt-parent = <0x1b>;
		compatible = "mediatek, DSI_TE-eint";
		status = "okay";
		phandle = <0xb1>;
	};

	btif@1100c000 {
		clock-names = "btifc\0apdmac";
		interrupts = <0x00 0x72 0x08 0x00 0x8b 0x08 0x00 0x8c 0x08>;
		clocks = <0x15 0x1b 0x15 0x2b>;
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000a80 0x00 0x80 0x00 0x11000b00 0x00 0x80>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0x00 0x85030000 0x00 0x1000>;
	};

	i2c@11017000 {
		clock-div = <0x05>;
		mediatek,use-push-pull;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		id = <0x05>;
		interrupts = <0x00 0x85 0x08>;
		clocks = <0x15 0x47 0x15 0x2b 0x15 0x46>;
		#size-cells = <0x00>;
		clock-frequency = <0x33e140>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11017000 0x00 0x1000 0x00 0x11000580 0x00 0x80>;
		phandle = <0x5b>;

		usb_type_c@4e {
			compatible = "mediatek,usb_type_c";
			status = "okay";
			reg = <0x4e>;
			phandle = <0x140>;
		};

		subpmic_pmu@34 {
			compatible = "mediatek,subpmic_pmu";
			status = "okay";
			reg = <0x34>;
			phandle = <0x141>;
		};
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0x00 0x8020c000 0x00 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0x00 0x80340000 0x00 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	mdp_wrot0@14005000 {
		clock-names = "MDP_WROT0";
		interrupts = <0x00 0xdf 0x08>;
		clocks = <0x2f 0x12>;
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x14005000 0x00 0x1000>;
		phandle = <0x35>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0x00 0x87410000 0x00 0x1000>;
	};

	i2c@11014000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma\0arb";
		id = <0x09>;
		interrupts = <0x00 0x83 0x08>;
		clocks = <0x15 0x49 0x15 0x2b 0x15 0x48>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11014000 0x00 0x1000 0x00 0x11000180 0x00 0x80>;
		mediatek,use-open-drain;
		phandle = <0x5f>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0x00 0xf0410000 0x00 0x1000>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0xbc>;
	};

	memory {
		tee_reserved_mem = <0xe0bf 0x00 0x400 0x00>;
		lca_reserved_mem = <0x00 0x00 0x00 0x00>;
		device_type = "memory";
		orig_dram_info = <0x2000000 0x00 0x40 0x00 0x80 0x00 0xc0 0x00 0x00 0x1000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		mblock_info = <0x12000000 0x00 0x40 0x00 0x800 0x00 0x00 0x00 0x884c 0x00 0x7807 0x00 0x00 0x00 0x854 0x00 0x3800 0x00 0x00 0x00 0x5054 0x00 0x1000 0x00 0x00 0x00 0x6454 0x00 0x1c00 0x00 0x00 0x00 0xa054 0x00 0x6000 0x00 0x00 0x00 0x4056 0x00 0x5000 0x00 0x00 0x00 0x905e 0x00 0x6f19 0x00 0x00 0x00 0x78 0x00 0xf405 0x00 0x00 0x00 0x80 0x00 0x06 0x00 0x00 0x00 0x6087 0x00 0xa000 0x00 0x00 0x00 0x1088 0x00 0xf003 0x00 0x00 0x00 0x9c 0x00 0xf000 0x00 0x00 0x00 0x509d 0x00 0xe00 0x00 0x00 0x00 0xa0 0x00 0xe01f 0x00 0x00 0x00 0xe4bf 0x00 0xf01b00 0x00 0x00 0x00 0xc0 0x00 0xc02d 0x00 0x1000000 0x00 0xf0 0x00 0xf0ffcf 0x00 0x1000000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x99999999 0x2000000 0x19000000 0x00 0xf0ffbf 0x00 0x100000 0x00 0x00 0x6472616d 0x632d726b 0x30006472 0x616d632d 0x726b3100 0x6472616d 0x632d726b 0x32006472 0x616d632d 0x726b3300 0x5b455252 0x4f525d20 0x30782578 0x3a0a0020 0x20206d6f 0x64756c65 0x20202020 0x3a203078 0x25780a00 0x2020206c 0x6576656c 0x315f6572 0x723a2030 0x7825780a 0x202020 0x6c657665 0x6c325f65 0x72723a20 0x30782578 0xa002573 0x203a2075 0x73622072 0x00 0xf0ffbf 0x1000000 0x100000 0x00 0x00 0x6472616d 0x632d726b 0x31006472 0x616d632d 0x726b3200 0x6472616d 0x632d726b 0x33005b45 0x52524f52 0x5d203078 0x25783a0a 0x202020 0x6d6f6475 0x6c652020 0x20203a20 0x30782578 0xa002020 0x206c6576 0x656c315f 0x6572723a 0x20307825 0x780a0020 0x20206c65 0x76656c32 0x5f657272 0x3a203078 0x25780a00 0x2573203a 0x20757362 0x20726563 0x65697665 0x2074696d 0x00 0xfc7f 0x00 0x400 0x00 0x1000000 0x6c6f675f 0x73746f72 0x65002573 0x3a647261 0x6d206c6f 0x6720616c 0x6c6f6361 0x74696f6e 0x20657272 0x6f72210a 0x25733a 0x7372616d 0x5f686561 0x64657220 0x30782578 0x2c736967 0x20307825 0x782c2073 0x72616d5f 0x6472616d 0x5f627566 0x66203078 0x25782c20 0x6275665f 0x61646472 0x20307825 0x780a0025 0x733a2064 0x72616d20 0x62756666 0x2066756c 0x6c005b42 0x00 0x6054 0x00 0x400 0x00 0x00 0x6174662d 0x72657365 0x72766564 0x617466 0x5f647261 0x6d5f7265 0x733a3078 0x25782c20 0x73686f75 0x6c643a30 0x7825782c 0x20617373 0x65727421 0xa002f68 0x6f6d6533 0x2f776f72 0x6b2f7265 0x706f2f71 0x5f613631 0x5f72656c 0x65617365 0x2f616c70 0x732f7665 0x6e646f72 0x2f6d6564 0x69617465 0x6b2f7072 0x6f707269 0x65746172 0x792f626f 0x6f746162 0x6c652f62 0x00 0xe0bf 0x00 0x400 0x00 0x00 0x6174662d 0x6c6f672d 0x72657365 0x72766564 0x257320 0x4661696c 0x20746f20 0x67657420 0x73656375 0x7265206d 0x656d6f72 0x79206164 0x64726573 0x730a0025 0x73205b42 0x5d535241 0x4d524f4d 0x20534543 0x5f414444 0x523a3078 0x25782c20 0x5345435f 0x41444452 0x313a3078 0x25782c20 0x5345435f 0x41444452 0x323a3078 0x25780a00 0x5b545a5f 0x5345435f 0x4346475d 0x00 0xf07f 0x00 0xc00 0x00 0x00 0x5353504d 0x2d726573 0x65727665 0x64002573 0x20535350 0x4d207061 0x72742e20 0x6e6f7420 0x666f756e 0x640a0025 0x73205353 0x504d2070 0x6172742e 0x206c6f61 0x64206661 0x696c0a00 0x25732053 0x53504d20 0x70617274 0x6974696f 0x6e206d69 0x7373696e 0x67202d20 0x504d3a30 0x7825782c 0x20444d3a 0x30782578 0x20284030 0x78257829 0xa002573 0x20576172 0x6e696e67 0x00 0xc0ed 0x00 0x4002 0x00 0x00 0x7465652d 0x72657365 0x72766564 0x526573 0x65727665 0x645f7465 0x655f6164 0x64723a20 0x30782578 0x2c207265 0x73657276 0x65645f73 0x697a653a 0x20307825 0x780a0025 0x73207465 0x65617267 0x2e72706d 0x625f6b65 0x795f7072 0x6f677261 0x6d6d6564 0x203a2025 0x640a005b 0x545a5f54 0x4b434f52 0x455d0025 0x73207465 0x65617267 0x2e6e775f 0x626f6f74 0x61726773 0x00 0x8054 0x00 0x2000 0x00 0x1000000 0x706c2d62 0x6f6f7461 0x72670070 0x6c5f626f 0x6f746172 0x675f7265 0x733a3078 0x25782c20 0x73686f75 0x6c643a30 0x7825782c 0x20617373 0x65727421 0xa002f68 0x6f6d6533 0x2f776f72 0x6b2f7265 0x706f2f71 0x5f613631 0x5f72656c 0x65617365 0x2f616c70 0x732f7665 0x6e646f72 0x2f6d6564 0x69617465 0x6b2f7072 0x6f707269 0x65746172 0x792f626f 0x6f746162 0x6c652f62 0x00 0x4054 0x00 0x100 0x00 0x00 0x72616d5f 0x636f6e73 0x6f6c6500 0x25732046 0x4154414c 0x3a25730a 0x52414d 0x5f434f4e 0x534f4c45 0x726573 0x65727665 0x20647261 0x6d206d65 0x6d6f7279 0x20666169 0x6c656400 0x7073746f 0x72650072 0x65736572 0x76652070 0x73746f72 0x65206d65 0x6d6f7279 0x20666169 0x6c656400 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x00 0x4154 0x00 0xe00 0x00 0x00 0x7073746f 0x72650072 0x65736572 0x76652070 0x73746f72 0x65206d65 0x6d6f7279 0x20666169 0x6c656400 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x6d656d6f 0x72792066 0x61696c65 0x64002573 0x20776474 0x20737461 0x74757320 0x28307825 0x78293d30 0x7825780a 0x257320 0x7573696e 0x67205352 0x414d0a00 0x25732075 0x73696e67 0x00 0x4f54 0x00 0x100 0x00 0x00 0x6d696e69 0x7264756d 0x70007265 0x73657276 0x65206d69 0x6e697264 0x756d7020 0x6d656d6f 0x72792066 0x61696c65 0x64002573 0x20776474 0x20737461 0x74757320 0x28307825 0x78293d30 0x7825780a 0x257320 0x7573696e 0x67205352 0x414d0a00 0x25732075 0x73696e67 0x20445241 0x4d0a0025 0x73206465 0x66207479 0x70653a25 0x640a005b 0x706c5d20 0x756e6b6e 0x6f776e20 0x00 0x56 0x00 0x4000 0x00 0x00 0x6c6b5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x9056 0x00 0x08 0x00 0x00 0x73637261 0x7463685f 0x61646472 0x5f6d6200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x347e 0x00 0xbc01 0x00 0x00 0x6672616d 0x65627566 0x66657200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf47d 0x00 0x4000 0x00 0x00 0x6c6f676f 0x5f64625f 0x61646472 0x5f706100 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x54 0x00 0x800 0x00 0x1000000 0x6474625f 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x840 0x00 0x800c 0x00 0x00 0x6b65726e 0x656c5f61 0x6464725f 0x6d620000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x55 0x00 0x01 0x00 0x00 0x72616d64 0x69736b5f 0x61646472 0x5f6d6200 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5f9d 0x00 0xa102 0x00 0x00 0x7670755f 0x62696e61 0x72790000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xff77 0x00 0x100 0x00 0x00 0x53504d2d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0xf09c 0x00 0x6000 0x00 0x00 0x5343502d 0x72657365 0x72766564 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x5e9d 0x00 0x100 0x00 0x1000000 0x63636369 0x5f746167 0x5f6d656d 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x8c 0x00 0x10 0x00 0x1000000 0x63636369 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x88 0x00 0x1000 0x00 0x1000000 0x6d645f73 0x6d656d5f 0x6e636163 0x68650000 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x86 0x00 0x6001 0x00 0x00 0x63636369 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		reg = <0x00 0x40000000 0x01 0x80000000>;
	};

	rsc@15029000 {
		clock-names = "RSC_CLK_IMG_RSC";
		interrupts = <0x00 0x10f 0x08>;
		clocks = <0x49 0x05>;
		compatible = "mediatek,rsc";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c800 0x00 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0x00 0x8020d000 0x00 0x1000>;
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0xba>;
	};

	iocfg_1@11e80000 {
		compatible = "mediatek,iocfg_1\0syscon";
		reg = <0x00 0x11e80000 0x00 0x1000>;
		phandle = <0x20>;
	};

	mt6358_gauge {
		gauge_name = "gauge";
		compatible = "mediatek,mt6358_gauge";
		alias_name = "MT6358";
	};

	audio@11220000 {
		mediatek,btcvsd_snd = <0x45>;
		#clock-cells = <0x01>;
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11220000 0x00 0x1000>;
		phandle = <0x3d>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0x00 0x87600000 0x00 0x1000>;
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	i2c@11011000 {
		clock-div = <0x05>;
		#address-cells = <0x01>;
		clock-names = "main\0dma";
		id = <0x01>;
		interrupts = <0x00 0x55 0x08>;
		clocks = <0x15 0x3a 0x15 0x2b>;
		#size-cells = <0x00>;
		clock-frequency = <0x61a80>;
		mediatek,hs_only;
		compatible = "mediatek,i2c";
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x11000480 0x00 0x80>;
		mediatek,skip_scp_sema;
		mediatek,use-open-drain;
		phandle = <0x57>;

		zmod4410@32 {
			compatible = "mediatek,zmod4410";
			status = "okay";
			reg = <0x32>;
			phandle = <0x130>;
		};

		msensor@0c {
			compatible = "mediatek,msensor";
			status = "okay";
			reg = <0x0c>;
			phandle = <0x12d>;
		};

		pah8011@15 {
			compatible = "mediatek,pah8011";
			status = "okay";
			reg = <0x15>;
			phandle = <0x131>;
		};

		barometer@48 {
			compatible = "mediatek,barometer";
			status = "okay";
			reg = <0x48>;
			phandle = <0x12f>;
		};

		alsps@51 {
			interrupts = <0x06 0x08 0x06 0x00>;
			interrupt-parent = <0x1b>;
			compatible = "mediatek,alsps";
			status = "okay";
			reg = <0x51>;
			phandle = <0x12e>;
		};
	};

	utos {
		interrupts = <0x00 0x128 0x01 0x00 0x129 0x01>;
		compatible = "microtrust,utos";
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0x00 0x850a0000 0x00 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0x00 0x80090000 0x00 0x1000>;
	};

	dip4@15025000 {
		compatible = "mediatek,dip4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	ssusb_ip_sleep {
		interrupts = <0xb3 0x08 0xbb 0x00>;
		interrupt-parent = <0x1b>;
		compatible = "mediatek,usb_ipsleep";
		status = "okay";
		phandle = <0xd6>;
	};

	consys@18070000 {
		pinctrl-names = "default\0gps_lna_state_init\0gps_lna_state_oh\0gps_lna_state_ol";
		pinctrl-2 = <0xee>;
		pinctrl-0 = <0xec>;
		clock-names = "conn";
		interrupts = <0x00 0x121 0x08 0x00 0x123 0x08>;
		clocks = <0x2e 0x02>;
		pinctrl-3 = <0xef>;
		compatible = "mediatek,mt6771-consys";
		pinctrl-1 = <0xed>;
		status = "okay";
		reg = <0x00 0x18070000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		phandle = <0x29>;
	};
};
