// Seed: 1515563001
module module_0;
  wire id_1;
  wire id_2;
endmodule
program module_1 #(
    parameter id_11 = 32'd0,
    parameter id_17 = 32'd78
) (
    input supply1 id_0
    , id_20,
    output wire id_1,
    output uwire id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    input tri id_6,
    input uwire id_7,
    output supply1 id_8[1 'd0 : id_17],
    output uwire id_9,
    input wand id_10,
    input tri1 _id_11,
    output tri1 id_12[-1 'b0 : -1 'b0],
    output supply0 id_13,
    input uwire id_14,
    input supply0 id_15,
    input supply1 id_16,
    output wire _id_17,
    output supply1 id_18
);
  assign id_8 = id_4;
  assign id_1 = {-1, 1};
  wire id_21;
  ;
  logic id_22;
  localparam id_23 = -1;
  module_0 modCall_1 ();
  assign id_22[id_11] = id_4;
  always begin : LABEL_0
    if (1 < 1 - 1'b0);
  end
endprogram
