\doxysection{VGA\+\_\+\+Driver/\+Core/\+Inc/stm32f4xx\+\_\+rcc.h File Reference}
\hypertarget{stm32f4xx__rcc_8h}{}\label{stm32f4xx__rcc_8h}\index{VGA\_Driver/Core/Inc/stm32f4xx\_rcc.h@{VGA\_Driver/Core/Inc/stm32f4xx\_rcc.h}}


This file contains all the functions prototypes for the RCC firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e__configuration_ga1616626d23fbce440398578855df6f97}{RCC\+\_\+\+HSE\+\_\+\+OFF}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e__configuration_gabc4f70a44776c557af20496b04d9a9db}{RCC\+\_\+\+HSE\+\_\+\+ON}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e__configuration_ga09061e9909d5f588baa7bfb0f7edd9fa}{RCC\+\_\+\+HSE\+\_\+\+Bypass}}~((uint8\+\_\+t)0x05)
\item 
\#define \mbox{\hyperlink{group___r_c_c___h_s_e__configuration_ga287bbcafd73d07ec915c2f793301908a}{IS\+\_\+\+RCC\+\_\+\+HSE}}(HSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga1cbb1ae8d9e282a763a0070b251921f9}{RCC\+\_\+\+PLLSource\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga3706d0db7fe1836c65dc2ea7deded721}{RCC\+\_\+\+PLLSource\+\_\+\+HSE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga8a8a84a16989bb4e5aca1af65ccf9a1b}{IS\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga8db327c085e20aeb673a9784f8508597}{IS\+\_\+\+RCC\+\_\+\+PLLM\+\_\+\+VALUE}}(VALUE)~((VALUE) $<$= 63)
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga12835741fbedd278ad1e91abebe00837}{IS\+\_\+\+RCC\+\_\+\+PLLN\+\_\+\+VALUE}}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gad808f83505f4e802e5bafab7831f0235}{IS\+\_\+\+RCC\+\_\+\+PLLP\+\_\+\+VALUE}}(VALUE)~(((VALUE) == 2) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 4) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 6) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((VALUE) == 8))
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gad66dbe75bf8ab2b64b200e796281a851}{IS\+\_\+\+RCC\+\_\+\+PLLQ\+\_\+\+VALUE}}(VALUE)~((4 $<$= (VALUE)) \&\& ((VALUE) $<$= 15))
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gac30fb7f6fe9f22a7d6c5585909db5c3c}{IS\+\_\+\+RCC\+\_\+\+PLLI2\+SN\+\_\+\+VALUE}}(VALUE)~((192 $<$= (VALUE)) \&\& ((VALUE) $<$= 432))
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa2fece4b24f6219b423e1b092b7705c8}{IS\+\_\+\+RCC\+\_\+\+PLLI2\+SR\+\_\+\+VALUE}}(VALUE)~((2 $<$= (VALUE)) \&\& ((VALUE) $<$= 7))
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga0f392254e74dd965c48edd5aad148e20}{RCC\+\_\+\+SYSCLKSource\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gabeae110e41833842f8620647ea0ce85a}{RCC\+\_\+\+SYSCLKSource\+\_\+\+HSE}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9301b7a07a7cb8c2c6ed87b619c1c966}{RCC\+\_\+\+SYSCLKSource\+\_\+\+PLLCLK}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaae9d6172a72b0a90cb3703aa59258c57}{IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gadc3ac37d90c2082d640e5948fac0878f}{RCC\+\_\+\+SYSCLK\+\_\+\+Div1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gacadd82156776154a07d128b454fc69fd}{RCC\+\_\+\+SYSCLK\+\_\+\+Div2}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga458f8ae63164e878930dbebd7643f087}{RCC\+\_\+\+SYSCLK\+\_\+\+Div4}}~((uint32\+\_\+t)0x00000090)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gade72fe3aca89f3e8c4fe8692ea217912}{RCC\+\_\+\+SYSCLK\+\_\+\+Div8}}~((uint32\+\_\+t)0x000000\+A0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gaefd8df4be9c9dbd9cebfb2384933500a}{RCC\+\_\+\+SYSCLK\+\_\+\+Div16}}~((uint32\+\_\+t)0x000000\+B0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gab6a2c2d4e945c607259988a9b6df26e5}{RCC\+\_\+\+SYSCLK\+\_\+\+Div64}}~((uint32\+\_\+t)0x000000\+C0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga1a28926fcb86112058a365e01fe9a46b}{RCC\+\_\+\+SYSCLK\+\_\+\+Div128}}~((uint32\+\_\+t)0x000000\+D0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gaa28bb876893b3267a813fc98a462d5ee}{RCC\+\_\+\+SYSCLK\+\_\+\+Div256}}~((uint32\+\_\+t)0x000000\+E0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_gab5b4588c455d6327bc96f131ed6698ab}{RCC\+\_\+\+SYSCLK\+\_\+\+Div512}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___source_ga6e9f1c193a2f41bcb3c2f7fa8459b5b3}{IS\+\_\+\+RCC\+\_\+\+HCLK}}(HCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gae62b4a39ae69cc221f2ab7d4518bfb76}{RCC\+\_\+\+HCLK\+\_\+\+Div1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga177bb3648def9a961c16f93f15ca0f62}{RCC\+\_\+\+HCLK\+\_\+\+Div2}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gafd8cf0e32a3ea5648cdc054766bc2017}{RCC\+\_\+\+HCLK\+\_\+\+Div4}}~((uint32\+\_\+t)0x00001400)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab2e2b6e0b8fe22d6638b672918b22097}{RCC\+\_\+\+HCLK\+\_\+\+Div8}}~((uint32\+\_\+t)0x00001800)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga6353aaa0b302fdd5d946fd21756e2273}{RCC\+\_\+\+HCLK\+\_\+\+Div16}}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab70f1257ea47c1da4def8e351af4d9f2}{IS\+\_\+\+RCC\+\_\+\+PCLK}}(PCLK)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga2b4ef277c1b71f96e0bef4b9a72fca94}{RCC\+\_\+\+IT\+\_\+\+LSIRDY}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_gad6b6e78a426850f595ef180d292a673d}{RCC\+\_\+\+IT\+\_\+\+LSERDY}}~((uint8\+\_\+t)0x02)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga69637e51b71f73f519c8c0a0613d042f}{RCC\+\_\+\+IT\+\_\+\+HSIRDY}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_gad13eaede352bca59611e6cae68665866}{RCC\+\_\+\+IT\+\_\+\+HSERDY}}~((uint8\+\_\+t)0x08)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga68d48e7811fb58f2649dce6cf0d823d9}{RCC\+\_\+\+IT\+\_\+\+PLLRDY}}~((uint8\+\_\+t)0x10)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga6468ff3bad854272cf1120ffbf69b7ac}{RCC\+\_\+\+IT\+\_\+\+PLLI2\+SRDY}}~((uint8\+\_\+t)0x20)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga9bb34a4912d2084dc1c0834eb53aa7a3}{RCC\+\_\+\+IT\+\_\+\+CSS}}~((uint8\+\_\+t)0x80)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga710d72ccf88ddbec09b033c81a571a83}{IS\+\_\+\+RCC\+\_\+\+IT}}(IT)~((((IT) \& (uint8\+\_\+t)0x\+C0) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga7a1b771d6d9c2d8346ab58a1f046f6a6}{IS\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___r_c_c___interrupt___source_ga8374741e47d696accd1a72647650ba63}{IS\+\_\+\+RCC\+\_\+\+CLEAR\+\_\+\+IT}}(IT)~((((IT) \& (uint8\+\_\+t)0x40) == 0x00) \&\& ((IT) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga6645c27708d0cad1a4ab61d2abb24c77}{RCC\+\_\+\+LSE\+\_\+\+OFF}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_gac981ea636c2f215e4473901e0912f55a}{RCC\+\_\+\+LSE\+\_\+\+ON}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_gac911af00bffa1bd1b1676f582a8a88e1}{RCC\+\_\+\+LSE\+\_\+\+Bypass}}~((uint8\+\_\+t)0x04)
\item 
\#define \mbox{\hyperlink{group___r_c_c___l_s_e___configuration_ga95d2678bf8f46e932e7cba75619a4d2c}{IS\+\_\+\+RCC\+\_\+\+LSE}}(LSE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga18c0c40ff4289148c9fa44c6848d5552}{RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga7758c87e4584bfa76cb99c726b7162c3}{RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga9e271e201dcf0d4a37227ab45e9f5f67}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div2}}~((uint32\+\_\+t)0x00020300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga261ab891cd98902ce0f8916c4cca0aae}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div3}}~((uint32\+\_\+t)0x00030300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga713d67dd7fb37a6479fdc4098a97aa6d}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div4}}~((uint32\+\_\+t)0x00040300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0885018abb63ca2a7ef4bb5639c428bd}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div5}}~((uint32\+\_\+t)0x00050300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac459b84faa16d0257ed01ff05dfca192}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div6}}~((uint32\+\_\+t)0x00060300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga0946a047841e00ea76dc61bf47410539}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div7}}~((uint32\+\_\+t)0x00070300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga4deb6eb4a2c3aa43298457b83e3bb637}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div8}}~((uint32\+\_\+t)0x00080300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga4c26192c5c048a7e24e0967dcb298eaf}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div9}}~((uint32\+\_\+t)0x00090300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga4f1882bdc54a174aca7fc156d77f8e28}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div10}}~((uint32\+\_\+t)0x000\+A0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac030c1d9ac86ae5e316defb04fedf136}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div11}}~((uint32\+\_\+t)0x000\+B0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga84d64801f6cbd3b6e34a7fd39b3b2a9e}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div12}}~((uint32\+\_\+t)0x000\+C0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaf2636533562cbd222db0ae0214708292}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div13}}~((uint32\+\_\+t)0x000\+D0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gabc1ee689e8f45e2a8a5e037f9b931628}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div14}}~((uint32\+\_\+t)0x000\+E0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga45b090cdf72a82566317d150ba6b2d94}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div15}}~((uint32\+\_\+t)0x000\+F0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacf80598de73f9291825e3ef005e547c3}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div16}}~((uint32\+\_\+t)0x00100300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa76bd0695de9e4eb1f305139cabe060a}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div17}}~((uint32\+\_\+t)0x00110300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga1b2330908760ff93d2e1f182aec7b2a1}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div18}}~((uint32\+\_\+t)0x00120300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gac5f573747c2aeb34a6e9f85b63aa4b8a}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div19}}~((uint32\+\_\+t)0x00130300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga13f9efb214ab991881957131a1515edb}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div20}}~((uint32\+\_\+t)0x00140300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa53d1955e045f1abf0b8416afb9dd30a}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div21}}~((uint32\+\_\+t)0x00150300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gad73953ea82b2d088763a2f6a73ef3eb9}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div22}}~((uint32\+\_\+t)0x00160300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaa36a87dd3f1705379438944478db99c9}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div23}}~((uint32\+\_\+t)0x00170300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga184ec0ec3879d6350980be7d1edd9c68}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div24}}~((uint32\+\_\+t)0x00180300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacab9e1957c56e0cff2b2eb082691796f}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div25}}~((uint32\+\_\+t)0x00190300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga537ba53795a13e55675a221f9e2e6eb9}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div26}}~((uint32\+\_\+t)0x001\+A0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaaf76095713f66ecc4e7a8c8da29eea17}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div27}}~((uint32\+\_\+t)0x001\+B0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab88a03b8a8333d854fa14d72d9c2fb5e}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div28}}~((uint32\+\_\+t)0x001\+C0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gafab743da30ce0006d62d7f55bd13f82f}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div29}}~((uint32\+\_\+t)0x001\+D0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gaefbdc4c8ec371e4db2e50953bde4ff03}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div30}}~((uint32\+\_\+t)0x001\+E0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab0701b60d52999b20b3d7e52ae452cf0}{RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Div31}}~((uint32\+\_\+t)0x001\+F0300)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gae76a0340b02b5342e756fa0d2112ebf5}{IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_s___clock___source_gae26cc973323877114a509a0108d0a08a}{RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_s___clock___source_gaaed7a69a9f2c18645ef6aacd2135c750}{RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_s___clock___source_gaa1bd931fa367969adeec7ba154ef7beb}{IS\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+SOURCE}}(SOURCE)~(((SOURCE) == \mbox{\hyperlink{group___r_c_c___i2_s___clock___source_gae26cc973323877114a509a0108d0a08a}{RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((SOURCE) == \mbox{\hyperlink{group___r_c_c___i2_s___clock___source_gaaed7a69a9f2c18645ef6aacd2135c750}{RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga5196856bff085276016540e4c9c1dcf3}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gaedb0761871ce9a0681ffdcad6ec47ea6}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga41aceda5be7d382dd5fa321f5ca5c32f}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga1d8fb07f858f198aaff77c71675f175d}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gacbb8dbcf9db386727551c2f6d83a264b}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga8f2001b801c7fe584ea1f6e9ab5c3274}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga3e0023a2f4f4cc853c97868e317e9d29}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga073b5753f347cab954917b6952fcc2bf}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOH}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga0c524d44daec48e06fbbb9e2105b3ca4}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga7314a410cea5a4e45cd6c98f91014379}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gab5efbe63b3089fe814aa078646d76525}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+FLITF}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga34053b56adc7175ac4bcf9b5e02bbc40}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM1}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gaa28c3681e26ac56481a715c40c98b5d6}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+SRAM2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga5c43076e3c58665332122f2da55f885f}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga85a1df0763fa42208189a738b2a4d9c1}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga2353b6d37cf54175b6a5b71038d7ae1e}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga18b2ad600629e2b0a87553167c63d417}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gafe79098122ff46546939086ccf6f4658}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gabd21e7036567b9fc67c631fb9487ef3e}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gacabda9afb562d0cd0888af9dd455dc88}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx}}~((uint32\+\_\+t)0x08000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga8a9a214e3a1ff169359ba066a46a2ce8}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga4280a7954d21649a4496fe85d734e861}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gae23c1fbf41d63d4a122d726cc7051107}{RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga647f5c8de61a77084d4d0e6bdd344601}{IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+CLOCK\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x818\+BEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_gaa9369bfafdf69d7398ae04711bc097d0}{IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RESET\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+DD9\+FEE00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1___peripherals_ga2a192b878ab81e83e804efd5dbd0195b}{IS\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+LPMODE\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x81986\+E00) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_ga514e63d5f3ced29ca4014d84e269ea6e}{RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_ga99893bb6ef0cc504fbbc6236ae883410}{RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_gad235f25cf07339b1486e95adf4e2111c}{RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_gae6c14647792757c0b3a4339c74f9ce96}{RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_ga95977679051aa7428d823404bff63aea}{RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b2___peripherals_ga90f3f337a5f503e36280ab4504d31c39}{IS\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+FFFFFF0E) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b3___peripherals_gaa305538e5105917baf53039c5643a361}{RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b3___peripherals_ga8d269d2fbf78cf494ea127d1a6daec31}{IS\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+FFFFFFFE) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga742bab2f04cebe587574b53f7107aeaf}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gad4454f63a511a256e55aad55c03beb76}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga80f9f3720804a97210b723696bd94d83}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4}}~((uint32\+\_\+t)0x00000004)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga4905c26000a571fa01fc057fe31d254a}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5}}~((uint32\+\_\+t)0x00000008)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga4974e8b8f11d54fbc0bac1988ff6254c}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga9415b0c46db5318bdee3f868c16b8d35}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga0a4ec40233160ca20adaa571073e7bcd}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12}}~((uint32\+\_\+t)0x00000040)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga34397b722f46f31e898136fb51a7523a}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13}}~((uint32\+\_\+t)0x00000080)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga7100c45768eea1484f6fd519b53e287d}{RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gad84e40be78ddc40b8eae1c2b0898f6b1}{RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gaa21f1dfb4fcf241c6f85a048eaca29df}{RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gabb0b40e839ef7403b086482e89d56f35}{RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3}}~((uint32\+\_\+t)0x00008000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gaa69c77220b943a42a4bacb8a3bf87dd0}{RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gaf72838a63d7d6200f251c1eb334cbaac}{RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga839d7ae3386622158210ecf53d9cd989}{RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4}}~((uint32\+\_\+t)0x00080000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gaa00c73f88a7af45fb29df97b07acd856}{RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5}}~((uint32\+\_\+t)0x00100000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga594f87d504f7d63697d841033d1538f6}{RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga8eaeded403b5a2277fbfb3896c639416}{RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gaec6eadaf773ba87b5ef04b03c62bbac7}{RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3}}~((uint32\+\_\+t)0x00800000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga7f1d940739de0134ae89e9e04214989d}{RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1}}~((uint32\+\_\+t)0x02000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga62801597b97816751c038acb1466179c}{RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga59ae4e17d5b35a934b1614f8ee883834}{RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR}}~((uint32\+\_\+t)0x10000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_ga8d019a727701634822c19371b6aaabb5}{RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b1___peripherals_gab68e85308494436c4c55a69c42a79f36}{IS\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+C9013600) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga0d9babf212897db0b3aa852f8a71160b}{RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1}}~((uint32\+\_\+t)0x00000001)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_gac951d41a08140a7d38a4faff8dd1e03e}{RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8}}~((uint32\+\_\+t)0x00000002)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga14e1b3b6d84801c223a37a954b5b1910}{RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1}}~((uint32\+\_\+t)0x00000010)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga586a356ab3be48b90abd4b40360ab78d}{RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6}}~((uint32\+\_\+t)0x00000020)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga0057230e73c654bb9f7e18d8cf76b29e}{RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_gacd24acb2cd5ca208652157f6c13d3145}{RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1}}~((uint32\+\_\+t)0x00000100)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga4fd76e573e827702568d6064e33448b5}{RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2}}~((uint32\+\_\+t)0x00000200)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga371d55bbf17bf965a213c59f2d276d72}{RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3}}~((uint32\+\_\+t)0x00000400)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga1349ee7f3bca5e78a66d005c4d69ffb6}{RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO}}~((uint32\+\_\+t)0x00000800)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga289cc086580f4b6a080ea0ed3dd4a7af}{RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1}}~((uint32\+\_\+t)0x00001000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga880f2dc5318286b7fe22f7d1cca117dd}{RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG}}~((uint32\+\_\+t)0x00004000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga24d0145dc172bc27ed580770cf15e4d9}{RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga75069120ecbe86920b39c2b75c909438}{RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_gaba591104f4e31b1e8ce98c269035850f}{RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga89a2b95e60e90a51b26b53cc4c0e7b14}{IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A0\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_p_b2___peripherals_ga91ecddb4dcb7a07da7178e7f9ba585c7}{IS\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RESET\+\_\+\+PERIPH}}(PERIPH)~((((PERIPH) \& 0x\+FFF8\+A6\+CC) == 0x00) \&\& ((PERIPH) != 0x00))
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga4ae28483bf1fc780e97740573546602a}{RCC\+\_\+\+MCO1\+Source\+\_\+\+HSI}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga9389beb903be73312e7c75a3f99a05a3}{RCC\+\_\+\+MCO1\+Source\+\_\+\+LSE}}~((uint32\+\_\+t)0x00200000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_gaf9cd71937a147980d41efd3507e3a161}{RCC\+\_\+\+MCO1\+Source\+\_\+\+HSE}}~((uint32\+\_\+t)0x00400000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_gacab701c21ecb3d792aa64188e77a7a7f}{RCC\+\_\+\+MCO1\+Source\+\_\+\+PLLCLK}}~((uint32\+\_\+t)0x00600000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_gac558c2ebb774dc0bcb94dfb94b421a3d}{RCC\+\_\+\+MCO1\+Div\+\_\+1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_gab0247962772ebf1735b7b2a84c235415}{RCC\+\_\+\+MCO1\+Div\+\_\+2}}~((uint32\+\_\+t)0x04000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga298d00af4cd40822e28a5a20d6cdbfb6}{RCC\+\_\+\+MCO1\+Div\+\_\+3}}~((uint32\+\_\+t)0x05000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga2300f224151c8e15424142ee4fc5f549}{RCC\+\_\+\+MCO1\+Div\+\_\+4}}~((uint32\+\_\+t)0x06000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga756a1097bf0e4fe15d72f113572d0c04}{RCC\+\_\+\+MCO1\+Div\+\_\+5}}~((uint32\+\_\+t)0x07000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga073031d9c90c555f7874912b7e4905f6}{IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o1___clock___source___prescaler_ga8a8ff14a7fcdc6ef638ca8666e609c99}{IS\+\_\+\+RCC\+\_\+\+MCO1\+DIV}}(DIV)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga802ff9ee9df708eb5d463b4e0e9ac19e}{RCC\+\_\+\+MCO2\+Source\+\_\+\+SYSCLK}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga87f48662c00014691bc33a8e22a1c986}{RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLI2\+SCLK}}~((uint32\+\_\+t)0x40000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga3c43be977d9704ca3cfd0905ea0c1f90}{RCC\+\_\+\+MCO2\+Source\+\_\+\+HSE}}~((uint32\+\_\+t)0x80000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga62bdca25e6355e6d18d7b6eb709eab7d}{RCC\+\_\+\+MCO2\+Source\+\_\+\+PLLCLK}}~((uint32\+\_\+t)0x\+C0000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gad2778bc4aebec26810f8059058152557}{RCC\+\_\+\+MCO2\+Div\+\_\+1}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gac64afcfec90f2783fd78887e8a783ecb}{RCC\+\_\+\+MCO2\+Div\+\_\+2}}~((uint32\+\_\+t)0x20000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gad94c96c38025e6a5164bc277d87173a6}{RCC\+\_\+\+MCO2\+Div\+\_\+3}}~((uint32\+\_\+t)0x28000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga3ff14a7e8bb898eadf24d879ee41069f}{RCC\+\_\+\+MCO2\+Div\+\_\+4}}~((uint32\+\_\+t)0x30000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gac47804a0bf27b079a23dd532d5482cf9}{RCC\+\_\+\+MCO2\+Div\+\_\+5}}~((uint32\+\_\+t)0x38000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_ga99f4a9acbacb5e4d2b27bb9f4f2c0a2f}{IS\+\_\+\+RCC\+\_\+\+MCO2\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___r_c_c___m_c_o2___clock___source___prescaler_gab28570d78a518bc83f82a96e7b0b8a73}{IS\+\_\+\+RCC\+\_\+\+MCO2\+DIV}}(DIV)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga827d986723e7ce652fa733bb8184d216}{RCC\+\_\+\+FLAG\+\_\+\+HSIRDY}}~((uint8\+\_\+t)0x21)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga173edf47bec93cf269a0e8d0fec9997c}{RCC\+\_\+\+FLAG\+\_\+\+HSERDY}}~((uint8\+\_\+t)0x31)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf82d8afb18d9df75db1d6c08b9c50046}{RCC\+\_\+\+FLAG\+\_\+\+PLLRDY}}~((uint8\+\_\+t)0x39)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga31e67a9f19cf673acf196d19f443f3d5}{RCC\+\_\+\+FLAG\+\_\+\+PLLI2\+SRDY}}~((uint8\+\_\+t)0x3B)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\+\_\+\+FLAG\+\_\+\+LSERDY}}~((uint8\+\_\+t)0x41)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga8c5e4992314d347597621bfe7ab10d72}{RCC\+\_\+\+FLAG\+\_\+\+LSIRDY}}~((uint8\+\_\+t)0x61)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga23d5211abcdf0e397442ca534ca04bb4}{RCC\+\_\+\+FLAG\+\_\+\+BORRST}}~((uint8\+\_\+t)0x79)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gabfc3ab5d4a8a94ec1c9f38794ce37ad6}{RCC\+\_\+\+FLAG\+\_\+\+PINRST}}~((uint8\+\_\+t)0x7A)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga39ad309070f416720207eece5da7dc2c}{RCC\+\_\+\+FLAG\+\_\+\+PORRST}}~((uint8\+\_\+t)0x7B)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaf7852615e9b19f0b2dbc8d08c7594b52}{RCC\+\_\+\+FLAG\+\_\+\+SFTRST}}~((uint8\+\_\+t)0x7C)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaac46bac8a97cf16635ff7ffc1e6c657f}{RCC\+\_\+\+FLAG\+\_\+\+IWDGRST}}~((uint8\+\_\+t)0x7D)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa80b60b2d497ccd7b7de1075009999a7}{RCC\+\_\+\+FLAG\+\_\+\+WWDGRST}}~((uint8\+\_\+t)0x7E)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_ga67049531354aed7546971163d02c9920}{RCC\+\_\+\+FLAG\+\_\+\+LPWRRST}}~((uint8\+\_\+t)0x7F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gaa27dea5bb62b26d0881e649770252158}{IS\+\_\+\+RCC\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___r_c_c___flag_gafda50a08dc048f7c272bf04ec9c2c2b7}{IS\+\_\+\+RCC\+\_\+\+CALIBRATION\+\_\+\+VALUE}}(VALUE)~((VALUE) $<$= 0x1F)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga523b06e73f6aa8a03e42299c855066a8}{RCC\+\_\+\+HSEConfig}} (uint8\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status}} \mbox{\hyperlink{group___r_c_c_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga154b93e90bfdede2a874244a1ff1002e}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t PLLM, uint32\+\_\+t PLLN, uint32\+\_\+t PLLP, uint32\+\_\+t PLLQ)
\begin{DoxyCompactList}\small\item\em Configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the main PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4c15157382939a693c15620a4867e6ad}{RCC\+\_\+\+PLLI2\+SConfig}} (uint32\+\_\+t PLLI2\+SN, uint32\+\_\+t PLLI2\+SR)
\begin{DoxyCompactList}\small\item\em Configures the PLLI2S clock multiplication and division factors. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga2efe493a6337d5e0034bfcdfb0f541e4}{RCC\+\_\+\+PLLI2\+SCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLLI2S. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga15c9ecb6ef015ed008cb28e5b7a50531}{RCC\+\_\+\+MCO1\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO1\+Source, uint32\+\_\+t RCC\+\_\+\+MCO1\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO1 pin(\+PA8). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaf50f10675b747de60c739e44e5c22aee}{RCC\+\_\+\+MCO2\+Config}} (uint32\+\_\+t RCC\+\_\+\+MCO2\+Source, uint32\+\_\+t RCC\+\_\+\+MCO2\+Div)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO2 pin(\+PC9). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2. ~\newline
 \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\+\_\+\+I2\+SCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa7c450567f4731d4f0615f63586cad86}{RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga84dd64badb84768cbcf19e241cadff50}{RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___r_c_c_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. The reset flags are\+: RCC\+\_\+\+FLAG\+\_\+\+PINRST, RCC\+\_\+\+FLAG\+\_\+\+PORRST, RCC\+\_\+\+FLAG\+\_\+\+SFTRST, RCC\+\_\+\+FLAG\+\_\+\+IWDGRST, RCC\+\_\+\+FLAG\+\_\+\+WWDGRST, RCC\+\_\+\+FLAG\+\_\+\+LPWRRST. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___r_c_c_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the RCC firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }