//! PCI discovery
//!
//! A minimal PCI implementation, that permits only discovering AHCI devices, and querying their BAR.
//!
//! PCI Local Bus Specification: https://web.archive.org/web/20170728023923/https://lekensteyn.nl/files/docs/PCI_SPEV_V3_0.pdf
//!
//! (Careful, there are many outdated PCI specs documents out there that are
//! incompatible with the real spec, especially in regards to MSI-X!)

use sunrise_libutils::io::{Io, Pio};
use spin::Mutex;
use getset::Getters;
use bit_field::BitField;
use alloc::vec::Vec;
use crate::types::MappedSharedMemory;
use crate::error::{LibuserError, KernelError, Error};
use byteorder::ByteOrder;
use capabilities::Capability;
use bitflags::bitflags;

pub mod capabilities;

/// The CONFIG_ADDRESS I/O location.
pub const CONFIG_ADDRESS: u16 = 0xCF8;
/// The CONFIG_DATA I/O location.
pub const CONFIG_DATA: u16 = 0xCFC;

/// Offset of first capability list entry.
const PCI_CAPABILITY_LIST: usize = 0x34;

/// A struct tying the two pci config ports together.
#[derive(Debug)]
struct PciConfigPortsPair {
    /// The address port.
    ///
    /// Write the '''address''' of the config-space register you want to access.
    ///
    /// An address is formatted as follow:
    ///
    /// * 31    Enable bit
    /// * 30:24 Reserved
    /// * 23:16 Bus Number
    /// * 15:11 Device Number
    /// * 10:8  Function Number
    /// * 7:0   Register Offset
    address: Pio<u32>,
    /// The data port.
    ///
    /// After having put the address of the register you want in `.address`,
    /// read this port to retrieve its value.
    data: Pio<u32>
}

/// A mutex around the two ports used to address pci configuration space.
static PCI_CONFIG_PORTS: Mutex<PciConfigPortsPair> = Mutex::new(PciConfigPortsPair {
    address: Pio::new(CONFIG_ADDRESS),
    data: Pio::new(CONFIG_DATA)
});

/// The highest addressable bus.
const MAX_BUS: u8 = 255;
/// The highest addressable slot on a bus.
const MAX_SLOT: u8 = 31;
/// The highest addressable function on a slot on a bus.
const MAX_FUNC: u8 = 15;
/// The highest addressable register on a function on a slot on a bus.
const MAX_REGISTER: u8 = 63 * 4;

/// A pci device, addressed by its bus number, slot, and function.
#[derive(Debug, Copy, Clone, Getters)]
#[allow(clippy::missing_docs_in_private_items)]
pub struct PciDevice {
    /// The device's bus number.
    #[get = "pub"] #[deref]
    bus: u8,
    /// The device's slot number on its bus.
    #[get = "pub"] #[deref]
    slot: u8,
    /// The device's function number.
    #[get = "pub"] #[deref]
    function: u8,

    /* [register 0x00] */
    /// Identifies the particular device. Where valid IDs are allocated by the vendor.
    #[get = "pub"] #[deref]
    did: u16,
    /// Identifies the manufacturer of the device. Where valid IDs are allocated by PCI-SIG (the list
    /// is [here]) to ensure uniqueness and 0xFFFF is an invalid value that will be returned on read
    /// accesses to Configuration Space registers of non-existent devices.
    ///
    /// [here]: https://pcisig.com/membership/member-companies
    #[get = "pub"] #[deref]
    vid: u16,
    /* [register 0x01] */
    /* status + command are volatile */
    /* [register 0x02] */
    /// Specifies the type of function the device performs.
    #[get = "pub"] #[deref]
    class: u8,
    /// Specifies the specific function the device performs.
    #[get = "pub"] #[deref]
    subclass: u8,
    /// Specifies a register-level programming interface the device has, if it has any at all.
    #[get = "pub"] #[deref]
    prog_if: u8,
    /// Specifies a revision identifier for a particular device. Where valid IDs are allocated by the vendor.
    #[get = "pub"] #[deref]
    rev_id: u8,
    /* [register 0x03] */
    /* bist is volatile */
    header_type: u8,
    /// Specifies the latency timer in units of PCI bus clocks.
    #[get = "pub"] #[deref]
    latency_timer: u8,
    /// Specifies the system cache line size in 32-bit units. A device can limit the number of
    /// cacheline sizes it can support, if a unsupported value is written to this field, the device
    /// will behave as if a value of 0 was written.
    #[get = "pub"] #[deref]
    cache_line_size: u8,

    /// Remaining registers values, based on header type.
    #[get = "pub"] #[deref]
    header: PciHeader
}

/// Pci header when Header Type == 0x00 (General device).
#[derive(Copy, Clone, Debug, Getters)]
#[allow(clippy::missing_docs_in_private_items)]
pub struct GeneralPciHeader {
    bars: [Option<BAR>; 6],
    /// Points to the Card Information Structure and is used by devices that share silicon between
    /// CardBus and PCI.
    #[get] #[deref]
    cardbus_cis_ptr: u32,
    /// Subsystem ID
    #[get = "pub"] #[deref]
    subsystem_id: u16,
    subsystem_vendor_id: u16,
    expansion_rom_base_address: u32,
    /// Points to a linked list of new capabilities implemented by the device. Used if bit 4 of the
    /// status register (Capabilities List bit) is set to 1. The bottom two bits are reserved and
    /// should be masked before the Pointer is used to access the Configuration Space.
    #[get] #[deref]
    capabilities_ptr: u8,
    /// Specifies how often the device needs access to the PCI bus (in 1/4 microsecond units).
    #[get] #[deref]
    max_latency: u8,
    /// Specifies the burst period length, in 1/4 microsecond units, that the device needs (assuming
    /// a 33 MHz clock rate).
    #[get] #[deref]
    min_grant: u8,
    /// Specifies which interrupt pin the device uses. Where a value of 0x01 is INTA#, 0x02 is
    /// INTB#, 0x03 is INTC#, 0x04 is INTD#, and 0x00 means the device does not use an interrupt
    /// pin.
    #[get] #[deref]
    interrupt_pin: u8,
    /// Specifies which input of the system interrupt controllers the device's interrupt pin is
    /// connected to and is implemented by any device that makes use of an interrupt pin. For the
    /// x86 architecture this register corresponds to the PIC IRQ numbers 0-15 (and not I/O APIC IRQ
    /// numbers) and a value of 0xFF defines no connection.
    #[get = "pub"] #[deref]
    interrupt_line: u8,
}

impl GeneralPciHeader {
    /// Get the Base Address Register at the specified index.
    ///
    /// # Errors
    ///
    /// * [LibuserError::MissingBAR]
    ///   * `idx` is bigger than 5
    ///   * Specified BAR does not exist (happens if the previous BAR was 64-bit).
    pub fn bar(&self, idx: usize) -> Result<&BAR, Error> {
        self.bars.get(idx).and_then(|x| x.as_ref()).ok_or(LibuserError::MissingBAR.into())
    }

    /// Get the 6 Base Address Registers associated with this device.
    pub fn bars(&self) -> &[Option<BAR>; 6] {
        &self.bars
    }
}

/// Contents of pci config registers 0x4-0xf, structure varies based on Header Type.
#[derive(Copy, Clone, Debug)]
pub enum PciHeader {
    /// header type == 0x00
    GeneralDevice(GeneralPciHeader),
    /// header type == 0x01, not implemented
    PCItoPCIBridge,
    /// header type == 0x02, not implemented
    CardBus,
    /// header type == other
    UnknownHeaderType(u8)
}

#[derive(Debug, Clone, Copy, Getters)]
pub struct BARMemory {
    #[get = "pub"] #[deref]
    phys_addr: u32,
    #[get = "pub"] #[deref]
    size: u32,
}

#[derive(Debug, Clone, Copy, Getters)]
pub struct BARMemory64 {
    #[get = "pub"] #[deref]
    phys_addr: u64,
    #[get = "pub"] #[deref]
    size: u64,
}

#[derive(Debug, Clone, Copy, Getters)]
pub struct BARIo {
    #[get = "pub"] #[deref]
    bus: u8,
    #[get = "pub"] #[deref]
    slot: u8,
    #[get = "pub"] #[deref]
    func: u8,
    #[get = "pub"] #[deref]
    register: u32,
    #[get = "pub"] #[deref]
    size: u32
}

/// Base Address Registers. Minimal implementation, does not support 64-bits BARs.
#[derive(Copy, Clone, Debug)]
pub enum BAR {
    /// a memory space address and its size
    Memory(BARMemory),
    /// a 64-bit memory space address and its size
    Memory64(BARMemory64),
    /// an IO space address
    Io(BARIo)
}

bitflags! {
    /// Command Register Layout
    ///
    /// See Chapter 6.2.2: Device Control
    pub struct Command: u16 {
        /// Controls a device's response to I/O Space accesses. A value of 0
        /// disables the device response. A value of 1 allows the device to
        /// respond to I/O Space accesses. State after RST# is 0. 
        const IO_SPACE = 1 << 0;
        /// Controls a device's response to Memory Space accesses. A value of 0
        /// disables the device response. A value of 1 allows the device to
        /// respond to Memory Space accesses. State after RST# is 0. 
        const MEMORY_SPACE = 1 << 1;
        /// Controls a device's ability to act as a master on the PCI bus. A
        /// value of 0 disables the device from generating PCI accesses. A value
        /// of 1 allows the device to behave as a bus master. State after RST#
        /// is 0.
        ///
        /// Bus Mastering is basically DMA for PCI.
        const BUS_MASTER = 1 << 2;
        /// Controls a device's action on Special Cycle operations. A value of 0
        /// causes the device to ignore all Special Cycle operations. A value of
        /// 1 allows the device to monitor Special Cycle operations. State after
        /// RST# is 0. 
        const SPECIAL_CYCLES = 1 << 3;
        const MEMORY_WRITE_AND_INVALIDATE_ENABLE = 1 << 4;
        const VGA_PALETTE_SNOOP = 1 << 5;
        const PARITY_ERROR_RESPONSE = 1 << 6;
        const SERR_ENABLE = 1 << 8;
        const FAST_BACK_TO_BACK_ENABLE = 1 << 9;
        const INTERRUPT_DISABLE = 1 << 10;
    }
}

impl BAR {
    pub fn map(&self) -> Result<MappedBAR, KernelError> {
        match self {
            BAR::Memory(memory) => {
                Ok(MappedBAR::Memory(MappedBARMemory {
                    phys_addr: memory.phys_addr,
                    virt_addr: crate::mem::map_mmio_range(memory.phys_addr as usize, memory.size as usize)?,
                    size: memory.size,
                }))
            },
            BAR::Memory64(memory) => {
                Ok(MappedBAR::Memory64(MappedBARMemory64 {
                    phys_addr: memory.phys_addr,
                    virt_addr: crate::mem::map_mmio_range(memory.phys_addr as usize, memory.size as usize)?,
                    size: memory.size,
                }))
            },
            BAR::Io(io) => Ok(MappedBAR::Io(io.clone()))
        }
    }

}

#[derive(Debug)]
pub struct MappedBARMemory {
    phys_addr: u32,
    /// Virtual address of the BAR.
    virt_addr: *mut u8,
    size: u32,
}

impl Drop for MappedBARMemory {
    fn drop(&mut self) {
        // TODO: Unmap the virt_addr
    }
}

#[derive(Debug)]
pub struct MappedBARMemory64 {
    phys_addr: u64,
    virt_addr: *mut u8,
    size: u64,
}

impl Drop for MappedBARMemory64 {
    fn drop(&mut self) {
        // TODO: Unmap the virt_addr
    }
}

#[derive(Debug)]
pub enum MappedBAR {
    Memory(MappedBARMemory),
    Memory64(MappedBARMemory64),
    Io(BARIo)
}

impl MappedBAR {
    fn size(&self) -> u64 {
        match self {
            MappedBAR::Io(BARIo { size, .. }) => *size as u64,
            MappedBAR::Memory(MappedBARMemory { size, .. }) => *size as u64,
            MappedBAR::Memory64(MappedBARMemory64 { size, .. }) => *size,
        }
    }

    pub fn read_u8(&self, offset: u64) -> u8 {
        // First, check the offset is within the size
        assert!(offset < self.size(), "Out of bound read: {} < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let val = pci_config_read_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFC);
                return val.to_ne_bytes()[offset.get_bits(0..2) as usize]
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            addr.wrapping_add(offset as usize).read_volatile()
        }
    }

    pub fn read_u16<BO: ByteOrder>(&self, offset: u64) -> u16 {
        // First, check the offset is within the size
        assert!(offset.saturating_add(1) < self.size(), "Out of bound read: {} + 1 < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let val = pci_config_read_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFE);
                return BO::read_u16(&val.to_ne_bytes()[offset.get_bits(0..2) as usize..]);
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            (addr.wrapping_add(offset as usize) as *mut u16).read_volatile()
        }
    }

    pub fn read_u32<BO: ByteOrder>(&self, offset: u64) -> u32 {
        // First, check the offset is within the size
        assert!(offset.saturating_add(3) < self.size(), "Out of bound read: {} + 3 < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let val = pci_config_read_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFE);
                return BO::read_u32(&val.to_ne_bytes());
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            (addr.wrapping_add(offset as usize) as *mut u32).read_volatile()
        }
    }

    pub fn write_u8(&self, offset: u64, data: u8) {
        // First, check the offset is within the size
        assert!(offset < self.size(), "Out of bound write: {} < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let val = pci_config_read_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFC);
                let mut val = val.to_ne_bytes();
                val[offset.get_bits(0..2) as usize] = data;
                pci_config_write_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFC, u32::from_ne_bytes(val));
                return;
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            addr.wrapping_add(offset as usize).write_volatile(data)
        }
    }

    pub fn write_u16<BO: ByteOrder>(&self, offset: u64, data: u16) {
        // First, check the offset is within the size
        assert!(offset.saturating_add(1) < self.size(), "Out of bound read: {} + 1 < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let val = pci_config_read_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFE);
                let mut val = val.to_ne_bytes();
                BO::write_u16(&mut val[offset.get_bits(0..2) as usize..], data);
                pci_config_write_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFC, u32::from_ne_bytes(val));
                return;
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            (addr.wrapping_add(offset as usize) as *mut u16).write_volatile(data)
        }
    }

    pub fn write_u32<BO: ByteOrder>(&self, offset: u64, data: u32) {
        // First, check the offset is within the size
        assert!(offset.saturating_add(3) < self.size(), "Out of bound read: {} + 3 < {}", offset, self.size());

        let addr = match self {
            MappedBAR::Io(bar) => {
                // Handle IO-Ports
                let offset = bar.register as u64 + offset;
                let mut val = [0; 4];
                BO::write_u32(&mut val, data);
                pci_config_write_word(bar.bus, bar.slot, bar.func, offset as u8 & 0xFC, u32::from_ne_bytes(val));
                return;
            },
            MappedBAR::Memory(MappedBARMemory { virt_addr, .. }) => *virt_addr,
            MappedBAR::Memory64(MappedBARMemory64 { virt_addr, .. }) => *virt_addr,
        };

        // Handle Memory.
        unsafe {
            (addr.wrapping_add(offset as usize) as *mut u32).write_volatile(data)
        }
    }
}

impl PciDevice {
    /// Checks if a device exists on given bus>slot>function.
    ///
    /// This is done by reading the Device ID - Vendor ID register (register 0).
    /// If `0xFFFF_FFFF` is read back, this means that the device was non-existent, and we return None.
    #[allow(clippy::absurd_extreme_comparisons)]
    fn probe(bus: u8, slot: u8, function: u8) -> Option<Self> {
        debug_assert!(bus <= MAX_BUS);
        debug_assert!(slot <= MAX_SLOT);
        debug_assert!(function <= MAX_FUNC);
        let did_vid = pci_config_read_word(bus, slot, function, 0);
        return if did_vid == 0xFFFF_FFFF {
            None
        } else {
            Some(Self {
                bus,
                slot,
                function,
                did: (did_vid >> 16) as u16,
                vid: did_vid as u16,
                class:    (pci_config_read_word(bus, slot, function, 8) >> 24) as u8,
                subclass: (pci_config_read_word(bus, slot, function, 8) >> 16) as u8,
                prog_if:  (pci_config_read_word(bus, slot, function, 8) >>  8) as u8,
                rev_id:    pci_config_read_word(bus, slot, function, 8) as u8,
                header_type:     (pci_config_read_word(bus, slot, function, 12) >> 16) as u8,
                latency_timer:   (pci_config_read_word(bus, slot, function, 12) >>  8) as u8,
                cache_line_size:  pci_config_read_word(bus, slot, function, 12) as u8,

                header: read_header(bus, slot, function)
            })
        };

        /// Reads the remaining of the pci-registers, organising them based on header type.
        fn read_header(bus: u8, slot: u8, function: u8) -> PciHeader {
            // header_type, but bit 8 informs if device is multi-function, ignore it.
            let header_type = (pci_config_read_word(bus, slot, function, 12) >> 16) as u8;
            return match header_type & 0x7f {
                0x00 => PciHeader::GeneralDevice(GeneralPciHeader {
                    bars: decode_bars(bus, slot, function),
                    cardbus_cis_ptr: pci_config_read_word(bus, slot, function, 40),
                    subsystem_id:        (pci_config_read_word(bus, slot, function, 44) >> 16) as u16,
                    subsystem_vendor_id:  pci_config_read_word(bus, slot, function, 44) as u16,
                    expansion_rom_base_address: pci_config_read_word(bus, slot, function, 48),
                    capabilities_ptr: {
                        let mut cap = pci_config_read_word(bus, slot, function, 52) as u8;
                        // Get rid of the bottom 2 bits, they are reserved.
                        *cap.set_bits(0..2, 0)
                    },
                    max_latency:   (pci_config_read_word(bus, slot, function, 60) >> 24) as u8,
                    min_grant:     (pci_config_read_word(bus, slot, function, 60) >> 16) as u8,
                    interrupt_pin: (pci_config_read_word(bus, slot, function, 60) >>  8) as u8,
                    interrupt_line: pci_config_read_word(bus, slot, function, 60)        as u8,
                }),
                0x01 => PciHeader::PCItoPCIBridge,
                0x02 => PciHeader::CardBus,
                other => PciHeader::UnknownHeaderType(other)
            };

            /// Decode an u32 to BAR values.
            fn decode_bar(bus: u8, slot: u8, function: u8, bar_num: u8) -> (u32, u32) {
                let register = (bar_num + 4) * 4;
                // read bar address
                let addr = pci_config_read_word(bus, slot, function, register);
                // write to get length
                pci_config_write_word(bus, slot, function, register, 0xFFFF_FFFF);
                // read back length
                let length = pci_config_read_word(bus, slot, function, register);
                // restore original value
                pci_config_write_word(bus, slot, function, register, addr);

                (addr, length)
            }

            fn decode_bars(bus: u8, slot: u8, function: u8) -> [Option<BAR>; 6] {
                let mut bar_num = 0;
                let mut bars = [None; 6];
                while bar_num < 6 {
                    let bar = &mut bars[bar_num as usize];
                    let (addr, length) = decode_bar(bus, slot, function, bar_num);
                    *bar = match (addr.get_bit(0), addr.get_bits(1..3)) {
                        (false, 0) => {
                            // memory space bar
                            Some(BAR::Memory(BARMemory {
                                phys_addr: addr & 0xFFFF_FFF0,
                                size: (!(length & 0xFFFF_FFF0)).wrapping_add(1)
                            }))
                        },
                        (false, 2) => {
                            // memory space bar
                            bar_num += 1;
                            let (addrhigh, lengthhigh) = decode_bar(bus, slot, function, bar_num);
                            let addr = (addr as u64 & 0xFFFF_FFF0) | ((addrhigh as u64) << 32);
                            let length = (!((length as u64 & 0xFFFF_FFF0) | ((lengthhigh as u64) << 32))).wrapping_add(1);
                            Some(BAR::Memory64(BARMemory64 {
                                phys_addr: addr,
                                size: length
                            }))
                        },
                        (true, _) => {
                            // io space bar
                            Some(BAR::Io(BARIo {
                                bus, slot, func: function,
                                register: addr & 0xFFFF_FFFC,
                                size: (!(length & 0xFFFF_FFFC)).wrapping_add(1),
                            }))
                        },
                        _ => {
                            info!("Unsupported PCI BAR idx {} value {:#08x}", bar_num, addr);
                            None
                        }
                    };
                    bar_num += 1;
                }
                bars
            }
        }
    }

    /// Reads a configuration space register.
    pub fn read_config_register(&self, register: u8) -> u32 {
        pci_config_read_word(self.bus, self.slot, self.function, register)
    }

    /// Writes to a configuration space register.
    pub fn write_config_register(&self, register: u8, value: u32) {
        pci_config_write_word(self.bus, self.slot, self.function, register, value)
    }

    // register 1

    /// Reads the status register.
    pub fn status(&self) -> u16 {
        (self.read_config_register(4) >> 16) as u16
    }

    /// Reads the command register.
    ///
    /// The Command register provides coarse control over a device's ability to
    /// generate and respond to PCI cycles.
    /// 
    /// See Chapter 6.2.2: Device Control.
    fn command(&self) -> Command {
        Command::from_bits_truncate((self.read_config_register(4) >> 0) as u16)
    }

    /// Writes to the command register.
    ///
    /// The Command register provides coarse control over a device's ability to
    /// generate and respond to PCI cycles.
    /// 
    /// See Chapter 6.2.2: Device Control.
    fn set_command(&self, command: Command) {
        let mut config = self.read_config_register(4);
        config.set_bits(0..16, command.bits() as u32);
        self.write_config_register(4, config);
    }

    pub fn capabilities(&self) -> impl Iterator<Item = capabilities::Capability> {
        let mut capabilities_ptr = 0;
        if self.status().get_bit(4) {
            if let PciHeader::GeneralDevice(device) = self.header {
                capabilities_ptr = device.capabilities_ptr
            }
        }

        capabilities::CapabilitiesIter::new(self, capabilities_ptr)
    }

    pub fn enable_msix(&self, val: bool) -> Result<(), ()> {
        let msix = self.capabilities().find(|v| if let Capability::MsiX(..) = v { true } else { false });
        if let Some(Capability::MsiX(msix)) = msix {
            // Enable Bus Mastering, necessary for MsiX to work.
            self.set_command(self.command() | Command::BUS_MASTER | Command::MEMORY_SPACE | Command::IO_SPACE);
            msix.enable_msix(val);
            Ok(())
        } else {
            Err(())
        }
    }

    pub fn msix_table_size(&self) -> Result<usize, ()> {
        let msix = self.capabilities().find(|v| if let Capability::MsiX(..) = v { true } else { false });
        if let Some(Capability::MsiX(msix)) = msix {
            Ok(msix.table_size())
        } else {
            Err(())
        }
    }

    pub fn set_msix_message_entry(&self, entry: usize, val: capabilities::MsiXEntry) -> Result<(), ()> {
        let msix = self.capabilities().find(|v| if let Capability::MsiX(..) = v { true } else { false });
        if let Some(Capability::MsiX(msix)) = msix {
            msix.set_message_entry(entry, val);
            Ok(())
        } else {
            Err(())
        }
    }
}

/// Read one of the 64 32-bit registers of a pci bus>device>func.
/// Register is a byte offset. It should be aligned to 4.
#[allow(clippy::absurd_extreme_comparisons)]
fn pci_config_read_word(bus: u8, slot: u8, func: u8, register: u8) -> u32 {
    debug_assert!(bus <= MAX_BUS);
    debug_assert!(slot <= MAX_SLOT);
    debug_assert!(func <= MAX_FUNC);
    debug_assert!(register <= MAX_REGISTER);
    debug_assert!(register & 0x3 == 0);

    let lbus = u32::from(bus);
    let lslot = u32::from(slot);
    let lfunc = u32::from(func);
    let lregister = u32::from(register);
    let mut ports = PCI_CONFIG_PORTS.lock();

    /* create the configuration address */
    let address: u32 = (lbus << 16) | (lslot << 11) |
                       (lfunc << 8) | (lregister & 0xFC) | 0x80000000;

    /* write out the address */
    ports.address.write(address);

    /* read the data */
    ports.data.read()
}

/// Write one of the 64 32-bit registers of a pci bus>device>func.
/// Register is a byte offset. It should be aligned to 4.
#[allow(clippy::absurd_extreme_comparisons)]
fn pci_config_write_word(bus: u8, slot: u8, func: u8, register: u8, value: u32) {
    debug_assert!(bus <= MAX_BUS);
    debug_assert!(slot <= MAX_SLOT);
    debug_assert!(func <= MAX_FUNC);
    debug_assert!(register <= MAX_REGISTER);
    debug_assert!(register & 0x3 == 0);

    let lbus = u32::from(bus);
    let lslot = u32::from(slot);
    let lfunc = u32::from(func);
    let lregister = u32::from(register);
    let mut ports = PCI_CONFIG_PORTS.lock();

    /* create the configuration address */
    let address: u32 = (lbus << 16) | (lslot << 11) |
                       (lfunc << 8) | (lregister & 0xFC) | 0x80000000;

    /* write out the address */
    ports.address.write(address);

    /* read the data */
    ports.data.write(value)
}

/// Iterator created with the [discover] function.
// First u8 is bus, second is slot, third is func.
#[derive(Debug)]
struct PciDeviceIterator(u8, u8, u8);

impl Iterator for PciDeviceIterator {
    type Item = PciDevice;
    fn next(&mut self) -> Option<PciDevice> {
        for bus in self.0..MAX_BUS {
            for slot in self.1..MAX_SLOT {
                // test function 0.
                if let Some(device) = PciDevice::probe(bus, slot, 0) {
                    let is_multifunction = device.header_type & 0x80 != 0;
                    if self.2 == 0 {
                        self.2 += 1;
                        return Some(device);
                    }
                    // check for other function on the same device
                    if is_multifunction {
                        for function in self.2..MAX_FUNC {
                            self.2 += 1;
                            if let Some(device) = PciDevice::probe(bus, slot, function) {
                                return Some(device);
                            }
                        }
                    }
                }
                self.2 = 0;
                self.1 += 1;
            }
            self.2 = 0;
            self.1 = 0;
            self.0 += 1;
        }
        return None;
    }
}

/// Discover all pci devices, by probing the PID-VID of every slot on every bus.
///
/// A device is discovered when its `(bus, slot, function 0x00)[register 0x00] != 0xFFFF_FFFF`.
/// Then, an additional [PciDevice] will be returned for every of its other functions that also
/// return anything different from `0xFFFF_FFFF`.
pub fn discover() -> impl Iterator<Item = PciDevice> + core::fmt::Debug {
    PciDeviceIterator(0, 0, 0)
}

