================================================================================ 
Commit: 15e3f41d0c1b1981656f4807c19ae4b0a8f57a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:32:36 2022 +0530 
-------------------------------------------------------------------------------- 
Updated file SiPkgPcdInit.dsc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6905228b03a0d3a12b2cbcb12aa78d2769df0283 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3253

Hsd-es-id: NA
Original commit date: Wed Jun 15 19:08:23 2022 +0530
Change-Id: I44bb08a90c7611c17fa729bc69a5aec0b97aee09
Original commit hash: d3efa3ba921b4bcd8555fcef0c172b783f89d0d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: dadd79b15f7a1246aba78638b1d681570c64e769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000023 update for ADLS C0

Updated patch 0x00000023 for ADLS C0

Hsd-es-id: 15011396152
Original commit date: Wed Jun 15 18:30:14 2022 +0800
Change-Id: Ia61e358f3177d0ad276c03259628cf742942af69
Original commit hash: 8ab1e8208f469d1cb70b73d6dc9c1b98149e22ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4d371c8954299c72d26320447adec88d54097fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000421

Hsd-es-id: 16017004353
Original commit date: Wed Jun 15 14:34:50 2022 +0530
Change-Id: If20583d94ae2832751462e1680653775477cab81
Original commit hash: 8f5734b9cca4df114f3562c2e7454e9332cc38a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a9dc67dfd32a0c0ea9d5d211811b0bf200ac3235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:15 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Chipset_Init Format 3.0 OEM_Module.bin BIOS Update Flow enabled

Hsd-es-id: 22014455352
Original commit date: Tue Jun 14 12:53:08 2022 -0700
Change-Id: I990402b8258b277c65ce29f089de434ab3eab64b
Original commit hash: 4697880f9143791af49a0b6a77a47467f4ca6e4e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
ClientOneSiliconPkg/IpBlock/Hsio/IncludePrivate/Library/ChipsetInitLib.h
ClientOneSiliconPkg/IpBlock/Hsio/LibraryPrivate/ChipsetInitLib/ChipsetInitLib.c

================================================================================ 
Commit: 942f1e98b98f2818028595c0f1c499c42429ba84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:12 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][SPI] Updated usage of external buffer

Hsd-es-id: 18020908819
Original commit date: Thu Mar 3 11:19:45 2022 +0100
Change-Id: I252c8029450eba48a068dbb8992206f696ecfe3d
Original commit hash: 6766b6552c7c7f7f2359da398dbce4eecd0e4273

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 2a830105e4146214f4de9db45404ff5383401c3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:10 2022 +0530 
-------------------------------------------------------------------------------- 
Increase FV Optional size due to increase in WiFi debug binaries

Hsd-es-id: NA
Original commit date: Tue Jun 14 18:18:39 2022 +0530
Change-Id: Ia4e3a1e30bc688cf524d58db9bf8b44594beb0e7
Original commit hash: 08c5047bb27294d5111134afc6333a711df9e890

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf

================================================================================ 
Commit: a0e51bcfa818b1d5dd6a0d7d9751f3596b0619df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3252_00

Hsd-es-id: NA
Original commit date: Tue Jun 14 17:09:58 2022 +0530
Change-Id: Iee34551bc75638149d9a3d3cb1fcc716591cd6e3
Original commit hash: f7fa34028cd2cce90fe7b82542c0cc49b27cf5d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 288735d2e6bc7e641110f82cdb2ad231eb1a6008 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Celeron 7305 base frequency in system setting and task manager is displayed as 1.11GHz, can't meet SPEC 1.1GHZ.

- Resolved the issue by reading E-Core Nominal Performance via B2P mailbox
- B2P mailbox command
  MAILBOX_BIOS_CMD_PROJECT_SPECIFIC_INTERFACE 0x1
  BIOS_PROJECT_SPECIFIC_READ_ATOM_NOMINAL_RATIO_SUBCOMMAND 0x0

Hsd-es-id: 22015103442
Original commit date: Tue Jun 14 02:16:04 2022 -0700
Change-Id: I361512f17daccbaf971932dd35a17a7a0cba0b17
Original commit hash: 5cfde026eb6705409c3d6e56c39ca1c932b34118

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Include/Library/CpuMailboxLib.h

================================================================================ 
Commit: 933ca1d71bb71ebcef17a8558fdcb5550b47d492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000022 update for ADLS C0

Updated patch 0x00000022 for ADLS C0

Hsd-es-id: 15011388684
Original commit date: Tue Jun 14 18:16:25 2022 +0800
Change-Id: I9e1db6901fc5be6500c23acb0a6e1521fa701687
Original commit hash: bba6eaef58af214f8daed287bd5e449012697c1b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 4dde9c3325b269a0b5592e5b6963588e7ab60cd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:29:00 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][SMBus] Disable HOST_NOTIFY_WKEN HNW in Slave Command Register.

Change: Disabled HOST_NOTIFY_WKEN (HNW) in Slave Command Register (SCMD) Offset 11

Hsd-es-id: 16016981604
Original commit date: Tue Jun 14 08:11:19 2022 +0530
Change-Id: I6c461935178f9ff98aa825b9d08f784c983d218a
Original commit hash: f4eb9423f2e1d7a2f6c075c75d188d893c0e3899

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSmbus.c

================================================================================ 
Commit: 01aa5ede6a9b34b256457b81428eb4d303d3ef73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:28:54 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS ID and FSP Version for 3251_00

Hsd-es-id: NA
Original commit date: Mon Jun 13 14:54:45 2022 +0530
Change-Id: I51f0b52ff5060cd5c85c9cec0b7dc7858ec77f2e
Original commit hash: f199a6782451f388835ef0cd08b0d7e60ca584c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4901b0027b9ba974688f4ef0a956aac693c2b987 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:28:52 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000420

Hsd-es-id: 16016926030
Original commit date: Tue Jun 7 15:43:29 2022 +0530
Change-Id: I0f5dfbd1b71ee8aad8e982c2ba801d11d6214434
Original commit hash: 493ff4787c4c38a68d8d5fec5d548760b9901bce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cb5261301291cb35915f688c3cc0a52dbe12c6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 22 12:28:50 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Remove UFS PWM-G1 x2 lane Power mode change in BIOS

From the past platforms, BIOS had carried an implementation that does
intermediate power mode change to PWM-G1 x2 lane before going to any HS gears.

This BIOS implementation was required to overcome the issue described below:
A 1x2 UFS3.0 controller present in the past platform has a small window during
clock switching where the 2 lanes in the same controller/port is operating at
2 different clock frequencies which break the FIA Architecture requirement i.e.
all lanes of a controller/port should operate in synchronous i.e. same frequency.
This will result in glitch that causes incomplete handshake between UFS3.0 and PHY.

A 1x2 UFS2.0 or UFS2.1 controller will NOT have 2 lanes operating at 2 different
clock frequencies as dummy burst is always part of clock switching process in UFS 2.*
and this dummy burst was optimized in UFS3.0 controller.

ADL-N/M/P had UFS2.1 controller and hence the BIOS implemenation of going to intermediate
power mode change to PWM-G1 x2 lane before going to any HS gears is not required.

Hsd-es-id: 16016909172
Original commit date: Mon Jun 6 14:55:12 2022 +0530
Change-Id: Icf32bd784d611f93d69d096b49ea157018a904e2
Original commit hash: 3e5198d492a853f238ffecb4b453047ac22915b5

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c
