Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 10 20:42:22 2018
| Host         : DESKTOP-R6U0J4O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file routing_control_sets_placed.rpt
| Design       : routing
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |   229 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             189 |           82 |
| No           | No                    | Yes                    |              72 |           23 |
| No           | Yes                   | No                     |             171 |           49 |
| Yes          | No                    | No                     |             262 |          148 |
| Yes          | No                    | Yes                    |             123 |           39 |
| Yes          | Yes                   | No                     |             322 |          110 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                 |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+
|  horloge_IBUF_BUFG                 | inst2/PMOD_CS_i_1_n_0                          | reset_IBUF                                   |                1 |              1 |
|  horloge_IBUF_BUFG                 | inst4/si_droite3_out                           |                                              |                1 |              1 |
|  horloge_IBUF_BUFG                 | inst2/PMOD_DC_i_2_n_0                          | inst2/PMOD_VCCEN_i_1_n_0                     |                1 |              1 |
|  horloge_IBUF_BUFG                 | inst2/PMOD_DC_i_2_n_0                          | inst2/PMOD_DC_i_1_n_0                        |                1 |              1 |
|  horloge_IBUF_BUFG                 | inst2/PMOD_RES_i_2_n_0                         | inst2/PMOD_RES_i_1_n_0                       |                1 |              1 |
|  horloge_IBUF_BUFG                 | inst2/PMOD_EN_i_1_n_0                          | reset_IBUF                                   |                1 |              1 |
|  inst11/DispCtrl/DCLK              |                                                |                                              |                1 |              2 |
|  inst10/signal_etat_reg[1]_i_1_n_0 |                                                |                                              |                1 |              2 |
|  inst11/genSndRec/CLK              |                                                | reset_IBUF                                   |                1 |              3 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/tmpSR[23]               | reset_IBUF                                   |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst4/E[0]                                     | inst3/obstacle[3]_i_1_n_0                    |                1 |              4 |
|  horloge_IBUF_BUFG                 |                                                | inst2/wait_cnt[22]_i_1_n_0                   |                3 |              4 |
|  horloge_IBUF_BUFG                 |                                                | inst2/wait_cnt[20]_i_1_n_0                   |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst3/int_dizaine0                             | inst3/SR[0]                                  |                1 |              4 |
|  horloge_IBUF_BUFG                 | inst3/coorY0                                   |                                              |                1 |              4 |
|  horloge_IBUF_BUFG                 | inst3/int_unite0                               | inst3/SR[0]                                  |                1 |              4 |
|  horloge_IBUF_BUFG                 | inst10/int_centaine_reg[3][0]                  | inst3/SR[0]                                  |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst10/coor_reg[3][0]                          | inst10/SS[0]                                 |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/tmpSR[15]               | reset_IBUF                                   |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/tmpSR[27]               | reset_IBUF                                   |                2 |              4 |
|  horloge_IBUF_BUFG                 | inst2/spi_rem_bits[3]_i_1_n_0                  |                                              |                1 |              4 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/tmpSR[19]               | reset_IBUF                                   |                1 |              4 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/shiftCount0             | inst11/DispCtrl/BtoBCD/shiftCount[4]_i_1_n_0 |                2 |              5 |
|  horloge_IBUF_BUFG                 | inst2/OLED_FSM[4]_i_1_n_0                      | reset_IBUF                                   |                2 |              5 |
|  horloge_IBUF_BUFG                 | inst9/X_dizaine[5]_i_1_n_0                     | inst10/X_unite_reg[0][0]                     |                2 |              6 |
|  horloge_IBUF_BUFG                 | inst9/X_centaine[5]_i_2_n_0                    | inst10/X_unite_reg[0][0]                     |                1 |              6 |
|  horloge_IBUF_BUFG                 | inst9/X_unite[5]_i_1_n_0                       | inst10/X_unite_reg[0][0]                     |                2 |              6 |
|  horloge_IBUF_BUFG                 | inst9/col[6]_i_2_n_0                           | inst10/col_reg[6][0]                         |                2 |              7 |
|  horloge_IBUF_BUFG                 | inst8/E[0]                                     | inst10/row_reg[6][0]                         |                3 |              7 |
|  horloge_IBUF_BUFG                 | inst8/col[6]_i_2__0_n_0                        | inst10/col_reg[6]_0[0]                       |                3 |              7 |
|  horloge_IBUF_BUFG                 | inst10/E[0]                                    |                                              |                2 |              7 |
|  horloge_IBUF_BUFG                 | inst9/E[0]                                     | inst10/compt                                 |                3 |              7 |
|  PmodJSTK_Int/CLKOUT               | inst11/PmodJSTK_Int/SPI_Int/rSR[7]_i_1_n_0     | reset_IBUF                                   |                3 |              8 |
| ~PmodJSTK_Int/CLKOUT               | inst11/PmodJSTK_Int/SPI_Int/wSR[7]_i_1_n_0     | reset_IBUF                                   |                2 |              8 |
|  horloge_IBUF_BUFG                 | inst3/x0                                       | inst3/x[6]_i_1_n_0                           |                4 |             11 |
|  inst11/DispCtrl/DCLK              |                                                | reset_IBUF                                   |                3 |             11 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD/tmpSR[11]               | reset_IBUF                                   |                5 |             12 |
|  horloge_IBUF_BUFG                 |                                                | inst10/compt_reg_rep[1]                      |                3 |             12 |
|  horloge_IBUF_BUFG                 | inst2/read_addr0                               | inst2/read_addr[11]_i_1_n_0                  |                4 |             13 |
|  horloge_IBUF_BUFG                 | inst10/pix_row0                                |                                              |                6 |             13 |
|  horloge_IBUF_BUFG                 | inst10/pix_col_gameover_reg[0][0]              |                                              |                5 |             13 |
|  horloge_IBUF_BUFG                 | inst10/pix_col_menu_reg[0][0]                  |                                              |                6 |             13 |
|  horloge_IBUF_BUFG                 |                                                | inst8/compt[10]_i_1_n_0                      |                5 |             14 |
|  horloge_IBUF_BUFG                 |                                                | inst4/compteur_aff[0]_i_1_n_0                |                4 |             14 |
|  horloge_IBUF_BUFG                 | inst2/spi_shift_reg[15]_i_1_n_0                |                                              |                8 |             15 |
|  horloge_IBUF_BUFG                 | inst11/DispCtrl/BtoBCD//i__n_0                 | reset_IBUF                                   |                4 |             16 |
|  horloge_IBUF_BUFG                 | inst10/pix_data_in_gameover_reg[15][0]         | inst10/pix_data_in_gameover_reg[15]_0[0]     |                9 |             16 |
|  horloge_IBUF_BUFG                 |                                                | inst11/DispCtrl/clear                        |                4 |             16 |
| ~PmodJSTK_Int/CLKOUT               |                                                | reset_IBUF                                   |                7 |             19 |
|  horloge_IBUF_BUFG                 | inst4/vitesse                                  | inst4/vitesse[5]_i_1_n_0                     |                6 |             22 |
| ~PmodJSTK_Int/CLKOUT               | inst11/PmodJSTK_Int/SPI_Ctrl/__1/i__n_0        | reset_IBUF                                   |                6 |             23 |
|  horloge_IBUF_BUFG                 | inst5/cpt                                      | inst5/appuis20_out                           |                7 |             25 |
|  horloge_IBUF_BUFG                 |                                                | inst4/compteur_aff_voiture[0]_i_1_n_0        |                7 |             26 |
|  horloge_IBUF_BUFG                 |                                                | inst4/compteur_raf[0]_i_1_n_0                |                7 |             27 |
|  horloge_IBUF_BUFG                 |                                                | inst4/compteur_mouv[0]_i_1_n_0               |                7 |             27 |
|  horloge_IBUF_BUFG                 |                                                | inst4/compteur_bouton[0]_i_1_n_0             |                7 |             27 |
|  horloge_IBUF_BUFG                 | inst10/x_reg[0]                                | inst10/x_reg[31]                             |                9 |             29 |
|  horloge_IBUF_BUFG                 | inst10/si_pix_col_reg[0][0]                    | reset_IBUF                                   |               16 |             29 |
|  horloge_IBUF_BUFG                 | inst10/y_reg[31][0]                            | inst10/SR[0]                                 |                7 |             32 |
|  horloge_IBUF_BUFG                 |                                                | reset_IBUF                                   |               12 |             39 |
| ~PmodJSTK_Int/CLKOUT               | inst11/PmodJSTK_Int/SPI_Ctrl/tmpSR[39]_i_1_n_0 | reset_IBUF                                   |               12 |             40 |
|  mem_centaine[63]_0                |                                                |                                              |               17 |             41 |
|  mem_unite[63]_1                   |                                                |                                              |               14 |             41 |
|  mem_dizaine[63]_2                 |                                                |                                              |               14 |             41 |
|  horloge_IBUF_BUFG                 |                                                |                                              |               35 |             62 |
|  horloge_IBUF_BUFG                 | inst9/compt_reg[12]_0                          | inst10/compt                                 |               16 |             64 |
|  horloge_IBUF_BUFG                 | inst3/tab_decor[94][1]_i_1_n_0                 |                                              |              118 |            192 |
+------------------------------------+------------------------------------------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     6 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    13 |
| 5      |                     2 |
| 6      |                     3 |
| 7      |                     5 |
| 8      |                     2 |
| 11     |                     2 |
| 12     |                     2 |
| 13     |                     4 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    22 |
+--------+-----------------------+


