Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.32 secs
 
--> Reading design: project.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "project"
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : project
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL/project/project.vhd" in Library work.
Entity <project> compiled.
ERROR:HDLParsers:3312 - "D:/VHDL/project/project.vhd" Line 83. Undefined symbol 'attack_1'.
ERROR:HDLParsers:1209 - "D:/VHDL/project/project.vhd" Line 83. attack_1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "D:/VHDL/project/project.vhd" Line 83. Undefined symbol 'attack_2'.
ERROR:HDLParsers:1209 - "D:/VHDL/project/project.vhd" Line 83. attack_2: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "D:/VHDL/project/project.vhd" Line 82. IN mode Formal attack_1 of LCD_test with no default value must be associated with an actual value.
ERROR:HDLParsers:3313 - "D:/VHDL/project/project.vhd" Line 85. Undefined symbol 'updwon_1'.  Should it be: updown_1?
ERROR:HDLParsers:1209 - "D:/VHDL/project/project.vhd" Line 85. updwon_1: Undefined symbol (last report in this block)
ERROR:HDLParsers:3324 - "D:/VHDL/project/project.vhd" Line 84. IN mode Formal updown_2 of data_gen with no default value must be associated with an actual value.
ERROR:HDLParsers:3312 - "D:/VHDL/project/project.vhd" Line 86. Undefined symbol 'attack'.
ERROR:HDLParsers:1209 - "D:/VHDL/project/project.vhd" Line 86. attack: Undefined symbol (last report in this block)
ERROR:HDLParsers:820 - "D:/VHDL/project/project.vhd" Line 86. Type of actual ports is not compatible with type of ports of digital_clock.
Entity <LCD_test> compiled.
ERROR:HDLParsers:3312 - "D:/VHDL/project/project.vhd" Line 144. Undefined symbol 'stage'.
ERROR:HDLParsers:1209 - "D:/VHDL/project/project.vhd" Line 144. stage: Undefined symbol (last report in this block)
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 145. parse error, unexpected SIGNAL
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 153. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 155. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 157. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 159. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 161. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 163. parse error, unexpected WHEN
ERROR:HDLParsers:3312 - "D:/VHDL/project/project.vhd" Line 165. Undefined symbol 'stage_cnt'.
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 166. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 168. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 170. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 172. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 174. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 176. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 178. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 180. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 182. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 184. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 186. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 188. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 190. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 192. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 194. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 196. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 198. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 200. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 202. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 204. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 206. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 208. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 210. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 212. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 214. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 216. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 218. parse error, unexpected WHEN
ERROR:HDLParsers:164 - "D:/VHDL/project/project.vhd" Line 220. parse error, unexpected WHEN
--> 

Total memory usage is 4499536 kilobytes

Number of errors   :   49 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

