[{"name":"方志鵬","email":"jpfang@ntut.edu.tw","latestUpdate":"2010-03-05 11:24:35","objective":"介紹VLSI設計流程及技術地圖\n基本演算法\n分割\n平面規劃\n擺置、繞線(整體繞線、細部繞線)\n時脈及電線/接地繞線\n壓縮佈置後最佳化\n時序建模及最佳化\n訊號/電源完整性\n其它和製作及可靠度有關之議題","schedule":"第1週 簡介\n第2週 CMOS技術\n第3-5週 圖論\n第6-7週 平面規劃\n第8週 壓縮原理\n第9週 期中考\n第10週 最長路徑\n第11-12週 分割\n第13~14週 整體繞線\n第15週 細部繞線\n第16-18週 TERM PROJECT","scorePolicy":"Mid-Term Exam  (30%)\n�h Presence &amp; Quiz (30%)\n�h Homework/mini-programming assignments/Final Project  (40%)","materials":"Sadiq M. Sait &amp; Habib Youssef, VLSI Physical Design Automation: Theory and Practice, Word Science,  2006.\nS. H. Gerez, Algorithms for VLSI Design Automation, John Wiley &amp; Sons, 1999.\nNaveed Sherwani, Algorithms for VLSI Physical Design Automation, 3th Ed., Kluwer Academic Publishers (KAP), 2003","foreignLanguageTextbooks":false}]
