#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 15 13:54:12 2017
# Process ID: 4164
# Current directory: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5376 C:\Users\Rob Dunn\Documents\School\ENEL 453\Lab1\LAB1_GIESBRECHT_DUNN_OH\LAB1_GIESBRECHT_DUNN_OH.xpr
# Log file: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/vivado.log
# Journal file: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 788.648 ; gain = 48.699
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_switch_logic_behav xil_defaultlib.tb_switch_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_switch_logic
Built simulation snapshot tb_switch_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 13:54:59 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_switch_logic_behav -key {Behavioral:sim_1:Functional:tb_switch_logic} -tclbatch {tb_switch_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_switch_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_switch_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 788.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_switch_logic_behav xil_defaultlib.tb_switch_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_switch_logic
Built simulation snapshot tb_switch_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 13:59:13 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_switch_logic_behav -key {Behavioral:sim_1:Functional:tb_switch_logic} -tclbatch {tb_switch_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_switch_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_switch_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 791.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
ERROR: [VRFC 10-91] swtiches_inputs is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:66]
ERROR: [VRFC 10-91] swtiches_inputs is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:74]
ERROR: [VRFC 10-91] swtiches_inputs is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:82]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:37]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_switch_logic_behav xil_defaultlib.tb_switch_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_switch_logic
Built simulation snapshot tb_switch_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 14:22:51 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_switch_logic_behav -key {Behavioral:sim_1:Functional:tb_switch_logic} -tclbatch {tb_switch_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_switch_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_switch_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 842.211 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Switch_logic
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 849.309 ; gain = 7.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Switch_logic' [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Switch_logic' (1#1) [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:40]
WARNING: [Synth 8-3917] design Switch_logic has port outputs[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 886.504 ; gain = 44.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 886.504 ; gain = 44.293
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.758 ; gain = 341.547
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.758 ; gain = 341.547
launch_runs synth_1 -jobs 2
[Fri Sep 15 14:30:04 2017] Launched synth_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
[Fri Sep 15 14:32:59 2017] Launched impl_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1680.754 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1680.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
add_files -fileset constrs_1 -norecurse {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc}}
config_webtalk -user on
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [filemgmt 56-285] srcscanner execution failed with return code -1.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Sep 15 14:59:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
endgroup
set_property target_constrs_file {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc} [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1855.770 ; gain = 0.000
[Fri Sep 15 15:04:54 2017] Launched impl_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/.Xil/Vivado-4164-DESKTOP-OAHKD4V/dcp9/Switch_logic.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/.Xil/Vivado-4164-DESKTOP-OAHKD4V/dcp9/Switch_logic.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1855.770 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.096 . Memory (MB): peak = 1855.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.770 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637912A
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property is_enabled false [get_files  {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd}}]
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new
can't create directory "C:/Users/Rob": permission denied
file mkdir {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new}
close [ open {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
ERROR: [VRFC 10-1412] syntax error near constant [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:36]
ERROR: [VRFC 10-1412] syntax error near clk [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:44]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:58]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-1412] syntax error near clk [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
ERROR: [VRFC 10-1412] syntax error near constant [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:36]
ERROR: [VRFC 10-1412] syntax error near clk [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:44]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:58]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-1412] syntax error near clk [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:68]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
ERROR: [VRFC 10-1412] syntax error near constant [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:36]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:58]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-1412] syntax error near clk [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:68]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:69]
ERROR: [VRFC 10-704] formal switches_inputs has no actual or default value [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:65]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
ERROR: [VRFC 10-1412] syntax error near constant [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:36]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:58]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:59]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:61]
ERROR: [VRFC 10-91] clk is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:68]
ERROR: [VRFC 10-91] reset is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:69]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
ERROR: [VRFC 10-1412] syntax error near constant [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:36]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:60]
ERROR: [VRFC 10-91] clk_period is not declared [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:62]
ERROR: [VRFC 10-2123] 0 definitions of operator "/" match here [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:62]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 15:57:56 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2031.250 ; gain = 6.230
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 16:02:55 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2051.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 16:04:50 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2051.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 16:07:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2051.570 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 16:09:06 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/tb_switch_logic_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sequential_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_sequential_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.srcs/sim_1/new/tb_sequential_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_sequential_logic
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 4d12f0acb23c45f190bf931ed0c3b391 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sequential_logic_behav xil_defaultlib.tb_sequential_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Switch_logic [switch_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sequential_logic
Built simulation snapshot tb_sequential_logic_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Rob -notrace
couldn't read file "C:/Users/Rob": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 15 16:11:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sequential_logic_behav -key {Behavioral:sim_1:Functional:tb_sequential_logic} -tclbatch {tb_sequential_logic.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source tb_sequential_logic.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sequential_logic_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2051.570 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Sep 15 16:14:11 2017] Launched synth_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Sep 15 16:14:57 2017] Launched impl_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Sep 15 16:15:28 2017] Launched synth_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1/runme.log
current_design rtl_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2058.871 ; gain = 0.000
[Fri Sep 15 16:17:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/.Xil/Vivado-4164-DESKTOP-OAHKD4V/dcp18/Switch_logic.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/.Xil/Vivado-4164-DESKTOP-OAHKD4V/dcp18/Switch_logic.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2061.465 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2061.465 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.219 ; gain = 8.348
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1

launch_runs synth_1 -jobs 2
[Fri Sep 15 16:23:41 2017] Launched synth_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/synth_1/runme.log
current_design synth_1
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
Finished Parsing XDC File [C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/Basys3_Master_lab1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

startgroup
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs synth_1]
endgroup
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 2
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2079.270 ; gain = 0.000
[Fri Sep 15 16:25:42 2017] Launched impl_1...
Run output will be captured here: C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183637912A
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Rob Dunn/Documents/School/ENEL 453/Lab1/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.runs/impl_1/Switch_logic.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183637912A
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2080.207 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 15 16:37:22 2017...
