# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../i2c_temp.gen/sources_1/bd/design_hw/ipshared/ec67/hdl" --include "../../../../i2c_temp.gen/sources_1/bd/design_hw/ipshared/5765/hdl" --include "D:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" \
"../../../../i2c_temp.srcs/sources_1/new/htu21_smp.v" \
"../../../../i2c_temp.srcs/sources_1/new/i2c_main.v" \
"../../../../i2c_temp.ip_user_files/bd/design_1/ip/design_1_htu21_smp_0_0/sim/design_1_htu21_smp_0_0.v" \
"../../../../i2c_temp.ip_user_files/bd/design_1/ip/design_1_i2c_main_0_0/sim/design_1_i2c_main_0_0.v" \
"../../../../i2c_temp.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_1/sim/design_1_sim_clk_gen_0_1.v" \
"../../../../i2c_temp.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../i2c_temp.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
