name,method,qiskit_version,date,platform,sample_size,seed,optimization_level,metric_name,metric_value
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,0,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,0,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,101,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,101,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,2,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,2,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,103,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,103,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,104,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,104,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,5,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,5,3,gate count,23
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,6,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,6,3,gate count,23
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,7,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,7,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,8,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,8,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,9,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,9,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,10,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,10,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,11,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,11,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,112,3,circuit depth,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,112,3,gate count,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,113,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,113,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,14,3,circuit depth,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,14,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,15,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,15,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,16,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,16,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,17,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,17,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,18,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,18,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,19,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,19,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,20,3,circuit depth,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,20,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,21,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,21,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,22,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,22,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,23,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,23,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,24,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,24,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,25,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,25,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,126,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,126,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,27,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,27,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,28,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,28,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,129,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,129,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,30,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,30,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,31,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,31,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,32,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,32,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,33,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,33,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,134,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,134,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,35,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,35,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,36,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,36,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,137,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,137,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,38,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,38,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,39,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,39,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,40,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,40,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,141,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,141,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,142,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,142,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,43,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,43,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,44,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,44,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,45,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,45,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,46,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,46,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,147,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,147,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,48,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,48,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,149,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,149,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,50,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,50,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,51,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,51,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,52,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,52,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,53,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,53,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,54,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,54,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,55,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,55,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,56,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,56,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,157,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,157,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,58,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,58,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,59,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,59,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,160,3,circuit depth,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,160,3,gate count,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,61,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,61,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,62,3,circuit depth,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,62,3,gate count,27
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,163,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,163,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,64,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,64,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,65,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,65,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,66,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,66,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,67,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,67,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,68,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,68,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,169,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,169,3,gate count,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,70,3,circuit depth,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,70,3,gate count,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,71,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,71,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,72,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,72,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,73,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,73,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,474,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,474,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,75,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,75,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,76,3,circuit depth,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,76,3,gate count,23
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,77,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,77,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,78,3,circuit depth,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,78,3,gate count,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,179,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,179,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,380,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,380,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,81,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,81,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,82,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,82,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,83,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,83,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,84,3,circuit depth,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,84,3,gate count,26
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,85,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,85,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,186,3,circuit depth,7
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,186,3,gate count,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,87,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,87,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,88,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,88,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,89,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,89,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,90,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,90,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,291,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,291,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,92,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,92,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,93,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,93,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,94,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,94,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,95,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,95,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,96,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,96,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,97,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,97,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,98,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,98,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,99,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,99,3,gate count,23
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,,,circuit depth - ave,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,,,circuit depth - stdev,2.383
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,,,gate count - ave,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,ibm_rochester,100,,,gate count - stdev,3.665
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,0,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,0,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,1,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,1,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,2,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,2,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,3,3,circuit depth,7
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,3,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,4,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,4,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,105,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,105,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,6,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,6,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,107,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,107,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,8,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,8,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,9,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,9,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,10,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,10,3,gate count,24
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,11,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,11,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,12,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,12,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,13,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,13,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,14,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,14,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,15,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,15,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,16,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,16,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,117,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,117,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,18,3,circuit depth,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,18,3,gate count,25
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,119,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,119,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,20,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,20,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,121,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,121,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,22,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,22,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,123,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,123,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,24,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,24,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,125,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,125,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,26,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,26,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,27,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,27,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,28,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,28,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,129,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,129,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,30,3,circuit depth,7
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,30,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,31,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,31,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,32,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,32,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,33,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,33,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,34,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,34,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,35,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,35,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,36,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,36,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,37,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,37,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,138,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,138,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,39,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,39,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,40,3,circuit depth,5
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,40,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,41,3,circuit depth,7
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,41,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,42,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,42,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,143,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,143,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,44,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,44,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,45,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,45,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,46,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,46,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,47,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,47,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,48,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,48,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,49,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,49,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,50,3,circuit depth,5
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,50,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,151,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,151,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,152,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,152,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,53,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,53,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,154,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,154,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,55,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,55,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,56,3,circuit depth,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,56,3,gate count,24
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,57,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,57,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,58,3,circuit depth,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,58,3,gate count,24
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,59,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,59,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,60,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,60,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,61,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,61,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,62,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,62,3,gate count,15
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,163,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,163,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,64,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,64,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,65,3,circuit depth,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,65,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,66,3,circuit depth,5
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,66,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,67,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,67,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,68,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,68,3,gate count,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,69,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,69,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,70,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,70,3,gate count,18
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,171,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,171,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,72,3,circuit depth,6
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,72,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,73,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,73,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,74,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,74,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,75,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,75,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,176,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,176,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,77,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,77,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,78,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,78,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,279,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,279,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,80,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,80,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,381,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,381,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,82,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,82,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,383,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,383,3,gate count,22
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,84,3,circuit depth,7
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,84,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,85,3,circuit depth,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,85,3,gate count,20
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,86,3,circuit depth,5
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,86,3,gate count,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,87,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,87,3,gate count,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,88,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,88,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,189,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,189,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,90,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,90,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,191,3,circuit depth,8
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,191,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,92,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,92,3,gate count,14
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,93,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,93,3,gate count,16
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,94,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,94,3,gate count,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,95,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,95,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,96,3,circuit depth,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,96,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,197,3,circuit depth,11
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,197,3,gate count,19
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,98,3,circuit depth,12
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,98,3,gate count,21
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,99,3,circuit depth,9
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,99,3,gate count,13
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,,,circuit depth - ave,10
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,,,circuit depth - stdev,2.399
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,,,gate count - ave,17
ex1_226.qasm circuit benchmark,qiskit compilation,0.22.4,2023-01-17,rigetti_16q_aspen,100,,,gate count - stdev,3.81
