

================================================================
== Vitis HLS Report for 'lzw_stream'
================================================================
* Date:           Mon Nov 27 21:50:38 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        test_1127
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_269_1  |    32768|    32768|         1|          1|          1|  32768|       yes|
        |- VITIS_LOOP_278_1  |      512|      512|         1|          1|          1|    512|       yes|
        |- VITIS_LOOP_297_1  |      515|      515|         6|          2|          1|    256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 2, D = 6, States = { 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 12 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 6 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 14 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_11, i32 64, i32 0, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s1, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_4, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %file_buffer, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %file_buffer, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %total_bytes, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_18, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %total_bytes, void @empty_3, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_0, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%total_bytes_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %total_bytes"   --->   Operation 28 'read' 'total_bytes_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%file_buffer_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %file_buffer"   --->   Operation 29 'read' 'file_buffer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%length_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %length_r"   --->   Operation 30 'read' 'length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%s1_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %s1"   --->   Operation 31 'read' 's1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%hash_table = alloca i64 1" [Server/lzw_stream.cpp:322]   --->   Operation 32 'alloca' 'hash_table' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%my_assoc_mem_upper_key_mem = alloca i64 1" [Server/lzw_stream.cpp:323]   --->   Operation 33 'alloca' 'my_assoc_mem_upper_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%my_assoc_mem_middle_key_mem = alloca i64 1" [Server/lzw_stream.cpp:323]   --->   Operation 34 'alloca' 'my_assoc_mem_middle_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%my_assoc_mem_lower_key_mem = alloca i64 1" [Server/lzw_stream.cpp:323]   --->   Operation 35 'alloca' 'my_assoc_mem_lower_key_mem' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%my_assoc_mem_value = alloca i64 1" [Server/lzw_stream.cpp:323]   --->   Operation 36 'alloca' 'my_assoc_mem_value' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%br_ln269 = br void" [Server/lzw_stream.cpp:269]   --->   Operation 37 'br' 'br_ln269' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i16 %add_ln269, void %.split6, i16 0, void" [Server/lzw_stream.cpp:269]   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.01ns)   --->   "%add_ln269 = add i16 %i, i16 1" [Server/lzw_stream.cpp:269]   --->   Operation 39 'add' 'add_ln269' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln269 = icmp_eq  i16 %i, i16 32768" [Server/lzw_stream.cpp:269]   --->   Operation 41 'icmp' 'icmp_ln269' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln269 = br i1 %icmp_ln269, void %.split6, void %_ZL16clear_hash_tablePm.exit.i.i.preheader" [Server/lzw_stream.cpp:269]   --->   Operation 43 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_cast = zext i16 %i" [Server/lzw_stream.cpp:269]   --->   Operation 44 'zext' 'i_cast' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln269 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [Server/lzw_stream.cpp:269]   --->   Operation 45 'specloopname' 'specloopname_ln269' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%hash_table_addr = getelementptr i33 %hash_table, i64 0, i64 %i_cast" [Server/lzw_stream.cpp:272]   --->   Operation 46 'getelementptr' 'hash_table_addr' <Predicate = (!icmp_ln269)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.35ns)   --->   "%store_ln272 = store i33 0, i15 %hash_table_addr" [Server/lzw_stream.cpp:272]   --->   Operation 47 'store' 'store_ln272' <Predicate = (!icmp_ln269)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln269)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 49 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZL16clear_hash_tablePm.exit.i.i"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i_1 = phi i10 %add_ln278, void %.split4, i10 0, void %_ZL16clear_hash_tablePm.exit.i.i.preheader" [Server/lzw_stream.cpp:278]   --->   Operation 50 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.93ns)   --->   "%add_ln278 = add i10 %i_1, i10 1" [Server/lzw_stream.cpp:278]   --->   Operation 51 'add' 'add_ln278' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln278 = icmp_eq  i10 %i_1, i10 512" [Server/lzw_stream.cpp:278]   --->   Operation 53 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 54 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln278 = br i1 %icmp_ln278, void %.split4, void %_ZL9clear_memPmP9assoc_mem.exit.i.preheader" [Server/lzw_stream.cpp:278]   --->   Operation 55 'br' 'br_ln278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_1_cast = zext i10 %i_1" [Server/lzw_stream.cpp:278]   --->   Operation 56 'zext' 'i_1_cast' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln278 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Server/lzw_stream.cpp:278]   --->   Operation 57 'specloopname' 'specloopname_ln278' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%my_assoc_mem_upper_key_mem_addr = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 %i_1_cast" [Server/lzw_stream.cpp:281]   --->   Operation 58 'getelementptr' 'my_assoc_mem_upper_key_mem_addr' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.35ns)   --->   "%store_ln281 = store i64 0, i9 %my_assoc_mem_upper_key_mem_addr" [Server/lzw_stream.cpp:281]   --->   Operation 59 'store' 'store_ln281' <Predicate = (!icmp_ln278)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%my_assoc_mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %i_1_cast" [Server/lzw_stream.cpp:282]   --->   Operation 60 'getelementptr' 'my_assoc_mem_middle_key_mem_addr' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.35ns)   --->   "%store_ln282 = store i64 0, i9 %my_assoc_mem_middle_key_mem_addr" [Server/lzw_stream.cpp:282]   --->   Operation 61 'store' 'store_ln282' <Predicate = (!icmp_ln278)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%my_assoc_mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %i_1_cast" [Server/lzw_stream.cpp:283]   --->   Operation 62 'getelementptr' 'my_assoc_mem_lower_key_mem_addr' <Predicate = (!icmp_ln278)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.35ns)   --->   "%store_ln283 = store i64 0, i9 %my_assoc_mem_lower_key_mem_addr" [Server/lzw_stream.cpp:283]   --->   Operation 63 'store' 'store_ln283' <Predicate = (!icmp_ln278)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL16clear_hash_tablePm.exit.i.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln278)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.48>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_48 = alloca i32 1"   --->   Operation 65 'alloca' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%my_assoc_mem_fill = alloca i32 1"   --->   Operation 66 'alloca' 'my_assoc_mem_fill' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%my_assoc_mem_upper_key_mem_addr_1 = getelementptr i64 %my_assoc_mem_upper_key_mem, i64 0, i64 0" [Server/lzw_stream.cpp:87]   --->   Operation 67 'getelementptr' 'my_assoc_mem_upper_key_mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %my_assoc_mem_fill"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 69 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 0, i32 %empty_48"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_5 : Operation 70 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZL9clear_memPmP9assoc_mem.exit.i"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 6 <SV = 5> <Delay = 7.15>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i_2 = phi i9 %i_3, void %_ZL6insertPmP9assoc_memjjPb.exit.i, i9 0, void %_ZL9clear_memPmP9assoc_mem.exit.i.preheader"   --->   Operation 71 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.92ns)   --->   "%i_3 = add i9 %i_2, i9 1" [Server/lzw_stream.cpp:297]   --->   Operation 72 'add' 'i_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.85ns)   --->   "%icmp_ln297 = icmp_eq  i9 %i_2, i9 256" [Server/lzw_stream.cpp:297]   --->   Operation 74 'icmp' 'icmp_ln297' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_49 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 75 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %.split2, void %_ZL8init_memPmP9assoc_mem.exit" [Server/lzw_stream.cpp:297]   --->   Operation 76 'br' 'br_ln297' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln301_1 = trunc i9 %i_2" [Server/lzw_stream.cpp:301]   --->   Operation 77 'trunc' 'trunc_ln301_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i1.i3.i1, i1 %trunc_ln301_1, i5 0, i1 %trunc_ln301_1, i3 0, i1 %trunc_ln301_1" [Server/lzw_stream.cpp:18]   --->   Operation 78 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i11 %or_ln" [Server/lzw_stream.cpp:16]   --->   Operation 79 'zext' 'zext_ln16' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 1" [Server/lzw_stream.cpp:16]   --->   Operation 80 'bitselect' 'tmp' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i1 %tmp" [Server/lzw_stream.cpp:16]   --->   Operation 81 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.94ns)   --->   "%add_ln16 = add i12 %zext_ln16_1, i12 %zext_ln16" [Server/lzw_stream.cpp:16]   --->   Operation 82 'add' 'add_ln16' <Predicate = (!icmp_ln297)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i12 %add_ln16" [Server/lzw_stream.cpp:17]   --->   Operation 83 'zext' 'zext_ln17' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %add_ln16, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.08ns)   --->   "%add_ln17 = add i22 %shl_ln, i22 %zext_ln17" [Server/lzw_stream.cpp:17]   --->   Operation 85 'add' 'add_ln17' <Predicate = (!icmp_ln297)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln17, i32 6, i32 21" [Server/lzw_stream.cpp:18]   --->   Operation 86 'partselect' 'lshr_ln' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%zext_ln18 = zext i16 %lshr_ln" [Server/lzw_stream.cpp:18]   --->   Operation 87 'zext' 'zext_ln18' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%xor_ln18 = xor i22 %zext_ln18, i22 %add_ln17" [Server/lzw_stream.cpp:18]   --->   Operation 88 'xor' 'xor_ln18' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%zext_ln16_2 = zext i22 %xor_ln18" [Server/lzw_stream.cpp:16]   --->   Operation 89 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 2" [Server/lzw_stream.cpp:16]   --->   Operation 90 'bitselect' 'tmp_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_1)   --->   "%zext_ln16_3 = zext i1 %tmp_1" [Server/lzw_stream.cpp:16]   --->   Operation 91 'zext' 'zext_ln16_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln16_1 = add i23 %zext_ln16_3, i23 %zext_ln16_2" [Server/lzw_stream.cpp:16]   --->   Operation 92 'add' 'add_ln16_1' <Predicate = (!icmp_ln297)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i23 %add_ln16_1" [Server/lzw_stream.cpp:17]   --->   Operation 93 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i23 %add_ln16_1" [Server/lzw_stream.cpp:17]   --->   Operation 94 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln17_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln17, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 95 'bitconcatenate' 'shl_ln17_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i23 %add_ln16_1" [Server/lzw_stream.cpp:17]   --->   Operation 96 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln17_13 = trunc i23 %add_ln16_1" [Server/lzw_stream.cpp:17]   --->   Operation 97 'trunc' 'trunc_ln17_13' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_13, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 98 'bitconcatenate' 'trunc_ln1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.20ns)   --->   "%add_ln17_1 = add i32 %shl_ln17_1, i32 %zext_ln17_1" [Server/lzw_stream.cpp:17]   --->   Operation 99 'add' 'add_ln17_1' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%lshr_ln18_1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_1, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 100 'partselect' 'lshr_ln18_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_2)   --->   "%zext_ln18_1 = zext i26 %lshr_ln18_1" [Server/lzw_stream.cpp:18]   --->   Operation 101 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i23 %add_ln16_1" [Server/lzw_stream.cpp:18]   --->   Operation 102 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = trunc i23 %add_ln16_1" [Server/lzw_stream.cpp:18]   --->   Operation 103 'trunc' 'trunc_ln18_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_2, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 104 'bitconcatenate' 'trunc_ln18_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (1.13ns)   --->   "%add_ln18 = add i26 %trunc_ln1, i26 %zext_ln17_2" [Server/lzw_stream.cpp:18]   --->   Operation 105 'add' 'add_ln18' <Predicate = (!icmp_ln297)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_2)   --->   "%xor_ln18_1 = xor i32 %zext_ln18_1, i32 %add_ln17_1" [Server/lzw_stream.cpp:18]   --->   Operation 106 'xor' 'xor_ln18_1' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 3" [Server/lzw_stream.cpp:16]   --->   Operation 107 'bitselect' 'tmp_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_2)   --->   "%zext_ln16_4 = zext i1 %tmp_2" [Server/lzw_stream.cpp:16]   --->   Operation 108 'zext' 'zext_ln16_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.00ns)   --->   "%add_ln16_7 = add i15 %trunc_ln18_1, i15 %trunc_ln18" [Server/lzw_stream.cpp:16]   --->   Operation 109 'add' 'add_ln16_7' <Predicate = (!icmp_ln297)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln16_4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_1, i32 6, i32 20" [Server/lzw_stream.cpp:16]   --->   Operation 110 'partselect' 'trunc_ln16_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.33ns)   --->   "%xor_ln16 = xor i26 %lshr_ln18_1, i26 %add_ln18" [Server/lzw_stream.cpp:16]   --->   Operation 111 'xor' 'xor_ln16' <Predicate = (!icmp_ln297)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i1 %tmp_2" [Server/lzw_stream.cpp:16]   --->   Operation 112 'zext' 'zext_ln16_5' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln16_2 = add i32 %zext_ln16_4, i32 %xor_ln18_1" [Server/lzw_stream.cpp:16]   --->   Operation 113 'add' 'add_ln16_2' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_2)   --->   "%shl_ln17 = shl i32 %add_ln16_2, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 114 'shl' 'shl_ln17' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.42ns)   --->   "%xor_ln17 = xor i15 %trunc_ln16_4, i15 %add_ln16_7" [Server/lzw_stream.cpp:17]   --->   Operation 115 'xor' 'xor_ln17' <Predicate = (!icmp_ln297)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i1 %tmp_2" [Server/lzw_stream.cpp:17]   --->   Operation 116 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_11 = add i26 %zext_ln16_5, i26 %xor_ln16" [Server/lzw_stream.cpp:17]   --->   Operation 117 'add' 'add_ln17_11' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln17_14 = trunc i32 %add_ln16_2" [Server/lzw_stream.cpp:17]   --->   Operation 118 'trunc' 'trunc_ln17_14' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_14, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 119 'bitconcatenate' 'trunc_ln17_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_2 = add i32 %shl_ln17, i32 %add_ln16_2" [Server/lzw_stream.cpp:17]   --->   Operation 120 'add' 'add_ln17_2' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%lshr_ln18_2 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_2, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 121 'partselect' 'lshr_ln18_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_1 = add i15 %zext_ln17_3, i15 %xor_ln17" [Server/lzw_stream.cpp:18]   --->   Operation 122 'add' 'add_ln18_1' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln18_4 = trunc i32 %add_ln16_2" [Server/lzw_stream.cpp:18]   --->   Operation 123 'trunc' 'trunc_ln18_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln18_3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_4, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 124 'bitconcatenate' 'trunc_ln18_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln18_2 = add i26 %trunc_ln17_1, i26 %add_ln17_11" [Server/lzw_stream.cpp:18]   --->   Operation 125 'add' 'add_ln18_2' <Predicate = (!icmp_ln297)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 126 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln16_8 = add i15 %trunc_ln18_3, i15 %add_ln18_1" [Server/lzw_stream.cpp:16]   --->   Operation 126 'add' 'add_ln16_8' <Predicate = (!icmp_ln297)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln16_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_2, i32 6, i32 20" [Server/lzw_stream.cpp:16]   --->   Operation 127 'partselect' 'trunc_ln16_6' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.42ns)   --->   "%xor_ln17_1 = xor i15 %trunc_ln16_6, i15 %add_ln16_8" [Server/lzw_stream.cpp:17]   --->   Operation 128 'xor' 'xor_ln17_1' <Predicate = (!icmp_ln297)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL9clear_memPmP9assoc_mem.exit.i"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln297)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.21>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%zext_ln18_2 = zext i26 %lshr_ln18_2" [Server/lzw_stream.cpp:18]   --->   Operation 130 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%xor_ln18_2 = xor i32 %zext_ln18_2, i32 %add_ln17_2" [Server/lzw_stream.cpp:18]   --->   Operation 131 'xor' 'xor_ln18_2' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 4" [Server/lzw_stream.cpp:16]   --->   Operation 132 'bitselect' 'tmp_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_3)   --->   "%zext_ln16_6 = zext i1 %tmp_3" [Server/lzw_stream.cpp:16]   --->   Operation 133 'zext' 'zext_ln16_6' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.33ns)   --->   "%xor_ln16_1 = xor i26 %lshr_ln18_2, i26 %add_ln18_2" [Server/lzw_stream.cpp:16]   --->   Operation 134 'xor' 'xor_ln16_1' <Predicate = (!icmp_ln297)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i1 %tmp_3" [Server/lzw_stream.cpp:16]   --->   Operation 135 'zext' 'zext_ln16_7' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln16_3 = add i32 %zext_ln16_6, i32 %xor_ln18_2" [Server/lzw_stream.cpp:16]   --->   Operation 136 'add' 'add_ln16_3' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_3)   --->   "%shl_ln17_2 = shl i32 %add_ln16_3, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 137 'shl' 'shl_ln17_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i1 %tmp_3" [Server/lzw_stream.cpp:17]   --->   Operation 138 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_12 = add i26 %zext_ln16_7, i26 %xor_ln16_1" [Server/lzw_stream.cpp:17]   --->   Operation 139 'add' 'add_ln17_12' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln17_15 = trunc i32 %add_ln16_3" [Server/lzw_stream.cpp:17]   --->   Operation 140 'trunc' 'trunc_ln17_15' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_15, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 141 'bitconcatenate' 'trunc_ln17_2' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_3 = add i32 %shl_ln17_2, i32 %add_ln16_3" [Server/lzw_stream.cpp:17]   --->   Operation 142 'add' 'add_ln17_3' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%lshr_ln18_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_3, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 143 'partselect' 'lshr_ln18_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_4)   --->   "%zext_ln18_3 = zext i26 %lshr_ln18_3" [Server/lzw_stream.cpp:18]   --->   Operation 144 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i15 %zext_ln17_4, i15 %xor_ln17_1" [Server/lzw_stream.cpp:18]   --->   Operation 145 'add' 'add_ln18_3' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln18_6 = trunc i32 %add_ln16_3" [Server/lzw_stream.cpp:18]   --->   Operation 146 'trunc' 'trunc_ln18_6' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln18_5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_6, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 147 'bitconcatenate' 'trunc_ln18_5' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln18_4 = add i26 %trunc_ln17_2, i26 %add_ln17_12" [Server/lzw_stream.cpp:18]   --->   Operation 148 'add' 'add_ln18_4' <Predicate = (!icmp_ln297)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_4)   --->   "%xor_ln18_3 = xor i32 %zext_ln18_3, i32 %add_ln17_3" [Server/lzw_stream.cpp:18]   --->   Operation 149 'xor' 'xor_ln18_3' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 5" [Server/lzw_stream.cpp:16]   --->   Operation 150 'bitselect' 'tmp_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_4)   --->   "%zext_ln16_8 = zext i1 %tmp_4" [Server/lzw_stream.cpp:16]   --->   Operation 151 'zext' 'zext_ln16_8' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln16_9 = add i15 %trunc_ln18_5, i15 %add_ln18_3" [Server/lzw_stream.cpp:16]   --->   Operation 152 'add' 'add_ln16_9' <Predicate = (!icmp_ln297)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln16_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_3, i32 6, i32 20" [Server/lzw_stream.cpp:16]   --->   Operation 153 'partselect' 'trunc_ln16_8' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.33ns)   --->   "%xor_ln16_2 = xor i26 %lshr_ln18_3, i26 %add_ln18_4" [Server/lzw_stream.cpp:16]   --->   Operation 154 'xor' 'xor_ln16_2' <Predicate = (!icmp_ln297)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i1 %tmp_4" [Server/lzw_stream.cpp:16]   --->   Operation 155 'zext' 'zext_ln16_9' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln16_4 = add i32 %zext_ln16_8, i32 %xor_ln18_3" [Server/lzw_stream.cpp:16]   --->   Operation 156 'add' 'add_ln16_4' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_4)   --->   "%shl_ln17_3 = shl i32 %add_ln16_4, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 157 'shl' 'shl_ln17_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.42ns)   --->   "%xor_ln17_2 = xor i15 %trunc_ln16_8, i15 %add_ln16_9" [Server/lzw_stream.cpp:17]   --->   Operation 158 'xor' 'xor_ln17_2' <Predicate = (!icmp_ln297)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i1 %tmp_4" [Server/lzw_stream.cpp:17]   --->   Operation 159 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_13 = add i26 %zext_ln16_9, i26 %xor_ln16_2" [Server/lzw_stream.cpp:17]   --->   Operation 160 'add' 'add_ln17_13' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln17_16 = trunc i32 %add_ln16_4" [Server/lzw_stream.cpp:17]   --->   Operation 161 'trunc' 'trunc_ln17_16' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_16, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 162 'bitconcatenate' 'trunc_ln17_3' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_4 = add i32 %shl_ln17_3, i32 %add_ln16_4" [Server/lzw_stream.cpp:17]   --->   Operation 163 'add' 'add_ln17_4' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%lshr_ln18_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_4, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 164 'partselect' 'lshr_ln18_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_5)   --->   "%zext_ln18_4 = zext i26 %lshr_ln18_4" [Server/lzw_stream.cpp:18]   --->   Operation 165 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_5 = add i15 %zext_ln17_5, i15 %xor_ln17_2" [Server/lzw_stream.cpp:18]   --->   Operation 166 'add' 'add_ln18_5' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln18_8 = trunc i32 %add_ln16_4" [Server/lzw_stream.cpp:18]   --->   Operation 167 'trunc' 'trunc_ln18_8' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln18_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_8, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 168 'bitconcatenate' 'trunc_ln18_7' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i26 %trunc_ln17_3, i26 %add_ln17_13" [Server/lzw_stream.cpp:18]   --->   Operation 169 'add' 'add_ln18_6' <Predicate = (!icmp_ln297)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_5)   --->   "%xor_ln18_4 = xor i32 %zext_ln18_4, i32 %add_ln17_4" [Server/lzw_stream.cpp:18]   --->   Operation 170 'xor' 'xor_ln18_4' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 6" [Server/lzw_stream.cpp:16]   --->   Operation 171 'bitselect' 'tmp_5' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_5)   --->   "%zext_ln16_10 = zext i1 %tmp_5" [Server/lzw_stream.cpp:16]   --->   Operation 172 'zext' 'zext_ln16_10' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln16_10 = add i15 %trunc_ln18_7, i15 %add_ln18_5" [Server/lzw_stream.cpp:16]   --->   Operation 173 'add' 'add_ln16_10' <Predicate = (!icmp_ln297)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln16_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_4, i32 6, i32 20" [Server/lzw_stream.cpp:16]   --->   Operation 174 'partselect' 'trunc_ln16_s' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.33ns)   --->   "%xor_ln16_3 = xor i26 %lshr_ln18_4, i26 %add_ln18_6" [Server/lzw_stream.cpp:16]   --->   Operation 175 'xor' 'xor_ln16_3' <Predicate = (!icmp_ln297)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i1 %tmp_5" [Server/lzw_stream.cpp:16]   --->   Operation 176 'zext' 'zext_ln16_11' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln16_5 = add i32 %zext_ln16_10, i32 %xor_ln18_4" [Server/lzw_stream.cpp:16]   --->   Operation 177 'add' 'add_ln16_5' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_5)   --->   "%shl_ln17_4 = shl i32 %add_ln16_5, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 178 'shl' 'shl_ln17_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.42ns)   --->   "%xor_ln17_3 = xor i15 %trunc_ln16_s, i15 %add_ln16_10" [Server/lzw_stream.cpp:17]   --->   Operation 179 'xor' 'xor_ln17_3' <Predicate = (!icmp_ln297)> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i1 %tmp_5" [Server/lzw_stream.cpp:17]   --->   Operation 180 'zext' 'zext_ln17_6' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_14 = add i26 %zext_ln16_11, i26 %xor_ln16_3" [Server/lzw_stream.cpp:17]   --->   Operation 181 'add' 'add_ln17_14' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln17_17 = trunc i32 %add_ln16_5" [Server/lzw_stream.cpp:17]   --->   Operation 182 'trunc' 'trunc_ln17_17' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln17_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_17, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 183 'bitconcatenate' 'trunc_ln17_4' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_5 = add i32 %shl_ln17_4, i32 %add_ln16_5" [Server/lzw_stream.cpp:17]   --->   Operation 184 'add' 'add_ln17_5' <Predicate = (!icmp_ln297)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%lshr_ln18_5 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_5, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 185 'partselect' 'lshr_ln18_5' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_7 = add i15 %zext_ln17_6, i15 %xor_ln17_3" [Server/lzw_stream.cpp:18]   --->   Operation 186 'add' 'add_ln18_7' <Predicate = (!icmp_ln297)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln18_11 = trunc i32 %add_ln16_5" [Server/lzw_stream.cpp:18]   --->   Operation 187 'trunc' 'trunc_ln18_11' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln18_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_11, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 188 'bitconcatenate' 'trunc_ln18_9' <Predicate = (!icmp_ln297)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln18_8 = add i26 %trunc_ln17_4, i26 %add_ln17_14" [Server/lzw_stream.cpp:18]   --->   Operation 189 'add' 'add_ln18_8' <Predicate = (!icmp_ln297)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 190 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln16_11 = add i15 %trunc_ln18_9, i15 %add_ln18_7" [Server/lzw_stream.cpp:16]   --->   Operation 190 'add' 'add_ln16_11' <Predicate = (!icmp_ln297)> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_5, i32 6, i32 20" [Server/lzw_stream.cpp:16]   --->   Operation 191 'partselect' 'trunc_ln16_1' <Predicate = (!icmp_ln297)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_6)   --->   "%zext_ln18_5 = zext i26 %lshr_ln18_5" [Server/lzw_stream.cpp:18]   --->   Operation 192 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_6)   --->   "%xor_ln18_5 = xor i32 %zext_ln18_5, i32 %add_ln17_5" [Server/lzw_stream.cpp:18]   --->   Operation 193 'xor' 'xor_ln18_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 7" [Server/lzw_stream.cpp:16]   --->   Operation 194 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln16_6)   --->   "%zext_ln16_12 = zext i1 %tmp_6" [Server/lzw_stream.cpp:16]   --->   Operation 195 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.33ns)   --->   "%xor_ln16_4 = xor i26 %lshr_ln18_5, i26 %add_ln18_8" [Server/lzw_stream.cpp:16]   --->   Operation 196 'xor' 'xor_ln16_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i1 %tmp_6" [Server/lzw_stream.cpp:16]   --->   Operation 197 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln16_6 = add i32 %zext_ln16_12, i32 %xor_ln18_5" [Server/lzw_stream.cpp:16]   --->   Operation 198 'add' 'add_ln16_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_6)   --->   "%shl_ln17_5 = shl i32 %add_ln16_6, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 199 'shl' 'shl_ln17_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.42ns)   --->   "%xor_ln17_4 = xor i15 %trunc_ln16_1, i15 %add_ln16_11" [Server/lzw_stream.cpp:17]   --->   Operation 200 'xor' 'xor_ln17_4' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i1 %tmp_6" [Server/lzw_stream.cpp:17]   --->   Operation 201 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_15 = add i26 %zext_ln16_13, i26 %xor_ln16_4" [Server/lzw_stream.cpp:17]   --->   Operation 202 'add' 'add_ln17_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln17_18 = trunc i32 %add_ln16_6" [Server/lzw_stream.cpp:17]   --->   Operation 203 'trunc' 'trunc_ln17_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln17_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_18, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 204 'bitconcatenate' 'trunc_ln17_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_6 = add i32 %shl_ln17_5, i32 %add_ln16_6" [Server/lzw_stream.cpp:17]   --->   Operation 205 'add' 'add_ln17_6' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln18_6 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_6, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 206 'partselect' 'lshr_ln18_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i26 %lshr_ln18_6" [Server/lzw_stream.cpp:18]   --->   Operation 207 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_9 = add i15 %zext_ln17_7, i15 %xor_ln17_4" [Server/lzw_stream.cpp:18]   --->   Operation 208 'add' 'add_ln18_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln18_13 = trunc i32 %add_ln16_6" [Server/lzw_stream.cpp:18]   --->   Operation 209 'trunc' 'trunc_ln18_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln18_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_13, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 210 'bitconcatenate' 'trunc_ln18_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln18_10 = add i26 %trunc_ln17_5, i26 %add_ln17_15" [Server/lzw_stream.cpp:18]   --->   Operation 211 'add' 'add_ln18_10' <Predicate = true> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 212 [1/1] (0.40ns)   --->   "%xor_ln18_6 = xor i32 %zext_ln18_6, i32 %add_ln17_6" [Server/lzw_stream.cpp:18]   --->   Operation 212 'xor' 'xor_ln18_6' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_7)   --->   "%shl_ln17_6 = shl i32 %xor_ln18_6, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 213 'shl' 'shl_ln17_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%add_ln17_16 = add i15 %trunc_ln18_s, i15 %add_ln18_9" [Server/lzw_stream.cpp:17]   --->   Operation 214 'add' 'add_ln17_16' <Predicate = true> <Delay = 0.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_17)   --->   "%trunc_ln17_6 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_6, i32 6, i32 20" [Server/lzw_stream.cpp:17]   --->   Operation 215 'partselect' 'trunc_ln17_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_11)   --->   "%xor_ln17_5 = xor i26 %lshr_ln18_6, i26 %add_ln18_10" [Server/lzw_stream.cpp:17]   --->   Operation 216 'xor' 'xor_ln17_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_11)   --->   "%trunc_ln17_19 = trunc i32 %xor_ln18_6" [Server/lzw_stream.cpp:17]   --->   Operation 217 'trunc' 'trunc_ln17_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_11)   --->   "%trunc_ln17_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_19, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 218 'bitconcatenate' 'trunc_ln17_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_7 = add i32 %shl_ln17_6, i32 %xor_ln18_6" [Server/lzw_stream.cpp:17]   --->   Operation 219 'add' 'add_ln17_7' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%lshr_ln18_7 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_7, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 220 'partselect' 'lshr_ln18_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i26 %lshr_ln18_7" [Server/lzw_stream.cpp:18]   --->   Operation 221 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_17)   --->   "%xor_ln18_11 = xor i15 %trunc_ln17_6, i15 %add_ln17_16" [Server/lzw_stream.cpp:18]   --->   Operation 222 'xor' 'xor_ln18_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_17)   --->   "%trunc_ln18_15 = trunc i32 %xor_ln18_6" [Server/lzw_stream.cpp:18]   --->   Operation 223 'trunc' 'trunc_ln18_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_17)   --->   "%trunc_ln18_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_15, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 224 'bitconcatenate' 'trunc_ln18_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 225 [1/1] (1.13ns) (out node of the LUT)   --->   "%add_ln18_11 = add i26 %trunc_ln17_7, i26 %xor_ln17_5" [Server/lzw_stream.cpp:18]   --->   Operation 225 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.40ns)   --->   "%xor_ln18_7 = xor i32 %zext_ln18_7, i32 %add_ln17_7" [Server/lzw_stream.cpp:18]   --->   Operation 226 'xor' 'xor_ln18_7' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_8)   --->   "%shl_ln17_7 = shl i32 %xor_ln18_7, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 227 'shl' 'shl_ln17_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln17_17 = add i15 %trunc_ln18_10, i15 %xor_ln18_11" [Server/lzw_stream.cpp:17]   --->   Operation 228 'add' 'add_ln17_17' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_18)   --->   "%trunc_ln17_8 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_7, i32 6, i32 20" [Server/lzw_stream.cpp:17]   --->   Operation 229 'partselect' 'trunc_ln17_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_12)   --->   "%xor_ln17_6 = xor i26 %lshr_ln18_7, i26 %add_ln18_11" [Server/lzw_stream.cpp:17]   --->   Operation 230 'xor' 'xor_ln17_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_12)   --->   "%trunc_ln17_20 = trunc i32 %xor_ln18_7" [Server/lzw_stream.cpp:17]   --->   Operation 231 'trunc' 'trunc_ln17_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_12)   --->   "%trunc_ln17_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_20, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 232 'bitconcatenate' 'trunc_ln17_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 233 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_8 = add i32 %shl_ln17_7, i32 %xor_ln18_7" [Server/lzw_stream.cpp:17]   --->   Operation 233 'add' 'add_ln17_8' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns)   --->   "%lshr_ln18_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_8, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 234 'partselect' 'lshr_ln18_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i26 %lshr_ln18_8" [Server/lzw_stream.cpp:18]   --->   Operation 235 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_18)   --->   "%xor_ln18_12 = xor i15 %trunc_ln17_8, i15 %add_ln17_17" [Server/lzw_stream.cpp:18]   --->   Operation 236 'xor' 'xor_ln18_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_18)   --->   "%trunc_ln18_17 = trunc i32 %xor_ln18_7" [Server/lzw_stream.cpp:18]   --->   Operation 237 'trunc' 'trunc_ln18_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_18)   --->   "%trunc_ln18_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_17, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 238 'bitconcatenate' 'trunc_ln18_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (1.13ns) (out node of the LUT)   --->   "%add_ln18_12 = add i26 %trunc_ln17_9, i26 %xor_ln17_6" [Server/lzw_stream.cpp:18]   --->   Operation 239 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.40ns)   --->   "%xor_ln18_8 = xor i32 %zext_ln18_8, i32 %add_ln17_8" [Server/lzw_stream.cpp:18]   --->   Operation 240 'xor' 'xor_ln18_8' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln17_18 = add i15 %trunc_ln18_12, i15 %xor_ln18_12" [Server/lzw_stream.cpp:17]   --->   Operation 241 'add' 'add_ln17_18' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_19)   --->   "%trunc_ln17_s = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_8, i32 6, i32 20" [Server/lzw_stream.cpp:17]   --->   Operation 242 'partselect' 'trunc_ln17_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_13)   --->   "%xor_ln17_7 = xor i26 %lshr_ln18_8, i26 %add_ln18_12" [Server/lzw_stream.cpp:17]   --->   Operation 243 'xor' 'xor_ln17_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_13)   --->   "%trunc_ln17_21 = trunc i32 %xor_ln18_8" [Server/lzw_stream.cpp:17]   --->   Operation 244 'trunc' 'trunc_ln17_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_13)   --->   "%trunc_ln17_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_21, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 245 'bitconcatenate' 'trunc_ln17_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_19)   --->   "%xor_ln18_13 = xor i15 %trunc_ln17_s, i15 %add_ln17_18" [Server/lzw_stream.cpp:18]   --->   Operation 246 'xor' 'xor_ln18_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_19)   --->   "%trunc_ln18_21 = trunc i32 %xor_ln18_8" [Server/lzw_stream.cpp:18]   --->   Operation 247 'trunc' 'trunc_ln18_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_19)   --->   "%trunc_ln18_14 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_21, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 248 'bitconcatenate' 'trunc_ln18_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (1.13ns) (out node of the LUT)   --->   "%add_ln18_13 = add i26 %trunc_ln17_10, i26 %xor_ln17_7" [Server/lzw_stream.cpp:18]   --->   Operation 249 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln17_19 = add i15 %trunc_ln18_14, i15 %xor_ln18_13" [Server/lzw_stream.cpp:17]   --->   Operation 250 'add' 'add_ln17_19' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.04>
ST_9 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_9)   --->   "%shl_ln17_8 = shl i32 %xor_ln18_8, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 251 'shl' 'shl_ln17_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 252 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_9 = add i32 %shl_ln17_8, i32 %xor_ln18_8" [Server/lzw_stream.cpp:17]   --->   Operation 252 'add' 'add_ln17_9' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%lshr_ln18_9 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_9, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 253 'partselect' 'lshr_ln18_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i26 %lshr_ln18_9" [Server/lzw_stream.cpp:18]   --->   Operation 254 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.40ns)   --->   "%xor_ln18_9 = xor i32 %zext_ln18_9, i32 %add_ln17_9" [Server/lzw_stream.cpp:18]   --->   Operation 255 'xor' 'xor_ln18_9' <Predicate = true> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_10)   --->   "%shl_ln17_9 = shl i32 %xor_ln18_9, i32 10" [Server/lzw_stream.cpp:17]   --->   Operation 256 'shl' 'shl_ln17_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_15)   --->   "%trunc_ln17_11 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_9, i32 6, i32 20" [Server/lzw_stream.cpp:17]   --->   Operation 257 'partselect' 'trunc_ln17_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_14)   --->   "%xor_ln17_8 = xor i26 %lshr_ln18_9, i26 %add_ln18_13" [Server/lzw_stream.cpp:17]   --->   Operation 258 'xor' 'xor_ln17_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_14)   --->   "%trunc_ln17_22 = trunc i32 %xor_ln18_9" [Server/lzw_stream.cpp:17]   --->   Operation 259 'trunc' 'trunc_ln17_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_14)   --->   "%trunc_ln17_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %trunc_ln17_22, i10 0" [Server/lzw_stream.cpp:17]   --->   Operation 260 'bitconcatenate' 'trunc_ln17_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln17_10 = add i32 %shl_ln17_9, i32 %xor_ln18_9" [Server/lzw_stream.cpp:17]   --->   Operation 261 'add' 'add_ln17_10' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_15)   --->   "%xor_ln18_14 = xor i15 %trunc_ln17_11, i15 %add_ln17_19" [Server/lzw_stream.cpp:18]   --->   Operation 262 'xor' 'xor_ln18_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_15)   --->   "%trunc_ln18_22 = trunc i32 %xor_ln18_9" [Server/lzw_stream.cpp:18]   --->   Operation 263 'trunc' 'trunc_ln18_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_15)   --->   "%trunc_ln18_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i10, i5 %trunc_ln18_22, i10 0" [Server/lzw_stream.cpp:18]   --->   Operation 264 'bitconcatenate' 'trunc_ln18_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (1.13ns) (out node of the LUT)   --->   "%add_ln18_14 = add i26 %trunc_ln17_12, i26 %xor_ln17_8" [Server/lzw_stream.cpp:18]   --->   Operation 265 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln18_18 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %add_ln17_10, i32 6, i32 31" [Server/lzw_stream.cpp:18]   --->   Operation 266 'partselect' 'trunc_ln18_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln18_15 = add i15 %trunc_ln18_16, i15 %xor_ln18_14" [Server/lzw_stream.cpp:18]   --->   Operation 267 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%trunc_ln18_19 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %add_ln17_10, i32 6, i32 20" [Server/lzw_stream.cpp:18]   --->   Operation 268 'partselect' 'trunc_ln18_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 269 [1/1] (0.33ns)   --->   "%xor_ln18_10 = xor i26 %trunc_ln18_18, i26 %add_ln18_14" [Server/lzw_stream.cpp:18]   --->   Operation 269 'xor' 'xor_ln18_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node hashed)   --->   "%shl_ln20 = shl i26 %xor_ln18_10, i26 3" [Server/lzw_stream.cpp:20]   --->   Operation 270 'shl' 'shl_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%xor_ln20 = xor i15 %trunc_ln18_19, i15 %add_ln18_15" [Server/lzw_stream.cpp:20]   --->   Operation 271 'xor' 'xor_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%trunc_ln20 = trunc i26 %xor_ln18_10" [Server/lzw_stream.cpp:20]   --->   Operation 272 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln10)   --->   "%trunc_ln3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln20, i3 0" [Server/lzw_stream.cpp:20]   --->   Operation 273 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 274 [1/1] (1.13ns) (out node of the LUT)   --->   "%hashed = add i26 %shl_ln20, i26 %xor_ln18_10" [Server/lzw_stream.cpp:20]   --->   Operation 274 'add' 'hashed' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 275 [1/1] (1.00ns) (out node of the LUT)   --->   "%add_ln10 = add i15 %trunc_ln3, i15 %xor_ln20" [Server/lzw_stream.cpp:10]   --->   Operation 275 'add' 'add_ln10' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i26.i32.i32, i26 %hashed, i32 11, i32 25" [Server/lzw_stream.cpp:21]   --->   Operation 276 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.42ns)   --->   "%hashed_1 = xor i15 %trunc_ln4, i15 %add_ln10" [Server/lzw_stream.cpp:21]   --->   Operation 277 'xor' 'hashed_1' <Predicate = true> <Delay = 0.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i15 %hashed_1" [Server/lzw_stream.cpp:60]   --->   Operation 278 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%hash_table_addr_1 = getelementptr i33 %hash_table, i64 0, i64 %zext_ln60" [Server/lzw_stream.cpp:60]   --->   Operation 279 'getelementptr' 'hash_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [2/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr_1" [Server/lzw_stream.cpp:60]   --->   Operation 280 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>

State 10 <SV = 9> <Delay = 2.70>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%specloopname_ln297 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [Server/lzw_stream.cpp:297]   --->   Operation 281 'specloopname' 'specloopname_ln297' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%value = trunc i9 %i_2" [Server/lzw_stream.cpp:301]   --->   Operation 282 'trunc' 'value' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln301 = shl i9 %i_2, i9 8" [Server/lzw_stream.cpp:301]   --->   Operation 283 'shl' 'shl_ln301' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %i_2, i32 1, i32 7" [Server/lzw_stream.cpp:16]   --->   Operation 284 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/2] (1.35ns)   --->   "%lookup = load i15 %hash_table_addr_1" [Server/lzw_stream.cpp:60]   --->   Operation 285 'load' 'lookup' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%valid = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %lookup, i32 32" [Server/lzw_stream.cpp:61]   --->   Operation 286 'bitselect' 'valid' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %valid, void %_ZL6insertPmP9assoc_memjjPb.exit.i.critedge, void %_ZL11hash_insertPmjjPb.exit.i.i" [Server/lzw_stream.cpp:63]   --->   Operation 287 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i5.i8.i4.i8.i8, i5 16, i8 %value, i4 0, i8 %value, i8 0" [Server/lzw_stream.cpp:70]   --->   Operation 288 'bitconcatenate' 'or_ln1' <Predicate = (!valid)> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (1.35ns)   --->   "%store_ln70 = store i33 %or_ln1, i15 %hash_table_addr_1" [Server/lzw_stream.cpp:70]   --->   Operation 289 'store' 'store_ln70' <Predicate = (!valid)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 33> <Depth = 32768> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL6insertPmP9assoc_memjjPb.exit.i"   --->   Operation 290 'br' 'br_ln0' <Predicate = (!valid)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_48" [Server/lzw_stream.cpp:85]   --->   Operation 291 'load' 'p_load' <Predicate = (valid)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %value" [Server/lzw_stream.cpp:79]   --->   Operation 292 'zext' 'zext_ln79' <Predicate = (valid)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %p_load, i32 6, i32 31" [Server/lzw_stream.cpp:85]   --->   Operation 293 'partselect' 'tmp_8' <Predicate = (valid)> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (1.01ns)   --->   "%icmp_ln85 = icmp_eq  i26 %tmp_8, i26 0" [Server/lzw_stream.cpp:85]   --->   Operation 294 'icmp' 'icmp_ln85' <Predicate = (valid)> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %_ZL6insertPmP9assoc_memjjPb.exit.i, void" [Server/lzw_stream.cpp:85]   --->   Operation 295 'br' 'br_ln85' <Predicate = (valid)> <Delay = 0.00>
ST_10 : Operation 296 [2/2] (1.35ns)   --->   "%my_assoc_mem_upper_key_mem_load = load i9 %my_assoc_mem_upper_key_mem_addr_1" [Server/lzw_stream.cpp:87]   --->   Operation 296 'load' 'my_assoc_mem_upper_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %trunc_ln" [Server/lzw_stream.cpp:88]   --->   Operation 297 'zext' 'zext_ln88' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.00ns)   --->   "%mem_middle_key_mem_addr = getelementptr i64 %my_assoc_mem_middle_key_mem, i64 0, i64 %zext_ln88" [Server/lzw_stream.cpp:88]   --->   Operation 298 'getelementptr' 'mem_middle_key_mem_addr' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 299 [2/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/lzw_stream.cpp:88]   --->   Operation 299 'load' 'mem_middle_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i9 %shl_ln301" [Server/lzw_stream.cpp:89]   --->   Operation 300 'zext' 'zext_ln89' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%mem_lower_key_mem_addr = getelementptr i64 %my_assoc_mem_lower_key_mem, i64 0, i64 %zext_ln89" [Server/lzw_stream.cpp:89]   --->   Operation 301 'getelementptr' 'mem_lower_key_mem_addr' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 302 [2/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/lzw_stream.cpp:89]   --->   Operation 302 'load' 'mem_lower_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %p_load" [Server/lzw_stream.cpp:90]   --->   Operation 303 'zext' 'zext_ln90' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%mem_value_addr = getelementptr i12 %my_assoc_mem_value, i64 0, i64 %zext_ln90" [Server/lzw_stream.cpp:90]   --->   Operation 304 'getelementptr' 'mem_value_addr' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.79ns)   --->   "%store_ln90 = store i12 %zext_ln79, i6 %mem_value_addr" [Server/lzw_stream.cpp:90]   --->   Operation 305 'store' 'store_ln90' <Predicate = (valid & icmp_ln85)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 64> <RAM>
ST_10 : Operation 306 [1/1] (1.20ns)   --->   "%add_ln91 = add i32 %p_load, i32 1" [Server/lzw_stream.cpp:91]   --->   Operation 306 'add' 'add_ln91' <Predicate = (valid & icmp_ln85)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 307 [1/1] (0.48ns)   --->   "%store_ln95 = store i32 %add_ln91, i32 %my_assoc_mem_fill" [Server/lzw_stream.cpp:95]   --->   Operation 307 'store' 'store_ln95' <Predicate = (valid & icmp_ln85)> <Delay = 0.48>
ST_10 : Operation 308 [1/1] (0.48ns)   --->   "%store_ln95 = store i32 %add_ln91, i32 %empty_48" [Server/lzw_stream.cpp:95]   --->   Operation 308 'store' 'store_ln95' <Predicate = (valid & icmp_ln85)> <Delay = 0.48>

State 11 <SV = 10> <Delay = 3.24>
ST_11 : Operation 309 [1/1] (1.45ns)   --->   "%shl_ln87 = shl i32 1, i32 %p_load" [Server/lzw_stream.cpp:87]   --->   Operation 309 'shl' 'shl_ln87' <Predicate = (valid & icmp_ln85)> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %shl_ln87" [Server/lzw_stream.cpp:87]   --->   Operation 310 'sext' 'sext_ln87' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>
ST_11 : Operation 311 [1/2] (1.35ns)   --->   "%my_assoc_mem_upper_key_mem_load = load i9 %my_assoc_mem_upper_key_mem_addr_1" [Server/lzw_stream.cpp:87]   --->   Operation 311 'load' 'my_assoc_mem_upper_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 312 [1/1] (0.44ns)   --->   "%or_ln87 = or i64 %my_assoc_mem_upper_key_mem_load, i64 %sext_ln87" [Server/lzw_stream.cpp:87]   --->   Operation 312 'or' 'or_ln87' <Predicate = (valid & icmp_ln85)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 313 [1/1] (1.35ns)   --->   "%store_ln87 = store i64 %or_ln87, i9 %my_assoc_mem_upper_key_mem_addr_1" [Server/lzw_stream.cpp:87]   --->   Operation 313 'store' 'store_ln87' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 314 [1/2] (1.35ns)   --->   "%mem_middle_key_mem_load = load i9 %mem_middle_key_mem_addr" [Server/lzw_stream.cpp:88]   --->   Operation 314 'load' 'mem_middle_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 315 [1/1] (0.44ns)   --->   "%or_ln88 = or i64 %mem_middle_key_mem_load, i64 %sext_ln87" [Server/lzw_stream.cpp:88]   --->   Operation 315 'or' 'or_ln88' <Predicate = (valid & icmp_ln85)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (1.35ns)   --->   "%store_ln88 = store i64 %or_ln88, i9 %mem_middle_key_mem_addr" [Server/lzw_stream.cpp:88]   --->   Operation 316 'store' 'store_ln88' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 317 [1/2] (1.35ns)   --->   "%mem_lower_key_mem_load = load i9 %mem_lower_key_mem_addr" [Server/lzw_stream.cpp:89]   --->   Operation 317 'load' 'mem_lower_key_mem_load' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 318 [1/1] (0.44ns)   --->   "%or_ln89 = or i64 %mem_lower_key_mem_load, i64 %sext_ln87" [Server/lzw_stream.cpp:89]   --->   Operation 318 'or' 'or_ln89' <Predicate = (valid & icmp_ln85)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 319 [1/1] (1.35ns)   --->   "%store_ln89 = store i64 %or_ln89, i9 %mem_lower_key_mem_addr" [Server/lzw_stream.cpp:89]   --->   Operation 319 'store' 'store_ln89' <Predicate = (valid & icmp_ln85)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZL6insertPmP9assoc_memjjPb.exit.i" [Server/lzw_stream.cpp:95]   --->   Operation 320 'br' 'br_ln95' <Predicate = (valid & icmp_ln85)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%my_assoc_mem_fill_load = load i32 %my_assoc_mem_fill" [Server/lzw_stream.cpp:326]   --->   Operation 321 'load' 'my_assoc_mem_fill_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [2/2] (0.00ns)   --->   "%call_ln326 = call void @hardware_encoder, i32 %gmem, i64 %s1_read, i32 %length_read, i64 %file_buffer_read, i64 %total_bytes_read, i33 %hash_table, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i32 %my_assoc_mem_fill_load" [Server/lzw_stream.cpp:326]   --->   Operation 322 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln326 = call void @hardware_encoder, i32 %gmem, i64 %s1_read, i32 %length_read, i64 %file_buffer_read, i64 %total_bytes_read, i33 %hash_table, i64 %my_assoc_mem_upper_key_mem, i64 %my_assoc_mem_middle_key_mem, i64 %my_assoc_mem_lower_key_mem, i12 %my_assoc_mem_value, i32 %my_assoc_mem_fill_load" [Server/lzw_stream.cpp:326]   --->   Operation 323 'call' 'call_ln326' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 324 [1/1] (0.00ns)   --->   "%ret_ln327 = ret" [Server/lzw_stream.cpp:327]   --->   Operation 324 'ret' 'ret_ln327' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	wire read on port 'total_bytes' [20]  (1 ns)

 <State 2>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', Server/lzw_stream.cpp:269) with incoming values : ('add_ln269', Server/lzw_stream.cpp:269) [31]  (0 ns)
	'getelementptr' operation ('hash_table_addr', Server/lzw_stream.cpp:272) [40]  (0 ns)
	'store' operation ('store_ln272', Server/lzw_stream.cpp:272) of constant 0 on array 'hash_table', Server/lzw_stream.cpp:322 [41]  (1.35 ns)
	blocking operation 0.866 ns on control path)

 <State 3>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', Server/lzw_stream.cpp:278) with incoming values : ('add_ln278', Server/lzw_stream.cpp:278) [46]  (0.489 ns)

 <State 4>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', Server/lzw_stream.cpp:278) with incoming values : ('add_ln278', Server/lzw_stream.cpp:278) [46]  (0 ns)
	'getelementptr' operation ('my_assoc_mem_upper_key_mem_addr', Server/lzw_stream.cpp:281) [55]  (0 ns)
	'store' operation ('store_ln281', Server/lzw_stream.cpp:281) of constant 0 on array 'my_assoc_mem.upper_key_mem', Server/lzw_stream.cpp:323 [56]  (1.35 ns)
	blocking operation 0.859 ns on control path)

 <State 5>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('my_assoc_mem.fill') [64]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'my_assoc_mem.fill' [66]  (0.489 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', Server/lzw_stream.cpp:297) [70]  (0 ns)
	'add' operation ('add_ln16', Server/lzw_stream.cpp:16) [86]  (0.948 ns)
	'add' operation ('add_ln17', Server/lzw_stream.cpp:17) [89]  (1.09 ns)
	'xor' operation ('xor_ln18', Server/lzw_stream.cpp:18) [92]  (0 ns)
	'add' operation ('add_ln16_1', Server/lzw_stream.cpp:16) [96]  (1.09 ns)
	'add' operation ('add_ln17_1', Server/lzw_stream.cpp:17) [103]  (1.2 ns)
	'xor' operation ('xor_ln18_1', Server/lzw_stream.cpp:18) [110]  (0 ns)
	'add' operation ('add_ln16_2', Server/lzw_stream.cpp:16) [117]  (1.2 ns)
	'add' operation ('add_ln17_2', Server/lzw_stream.cpp:17) [124]  (1.2 ns)
	'xor' operation ('xor_ln17_1', Server/lzw_stream.cpp:17) [140]  (0.421 ns)

 <State 7>: 7.22ns
The critical path consists of the following:
	'xor' operation ('xor_ln18_2', Server/lzw_stream.cpp:18) [131]  (0 ns)
	'add' operation ('add_ln16_3', Server/lzw_stream.cpp:16) [138]  (1.2 ns)
	'add' operation ('add_ln17_3', Server/lzw_stream.cpp:17) [145]  (1.2 ns)
	'xor' operation ('xor_ln18_3', Server/lzw_stream.cpp:18) [152]  (0 ns)
	'add' operation ('add_ln16_4', Server/lzw_stream.cpp:16) [159]  (1.2 ns)
	'add' operation ('add_ln17_4', Server/lzw_stream.cpp:17) [166]  (1.2 ns)
	'xor' operation ('xor_ln18_4', Server/lzw_stream.cpp:18) [173]  (0 ns)
	'add' operation ('add_ln16_5', Server/lzw_stream.cpp:16) [180]  (1.2 ns)
	'add' operation ('add_ln17_5', Server/lzw_stream.cpp:17) [187]  (1.2 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'xor' operation ('xor_ln18_5', Server/lzw_stream.cpp:18) [194]  (0 ns)
	'add' operation ('add_ln16_6', Server/lzw_stream.cpp:16) [201]  (1.2 ns)
	'add' operation ('add_ln17_6', Server/lzw_stream.cpp:17) [208]  (1.2 ns)
	'xor' operation ('xor_ln18_6', Server/lzw_stream.cpp:18) [215]  (0.401 ns)
	'add' operation ('add_ln17_7', Server/lzw_stream.cpp:17) [222]  (1.2 ns)
	'xor' operation ('xor_ln18_7', Server/lzw_stream.cpp:18) [229]  (0.401 ns)
	'add' operation ('add_ln17_8', Server/lzw_stream.cpp:17) [236]  (1.2 ns)
	'xor' operation ('xor_ln18_8', Server/lzw_stream.cpp:18) [243]  (0.401 ns)
	'add' operation ('add_ln18_13', Server/lzw_stream.cpp:18) [256]  (1.13 ns)

 <State 9>: 6.04ns
The critical path consists of the following:
	'shl' operation ('shl_ln17_8', Server/lzw_stream.cpp:17) [244]  (0 ns)
	'add' operation ('add_ln17_9', Server/lzw_stream.cpp:17) [250]  (1.2 ns)
	'xor' operation ('xor_ln18_9', Server/lzw_stream.cpp:18) [257]  (0.401 ns)
	'add' operation ('add_ln17_10', Server/lzw_stream.cpp:17) [264]  (1.2 ns)
	'xor' operation ('xor_ln18_10', Server/lzw_stream.cpp:18) [272]  (0.332 ns)
	'add' operation ('hashed', Server/lzw_stream.cpp:20) [277]  (1.13 ns)
	'xor' operation ('hashed', Server/lzw_stream.cpp:21) [280]  (0.421 ns)
	'getelementptr' operation ('hash_table_addr_1', Server/lzw_stream.cpp:60) [282]  (0 ns)
	'load' operation ('lookup', Server/lzw_stream.cpp:60) on array 'hash_table', Server/lzw_stream.cpp:322 [283]  (1.35 ns)

 <State 10>: 2.7ns
The critical path consists of the following:
	'load' operation ('p_load', Server/lzw_stream.cpp:85) on local variable 'empty_48' [291]  (0 ns)
	'add' operation ('add_ln91', Server/lzw_stream.cpp:91) [315]  (1.2 ns)
	'store' operation ('store_ln95', Server/lzw_stream.cpp:95) of variable 'add_ln91', Server/lzw_stream.cpp:91 on local variable 'my_assoc_mem.fill' [316]  (0.489 ns)
	blocking operation 1.01 ns on control path)

 <State 11>: 3.25ns
The critical path consists of the following:
	'shl' operation ('shl_ln87', Server/lzw_stream.cpp:87) [297]  (1.45 ns)
	'or' operation ('or_ln87', Server/lzw_stream.cpp:87) [300]  (0.441 ns)
	'store' operation ('store_ln87', Server/lzw_stream.cpp:87) of variable 'or_ln87', Server/lzw_stream.cpp:87 on array 'my_assoc_mem.upper_key_mem', Server/lzw_stream.cpp:323 [301]  (1.35 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
