Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Mar  6 18:57:53 2025
| Host         : ece45 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file alu_tester_timing_summary_routed.rpt -pb alu_tester_timing_summary_routed.pb -rpx alu_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_tester
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.144        0.000                      0                  209        0.177        0.000                      0                  209        3.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.144        0.000                      0                  209        0.177        0.000                      0                  209        3.500        0.000                       0                   110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 deb2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  deb2/counter_reg[16]/Q
                         net (fo=2, routed)           0.850     6.729    deb2/counter_reg[16]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.853 f  deb2/counter[0]_i_7__1/O
                         net (fo=2, routed)           0.681     7.534    deb2/counter[0]_i_7__1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  deb2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.426     8.084    deb2/counter[0]_i_4__1_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  deb2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.805     9.013    deb2/counter[0]_i_2__1_n_0
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[0]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.157    deb2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 deb2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  deb2/counter_reg[16]/Q
                         net (fo=2, routed)           0.850     6.729    deb2/counter_reg[16]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.853 f  deb2/counter[0]_i_7__1/O
                         net (fo=2, routed)           0.681     7.534    deb2/counter[0]_i_7__1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  deb2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.426     8.084    deb2/counter[0]_i_4__1_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  deb2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.805     9.013    deb2/counter[0]_i_2__1_n_0
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[1]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.157    deb2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 deb2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  deb2/counter_reg[16]/Q
                         net (fo=2, routed)           0.850     6.729    deb2/counter_reg[16]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.853 f  deb2/counter[0]_i_7__1/O
                         net (fo=2, routed)           0.681     7.534    deb2/counter[0]_i_7__1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  deb2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.426     8.084    deb2/counter[0]_i_4__1_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  deb2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.805     9.013    deb2/counter[0]_i_2__1_n_0
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[2]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.157    deb2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 deb2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 0.828ns (23.063%)  route 2.762ns (76.937%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.879 f  deb2/counter_reg[16]/Q
                         net (fo=2, routed)           0.850     6.729    deb2/counter_reg[16]
    SLICE_X38Y44         LUT3 (Prop_lut3_I0_O)        0.124     6.853 f  deb2/counter[0]_i_7__1/O
                         net (fo=2, routed)           0.681     7.534    deb2/counter[0]_i_7__1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.658 r  deb2/counter[0]_i_4__1/O
                         net (fo=1, routed)           0.426     8.084    deb2/counter[0]_i_4__1_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.208 r  deb2/counter[0]_i_2__1/O
                         net (fo=22, routed)          0.805     9.013    deb2/counter[0]_i_2__1_n_0
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.577    12.969    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[3]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X37Y41         FDRE (Setup_fdre_C_CE)      -0.205    13.157    deb2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -9.013    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.177ns  (required time - arrival time)
  Source:                 OPCODE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alu/RES_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.890ns (23.467%)  route 2.903ns (76.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.755     5.423    clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  OPCODE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  OPCODE_reg[0]/Q
                         net (fo=16, routed)          1.531     7.472    alu/Q[0]
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.124     7.596 r  alu/RES[3]_i_8/O
                         net (fo=1, routed)           0.670     8.267    alu/RES[3]_i_8_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.124     8.391 r  alu/RES[3]_i_4/O
                         net (fo=1, routed)           0.701     9.092    alu/RES[3]_i_4_n_0
    SLICE_X39Y49         LUT6 (Prop_lut6_I2_O)        0.124     9.216 r  alu/RES[3]_i_1/O
                         net (fo=1, routed)           0.000     9.216    alu/RES[3]
    SLICE_X39Y49         FDRE                                         r  alu/RES_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.579    12.971    alu/CLK
    SLICE_X39Y49         FDRE                                         r  alu/RES_reg[3]/C
                         clock pessimism              0.428    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X39Y49         FDRE (Setup_fdre_C_D)        0.029    13.393    alu/RES_reg[3]
  -------------------------------------------------------------------
                         required time                         13.393    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  4.177    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 deb3/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.288%)  route 2.629ns (74.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.757     5.425    deb3/CLK
    SLICE_X42Y43         FDRE                                         r  deb3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  deb3/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.800    deb3/counter_reg[10]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  deb3/counter[0]_i_6__2/O
                         net (fo=2, routed)           0.958     7.883    deb3/counter[0]_i_6__2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  deb3/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.154     8.161    deb3/counter[0]_i_4__2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  deb3/counter[0]_i_2__2/O
                         net (fo=22, routed)          0.660     8.945    deb3/counter[0]_i_2__2_n_0
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.578    12.970    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[0]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    deb3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 deb3/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.288%)  route 2.629ns (74.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.757     5.425    deb3/CLK
    SLICE_X42Y43         FDRE                                         r  deb3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  deb3/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.800    deb3/counter_reg[10]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  deb3/counter[0]_i_6__2/O
                         net (fo=2, routed)           0.958     7.883    deb3/counter[0]_i_6__2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  deb3/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.154     8.161    deb3/counter[0]_i_4__2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  deb3/counter[0]_i_2__2/O
                         net (fo=22, routed)          0.660     8.945    deb3/counter[0]_i_2__2_n_0
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.578    12.970    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[1]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    deb3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 deb3/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.288%)  route 2.629ns (74.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.757     5.425    deb3/CLK
    SLICE_X42Y43         FDRE                                         r  deb3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  deb3/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.800    deb3/counter_reg[10]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  deb3/counter[0]_i_6__2/O
                         net (fo=2, routed)           0.958     7.883    deb3/counter[0]_i_6__2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  deb3/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.154     8.161    deb3/counter[0]_i_4__2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  deb3/counter[0]_i_2__2/O
                         net (fo=22, routed)          0.660     8.945    deb3/counter[0]_i_2__2_n_0
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.578    12.970    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[2]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    deb3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 deb3/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.890ns (25.288%)  route 2.629ns (74.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.757     5.425    deb3/CLK
    SLICE_X42Y43         FDRE                                         r  deb3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  deb3/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.800    deb3/counter_reg[10]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  deb3/counter[0]_i_6__2/O
                         net (fo=2, routed)           0.958     7.883    deb3/counter[0]_i_6__2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  deb3/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.154     8.161    deb3/counter[0]_i_4__2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  deb3/counter[0]_i_2__2/O
                         net (fo=22, routed)          0.660     8.945    deb3/counter[0]_i_2__2_n_0
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.578    12.970    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[3]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y41         FDRE (Setup_fdre_C_CE)      -0.169    13.195    deb3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.945    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 deb3/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.890ns (25.377%)  route 2.617ns (74.623%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.757     5.425    deb3/CLK
    SLICE_X42Y43         FDRE                                         r  deb3/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.518     5.943 f  deb3/counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.800    deb3/counter_reg[10]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.124     6.924 r  deb3/counter[0]_i_6__2/O
                         net (fo=2, routed)           0.958     7.883    deb3/counter[0]_i_6__2_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I2_O)        0.124     8.007 r  deb3/counter[0]_i_4__2/O
                         net (fo=1, routed)           0.154     8.161    deb3/counter[0]_i_4__2_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.285 r  deb3/counter[0]_i_2__2/O
                         net (fo=22, routed)          0.648     8.932    deb3/counter[0]_i_2__2_n_0
    SLICE_X42Y42         FDRE                                         r  deb3/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.578    12.970    deb3/CLK
    SLICE_X42Y42         FDRE                                         r  deb3/counter_reg[4]/C
                         clock pessimism              0.429    13.399    
                         clock uncertainty           -0.035    13.364    
    SLICE_X42Y42         FDRE (Setup_fdre_C_CE)      -0.169    13.195    deb3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         13.195    
                         arrival time                          -8.932    
  -------------------------------------------------------------------
                         slack                                  4.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 B_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            alu/comp_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.007%)  route 0.073ns (25.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    clk_IBUF_BUFG
    SLICE_X38Y47         FDRE                                         r  B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164     1.669 f  B_reg[2]/Q
                         net (fo=5, routed)           0.073     1.742    alu/comp_out_reg[0]_1[2]
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.045     1.787 r  alu/comp_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    alu/comp
    SLICE_X39Y47         FDRE                                         r  alu/comp_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.021    alu/CLK
    SLICE_X39Y47         FDRE                                         r  alu/comp_out_reg[0]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.092     1.610    alu/comp_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 deb1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb1/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.783%)  route 0.120ns (39.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.504    deb1/CLK
    SLICE_X36Y45         FDRE                                         r  deb1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  deb1/counter_reg[19]/Q
                         net (fo=3, routed)           0.120     1.765    deb1/counter_reg[19]
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  deb1/dbnc_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    deb1/dbnc_i_1__0_n_0
    SLICE_X39Y45         FDRE                                         r  deb1/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    deb1/CLK
    SLICE_X39Y45         FDRE                                         r  deb1/dbnc_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091     1.611    deb1/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 deb2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.068%)  route 0.152ns (44.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.504    deb2/CLK
    SLICE_X37Y46         FDRE                                         r  deb2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  deb2/counter_reg[20]/Q
                         net (fo=3, routed)           0.152     1.796    deb2/counter_reg[20]
    SLICE_X38Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.841 r  deb2/dbnc_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    deb2/dbnc_i_1__1_n_0
    SLICE_X38Y45         FDRE                                         r  deb2/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    deb2/CLK
    SLICE_X38Y45         FDRE                                         r  deb2/dbnc_reg/C
                         clock pessimism             -0.500     1.520    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.120     1.640    deb2/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 deb0/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb0/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.306%)  route 0.139ns (42.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.595     1.507    deb0/CLK
    SLICE_X40Y47         FDRE                                         r  deb0/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  deb0/counter_reg[20]/Q
                         net (fo=3, routed)           0.139     1.786    deb0/counter_reg[20]
    SLICE_X41Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  deb0/dbnc_i_1/O
                         net (fo=1, routed)           0.000     1.831    deb0/dbnc_i_1_n_0
    SLICE_X41Y46         FDRE                                         r  deb0/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.863     2.022    deb0/CLK
    SLICE_X41Y46         FDRE                                         r  deb0/dbnc_reg/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.091     1.613    deb0/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 deb3/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/dbnc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.218%)  route 0.138ns (39.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.594     1.506    deb3/CLK
    SLICE_X42Y46         FDRE                                         r  deb3/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  deb3/counter_reg[21]/Q
                         net (fo=3, routed)           0.138     1.808    deb3/counter_reg[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.853 r  deb3/dbnc_i_1__2/O
                         net (fo=1, routed)           0.000     1.853    deb3/dbnc_i_1__2_n_0
    SLICE_X41Y46         FDRE                                         r  deb3/dbnc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.863     2.022    deb3/CLK
    SLICE_X41Y46         FDRE                                         r  deb3/dbnc_reg/C
                         clock pessimism             -0.500     1.522    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.092     1.614    deb3/dbnc_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 deb2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  deb2/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.752    deb2/counter_reg_n_0_[3]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  deb2/counter_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.860    deb2/counter_reg[0]_i_3__1_n_4
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    deb2/CLK
    SLICE_X37Y41         FDRE                                         r  deb2/counter_reg[3]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.608    deb2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 deb3/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb3/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.593     1.505    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  deb3/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.783    deb3/counter_reg_n_0_[2]
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.893 r  deb3/counter_reg[0]_i_3__2/O[2]
                         net (fo=1, routed)           0.000     1.893    deb3/counter_reg[0]_i_3__2_n_5
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.862     2.021    deb3/CLK
    SLICE_X42Y41         FDRE                                         r  deb3/counter_reg[2]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.134     1.639    deb3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 deb2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.503    deb2/CLK
    SLICE_X37Y42         FDRE                                         r  deb2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  deb2/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.749    deb2/counter_reg_n_0_[4]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  deb2/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.864    deb2/counter_reg[4]_i_1__1_n_7
    SLICE_X37Y42         FDRE                                         r  deb2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.019    deb2/CLK
    SLICE_X37Y42         FDRE                                         r  deb2/counter_reg[4]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.608    deb2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 deb2/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.504    deb2/CLK
    SLICE_X37Y44         FDRE                                         r  deb2/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  deb2/counter_reg[15]/Q
                         net (fo=2, routed)           0.118     1.763    deb2/counter_reg[15]
    SLICE_X37Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  deb2/counter_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.871    deb2/counter_reg[12]_i_1__1_n_4
    SLICE_X37Y44         FDRE                                         r  deb2/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    deb2/CLK
    SLICE_X37Y44         FDRE                                         r  deb2/counter_reg[15]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.105     1.609    deb2/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 deb2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            deb2/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.592     1.504    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  deb2/counter_reg[19]/Q
                         net (fo=3, routed)           0.118     1.763    deb2/counter_reg[19]
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  deb2/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.871    deb2/counter_reg[16]_i_1__1_n_4
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.020    deb2/CLK
    SLICE_X37Y45         FDRE                                         r  deb2/counter_reg[19]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.105     1.609    deb2/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y46    A_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y46    A_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y46    A_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y46    A_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    B_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    B_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    B_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y47    B_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y46    OPCODE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    B_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    B_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y46    A_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    B_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y47    B_reg[0]/C



