INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/ipshared/b340/project_1.srcs/sources_1/imports/lib/edge_detect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_edge_detect_0_0/sim/design_1_edge_detect_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_edge_detect_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accelerator_imp_VJ4YIN
INFO: [VRFC 10-311] analyzing module ctrl_imp_1POYFNJ
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_1_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_UAOAC8
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_XVL3MG
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_106DJND
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_10E0L3U
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_152VTAY
INFO: [VRFC 10-311] analyzing module s01_couplers_imp_U3CHFF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghomi/OneDrive/Documents/FPGA/dma_ex_fft/proj/dma_ex_fft_v2_0/dma_ex_fft_v2_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
