<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_2_floating_point_4_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_3_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_8_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_3_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_2_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axis_register_slice_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_ReLu_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axis_register_slice_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_5_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_9_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_axis_register_slice_0_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_3_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_8_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_2_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_3_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_axis_register_slice_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_2_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_1_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_3_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_axis_register_slice_0_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_axis_register_slice_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_S_axi_Demultiplexer1_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_S_axi_Demultiplexer1_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_2_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_axis_register_slice_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_S_axi_Demultiplexer1_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_S_axi_Demultiplexer1_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_S_axi_Demultiplexer1_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_S_axi_Demultiplexer1_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_S_axi_Demultiplexer1_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_S_axi_Demultiplexer1_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_2_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_4_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_0_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_3_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_2_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_2_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_3_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_3_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_input_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_input_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_input_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_input_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_input_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_input_2_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_input_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_input_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_5_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_5_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_0_6_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_gpio_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_floating_point_0_10_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_0_10_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_4_9_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_4_9_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_axi_gpio_0_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_gpio_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_input_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_1_8_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_1_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
	</Run>
	<Run Id="design_2_floating_point_6_5_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_floating_point_6_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
	</Run>
	<Run Id="design_2_xbar_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_xbar_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axis_register_slice_0_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axis_register_slice_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
	</Run>
	<Run Id="design_2_ReLu_0_7_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_ReLu_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_fifo_mm_s_0_3_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_fifo_mm_s_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_fifo_mm_s_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_fifo_mm_s_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_system_ila_0_0_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_system_ila_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_fifo_mm_s_0_2_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_fifo_mm_s_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axi_fifo_mm_s_0_1_synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/design_2_axi_fifo_mm_s_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
		<Parent Id="design_2_floating_point_0_0_synth_1"/>
		<Parent Id="design_2_floating_point_1_0_synth_1"/>
		<Parent Id="design_2_floating_point_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_0_8_synth_1"/>
		<Parent Id="design_2_floating_point_0_6_synth_1"/>
		<Parent Id="design_2_floating_point_3_2_synth_1"/>
		<Parent Id="design_2_floating_point_2_2_synth_1"/>
		<Parent Id="design_2_ReLu_0_2_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
		<Parent Id="design_2_ReLu_0_0_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_1_1_synth_1"/>
		<Parent Id="design_2_ReLu_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_5_5_synth_1"/>
		<Parent Id="design_2_floating_point_0_9_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_1_7_synth_1"/>
		<Parent Id="design_2_floating_point_3_5_synth_1"/>
		<Parent Id="design_2_floating_point_4_8_synth_1"/>
		<Parent Id="design_2_floating_point_2_4_synth_1"/>
		<Parent Id="design_2_floating_point_3_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_6_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_1_synth_1"/>
		<Parent Id="design_2_ReLu_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_2_0_synth_1"/>
		<Parent Id="design_2_floating_point_4_5_synth_1"/>
		<Parent Id="design_2_floating_point_5_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_4_synth_1"/>
		<Parent Id="design_2_floating_point_6_4_synth_1"/>
		<Parent Id="design_2_floating_point_4_7_synth_1"/>
		<Parent Id="design_2_floating_point_6_2_synth_1"/>
		<Parent Id="design_2_floating_point_4_6_synth_1"/>
		<Parent Id="design_2_floating_point_6_3_synth_1"/>
		<Parent Id="design_2_floating_point_2_3_synth_1"/>
		<Parent Id="design_2_ReLu_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_1_5_synth_1"/>
		<Parent Id="design_2_ReLu_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_3_3_synth_1"/>
		<Parent Id="design_2_floating_point_0_7_synth_1"/>
		<Parent Id="design_2_floating_point_5_3_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_1_synth_1"/>
		<Parent Id="design_2_floating_point_6_1_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_0_synth_1"/>
		<Parent Id="design_2_floating_point_6_0_synth_1"/>
		<Parent Id="design_2_floating_point_4_3_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_2_5_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_6_synth_1"/>
		<Parent Id="design_2_ReLu_0_6_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_3_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_1_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_0_synth_1"/>
		<Parent Id="design_2_floating_point_2_1_synth_1"/>
		<Parent Id="design_2_floating_point_1_3_synth_1"/>
		<Parent Id="design_2_floating_point_4_4_synth_1"/>
		<Parent Id="design_2_floating_point_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_3_1_synth_1"/>
		<Parent Id="design_2_floating_point_2_6_synth_1"/>
		<Parent Id="design_2_floating_point_3_6_synth_1"/>
		<Parent Id="design_2_input_0_0_synth_1"/>
		<Parent Id="design_2_input_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_6_6_synth_1"/>
		<Parent Id="design_2_input_2_0_synth_1"/>
		<Parent Id="design_2_floating_point_5_6_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_6_synth_1"/>
		<Parent Id="design_2_floating_point_0_10_synth_1"/>
		<Parent Id="design_2_floating_point_4_9_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_1_8_synth_1"/>
		<Parent Id="design_2_floating_point_6_5_synth_1"/>
		<Parent Id="design_2_xbar_2_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_7_synth_1"/>
		<Parent Id="design_2_ReLu_0_7_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_3_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="design_2_system_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_2_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/giova/Documents/Home/UNI/TESI/1_photontorch/2_fpga/test1/4x4NN/4x4NN.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_2_floating_point_4_0_synth_1"/>
		<Parent Id="design_2_floating_point_3_0_synth_1"/>
		<Parent Id="design_2_floating_point_0_0_synth_1"/>
		<Parent Id="design_2_floating_point_1_0_synth_1"/>
		<Parent Id="design_2_floating_point_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_0_8_synth_1"/>
		<Parent Id="design_2_floating_point_0_6_synth_1"/>
		<Parent Id="design_2_floating_point_3_2_synth_1"/>
		<Parent Id="design_2_floating_point_2_2_synth_1"/>
		<Parent Id="design_2_ReLu_0_2_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_0_synth_1"/>
		<Parent Id="design_2_ReLu_0_0_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_1_1_synth_1"/>
		<Parent Id="design_2_ReLu_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_5_5_synth_1"/>
		<Parent Id="design_2_floating_point_0_9_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_1_7_synth_1"/>
		<Parent Id="design_2_floating_point_3_5_synth_1"/>
		<Parent Id="design_2_floating_point_4_8_synth_1"/>
		<Parent Id="design_2_floating_point_2_4_synth_1"/>
		<Parent Id="design_2_floating_point_3_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_6_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_1_synth_1"/>
		<Parent Id="design_2_ReLu_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_2_0_synth_1"/>
		<Parent Id="design_2_floating_point_4_5_synth_1"/>
		<Parent Id="design_2_floating_point_5_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_4_synth_1"/>
		<Parent Id="design_2_floating_point_6_4_synth_1"/>
		<Parent Id="design_2_floating_point_4_7_synth_1"/>
		<Parent Id="design_2_floating_point_6_2_synth_1"/>
		<Parent Id="design_2_floating_point_4_6_synth_1"/>
		<Parent Id="design_2_floating_point_6_3_synth_1"/>
		<Parent Id="design_2_floating_point_2_3_synth_1"/>
		<Parent Id="design_2_ReLu_0_3_synth_1"/>
		<Parent Id="design_2_floating_point_1_5_synth_1"/>
		<Parent Id="design_2_ReLu_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_3_3_synth_1"/>
		<Parent Id="design_2_floating_point_0_7_synth_1"/>
		<Parent Id="design_2_floating_point_5_3_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_0_4_synth_1"/>
		<Parent Id="design_2_floating_point_1_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_1_synth_1"/>
		<Parent Id="design_2_floating_point_6_1_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_5_0_synth_1"/>
		<Parent Id="design_2_floating_point_6_0_synth_1"/>
		<Parent Id="design_2_floating_point_4_3_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_2_synth_1"/>
		<Parent Id="design_2_floating_point_2_5_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_6_synth_1"/>
		<Parent Id="design_2_ReLu_0_6_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_3_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_1_synth_1"/>
		<Parent Id="design_2_S_axi_Demultiplexer1_0_0_synth_1"/>
		<Parent Id="design_2_floating_point_2_1_synth_1"/>
		<Parent Id="design_2_floating_point_1_3_synth_1"/>
		<Parent Id="design_2_floating_point_4_4_synth_1"/>
		<Parent Id="design_2_floating_point_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_3_1_synth_1"/>
		<Parent Id="design_2_floating_point_2_6_synth_1"/>
		<Parent Id="design_2_floating_point_3_6_synth_1"/>
		<Parent Id="design_2_input_0_0_synth_1"/>
		<Parent Id="design_2_input_0_1_synth_1"/>
		<Parent Id="design_2_floating_point_6_6_synth_1"/>
		<Parent Id="design_2_input_2_0_synth_1"/>
		<Parent Id="design_2_floating_point_5_6_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_6_synth_1"/>
		<Parent Id="design_2_floating_point_0_10_synth_1"/>
		<Parent Id="design_2_floating_point_4_9_synth_1"/>
		<Parent Id="design_2_axi_gpio_0_5_synth_1"/>
		<Parent Id="design_2_floating_point_1_8_synth_1"/>
		<Parent Id="design_2_floating_point_6_5_synth_1"/>
		<Parent Id="design_2_xbar_2_synth_1"/>
		<Parent Id="design_2_axis_register_slice_0_7_synth_1"/>
		<Parent Id="design_2_ReLu_0_7_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_3_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_0_synth_1"/>
		<Parent Id="design_2_system_ila_0_0_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_2_synth_1"/>
		<Parent Id="design_2_axi_fifo_mm_s_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

