Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Embedded/Xilinx-Vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c598231bea7f4017ad9074b98283dd3e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mealy_10110_tb_behav xil_defaultlib.mealy_10110_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mealy_seq_10110
Compiling module xil_defaultlib.mealy_10110_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mealy_10110_tb_behav
