#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 04 12:38:05 2023
# Process ID: 17120
# Current directory: C:/Users/aless/Documents/GitHub/project_reti_logiche
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15076 C:\Users\aless\Documents\GitHub\project_reti_logiche\project_reti_logiche.xpr
# Log file: C:/Users/aless/Documents/GitHub/project_reti_logiche/vivado.log
# Journal file: C:/Users/aless/Documents/GitHub/project_reti_logiche\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aless/Documents/GitHub/project_reti_logiche/project_reti_logiche.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
report_utilization
close_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
report_utilization
report_utilization
open_run synth_1 -name synth_1
report_utilization
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization
report_timing
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_1.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_3.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_4.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_5
close_sim
launch_simulation
source project_tb.tcl
restart
run all
current_sim simulation_6
close_sim
launch_simulation -mode post-synthesis -type functional
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_5.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
launch_simulation
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_6.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_7.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
restart
run all
restart
run all
restart
run all
remove_forces { {/project_tb/tb_z0} }
remove_forces { {/project_tb/tb_z0} }
restart
run all
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_2.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_3.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
restart
run all
restart
run all
restart
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/aless/Downloads/tb_example23_agg.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Downloads/tb_example23_agg.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
close_sim
launch_simulation
source project_tb.tcl
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_3.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source project_tb.tcl
restart
run all
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/aless/Downloads/asynchronous_rst.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top asynchronous_rst [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source asynchronous_rst.tcl
restart
run all
restart
run all
close_sim
launch_simulation
source asynchronous_rst.tcl
restart
run all
restart
run all
restart
run all
restart
run all
close_sim
launch_simulation
source asynchronous_rst.tcl
restart
run all
restart
run all
restart
run all
restart
run all
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top project_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top_arch projecttb [get_filesets sim_1]
set_property top_file C:/Users/aless/Documents/GitHub/project_reti_logiche/tbset_new/tb_3.vhd [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_21
close_sim
launch_simulation
source project_tb.tcl
restart
run all
restart
run all
restart
run all
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_utilization
