

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Apr 11 15:44:32 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        assignment7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         4|          1|          1|     4|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      2|       0|    187|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        0|      -|     318|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     318|    291|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_214_p2           |     *    |      2|  0|  40|          24|          24|
    |acc_V_fu_220_p2           |     +    |      0|  0|  55|          48|          48|
    |i_1_fu_151_p2             |     +    |      0|  0|  12|           3|           2|
    |ap_condition_131          |    and   |      0|  0|   2|           1|           1|
    |sel_tmp2_fu_182_p2        |   icmp   |      0|  0|   9|           2|           3|
    |sel_tmp_fu_169_p2         |   icmp   |      0|  0|   8|           2|           1|
    |tmp_2_fu_131_p2           |   icmp   |      0|  0|   9|           3|           1|
    |current_data_V_fu_187_p3  |  select  |      0|  0|  24|           1|          24|
    |sel_tmp1_fu_174_p3        |  select  |      0|  0|  24|           1|          24|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      2|  0| 187|          88|         131|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3           |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter2_p_s_reg_114  |  15|          3|   24|         72|
    |i_reg_103                         |   9|          2|    3|          6|
    |p_Val2_s_reg_90                   |   9|          2|   48|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         15|   78|        182|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_s_reg_114  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_s_reg_114  |  24|   0|   24|          0|
    |c_V_load_reg_260                  |  24|   0|   24|          0|
    |i_reg_103                         |   3|   0|    3|          0|
    |p_Val2_s_reg_90                   |  48|   0|   48|          0|
    |r_V_2_reg_265                     |  48|   0|   48|          0|
    |shift_reg_V_0                     |  24|   0|   24|          0|
    |shift_reg_V_1                     |  24|   0|   24|          0|
    |shift_reg_V_2                     |  24|   0|   24|          0|
    |tmp_1_reg_231                     |   1|   0|    1|          0|
    |tmp_2_reg_235                     |   1|   0|    1|          0|
    |tmp_3_reg_239                     |   2|   0|    2|          0|
    |tmp_1_reg_231                     |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 318|  32|  255|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      fir     | return value |
|y_V           | out |   48|   ap_none  |      y_V     |    pointer   |
|c_V_address0  | out |    2|  ap_memory |      c_V     |     array    |
|c_V_ce0       | out |    1|  ap_memory |      c_V     |     array    |
|c_V_q0        |  in |   24|  ap_memory |      c_V     |     array    |
|x_V           |  in |   24|   ap_none  |      x_V     |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

