vhdl work "Register.vhd"
vhdl work "../ULA.vhd"
vhdl work "ROM.vhd"
vhdl work "RegisterBank.vhd"
vhdl work "Decoder.vhd"
verilog work "bram16.v"
vhdl work "../PipeLine.vhdl"
vhdl work "Processor.vhd"
vhdl work "Test_Processor.vhd"
verilog work "/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE//verilog/src/glbl.v"
