

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.126 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.12>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cmp_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i"   --->   Operation 5 'read' 'cmp_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_3"   --->   Operation 6 'read' 'i_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_3_cast = zext i4 %i_3_read"   --->   Operation 7 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %i_3_cast, i32 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln56 = br i1 %cmp_i_read, void %for.inc19, void %if.then.exitStub" [src/spmm_device_fpga.cpp:56]   --->   Operation 10 'br' 'br_ln56' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [src/spmm_device_fpga.cpp:54]   --->   Operation 11 'load' 'i_load' <Predicate = (!cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln55 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:55]   --->   Operation 12 'specpipeline' 'specpipeline_ln55' <Predicate = (!cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [src/spmm_device_fpga.cpp:54]   --->   Operation 13 'specloopname' 'specloopname_ln54' <Predicate = (!cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%i_4 = add i32 %i_load, i32 1" [src/spmm_device_fpga.cpp:54]   --->   Operation 14 'add' 'i_4' <Predicate = (!cmp_i_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %i_4, i32 0" [src/spmm_device_fpga.cpp:54]   --->   Operation 15 'icmp' 'icmp_ln54' <Predicate = (!cmp_i_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %if.then.exitStub, void %for.inc19.for.body11_crit_edge" [src/spmm_device_fpga.cpp:54]   --->   Operation 16 'br' 'br_ln54' <Predicate = (!cmp_i_read)> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln54 = store i32 %i_4, i32 %i" [src/spmm_device_fpga.cpp:54]   --->   Operation 17 'store' 'store_ln54' <Predicate = (!cmp_i_read & icmp_ln54)> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.body11" [src/spmm_device_fpga.cpp:54]   --->   Operation 18 'br' 'br_ln54' <Predicate = (!cmp_i_read & icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%merge = phi i1 1, void %for.body11, i1 0, void %for.inc19"   --->   Operation 19 'phi' 'merge' <Predicate = (!icmp_ln54) | (cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %merge"   --->   Operation 20 'ret' 'ret_ln0' <Predicate = (!icmp_ln54) | (cmp_i_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca      ) [ 01]
cmp_i_read        (read        ) [ 01]
i_3_read          (read        ) [ 00]
i_3_cast          (zext        ) [ 00]
store_ln0         (store       ) [ 00]
br_ln0            (br          ) [ 00]
br_ln56           (br          ) [ 00]
i_load            (load        ) [ 00]
specpipeline_ln55 (specpipeline) [ 00]
specloopname_ln54 (specloopname) [ 00]
i_4               (add         ) [ 00]
icmp_ln54         (icmp        ) [ 01]
br_ln54           (br          ) [ 00]
store_ln54        (store       ) [ 00]
br_ln54           (br          ) [ 00]
merge             (phi         ) [ 00]
ret_ln0           (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cmp_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp_i"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="i_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="cmp_i_read_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp_i_read/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="i_3_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="4" slack="0"/>
<pin id="36" dir="0" index="1" bw="4" slack="0"/>
<pin id="37" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_3_read/1 "/>
</bind>
</comp>

<comp id="40" class="1005" name="merge_reg_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="42" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="merge (phireg) "/>
</bind>
</comp>

<comp id="43" class="1004" name="merge_phi_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="1" slack="0"/>
<pin id="45" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="1" slack="0"/>
<pin id="47" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="merge/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="i_3_cast_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="store_ln0_store_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_load_load_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_4_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="icmp_ln54_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln54_store_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="6" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="49"><net_src comp="20" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="50"><net_src comp="22" pin="0"/><net_sink comp="43" pin=2"/></net>

<net id="54"><net_src comp="34" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="59"><net_src comp="51" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="67"><net_src comp="60" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="73"><net_src comp="63" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="63" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="83"><net_src comp="24" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="86"><net_src comp="80" pin="1"/><net_sink comp="75" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3 : i_3 | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3 : cmp_i | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_load : 1
		i_4 : 2
		icmp_ln54 : 3
		br_ln54 : 4
		store_ln54 : 3
		merge : 5
		ret_ln0 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       i_4_fu_63       |    0    |    39   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln54_fu_69    |    0    |    20   |
|----------|-----------------------|---------|---------|
|   read   | cmp_i_read_read_fu_28 |    0    |    0    |
|          |  i_3_read_read_fu_34  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |     i_3_cast_fu_51    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    59   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|  i_reg_80  |   32   |
|merge_reg_40|    1   |
+------------+--------+
|    Total   |   33   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   59   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   33   |   59   |
+-----------+--------+--------+
