<!-- HTML header for doxygen 1.8.3.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<title>SystemC Library API Reference Manual</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SystemC Library API Reference Manual
   </div>
   <div id="projectbrief">Reference documentation for the Simics SystemC Library.</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('pcie__type_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">pcie_type.h</div></div>
</div><!--header-->
<div class="contents">
<a href="pcie__type_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// -*- mode: C++; c-file-style: &quot;virtutech-c++&quot; -*-</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">  Â© 2024 Intel Corporation</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"></span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">  This software and the related documents are Intel copyrighted materials, and</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">  your use of them is governed by the express license under which they were</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">  provided to you (&quot;License&quot;). Unless the License provides otherwise, you may</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">  not use, modify, copy, publish, distribute, disclose or transmit this software</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">  or the related documents without Intel&#39;s prior written permission.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">  This software and the related documents are provided as is, with no express or</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">  implied warranties, other than those that are expressly stated in the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">*/</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef SIMICS_TYPES_PCIE_TYPE_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define SIMICS_TYPES_PCIE_TYPE_H</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacesimics.html">simics</a> {</div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="keyword">namespace </span>types {</div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span> </div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5">   22</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad23a7893318e622f562dcd9c3f8504cc">   23</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad23a7893318e622f562dcd9c3f8504cc">PCIE_Type_Not_Set</a>,</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a5ae19473bfa0df276244f4f2972fe1ff">   24</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a5ae19473bfa0df276244f4f2972fe1ff">PCIE_Type_Mem</a>,</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ada341cb9f75923e18e2ea5acb1093c45">   25</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ada341cb9f75923e18e2ea5acb1093c45">PCIE_Type_IO</a>,</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a1b7cd4260100d47d1d6bdb736ac4d051">   26</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a1b7cd4260100d47d1d6bdb736ac4d051">PCIE_Type_Cfg</a>,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a7595c5f56bb47f09955c88480a12ddf8">   27</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a7595c5f56bb47f09955c88480a12ddf8">PCIE_Type_Msg</a>,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad74d621a31f89b1fbb120b8532d3c959">   28</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad74d621a31f89b1fbb120b8532d3c959">PCIE_Type_Other</a>,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>} <a class="code hl_enumeration" href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5">pcie_type_t</a>;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46f">   31</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    <span class="comment">/* Address Translation */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa2c4f48ae16ad9d3543e9e213c6e5631">   33</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa2c4f48ae16ad9d3543e9e213c6e5631">PCIE_ATS_Invalidate</a> = 0x01,</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa37ede6e818ba52f371459f0a283573d9">   34</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa37ede6e818ba52f371459f0a283573d9">PCIE_ATS_Invalidate_Completion</a> = 0x02,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa118f719962d235b79f1502069cb7f682">   35</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa118f719962d235b79f1502069cb7f682">PCIE_PRS_Request</a>    = 0x04,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7184c36b54a53ed18879df9ce9439eb">   36</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7184c36b54a53ed18879df9ce9439eb">PCIE_PRS_Response</a>   = 0x05,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8bafe16c20c4ca7b856d0c1cc46081ed">   38</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8bafe16c20c4ca7b856d0c1cc46081ed">PCIE_Latency_Tolerance_Reporting</a> = 0x10,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6607f2c7a58e3dabf6f31b94224bfbc4">   39</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6607f2c7a58e3dabf6f31b94224bfbc4">PCIE_Optimized_Buffer_Flush_Fill</a> = 0x12,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">/* INTx emulation */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faceade2165f77886ac94f2b8c2b31d883">   42</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faceade2165f77886ac94f2b8c2b31d883">PCIE_Msg_Assert_INTA</a>       = 0x20,</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1f1088eed6573f3e71bcffffade0db47">   43</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1f1088eed6573f3e71bcffffade0db47">PCIE_Msg_Assert_INTB</a>       = 0x21,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fad65683d31300a5b8dbb2e2c834fc33e8">   44</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fad65683d31300a5b8dbb2e2c834fc33e8">PCIE_Msg_Assert_INTC</a>       = 0x22,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faec868cefe2e567767755aaa3709e3217">   45</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faec868cefe2e567767755aaa3709e3217">PCIE_Msg_Assert_INTD</a>       = 0x23,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa20e506fd8f1fcf356009e09c7ad98aab">   46</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa20e506fd8f1fcf356009e09c7ad98aab">PCIE_Msg_Deassert_INTA</a>     = 0x24,</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab2fb0a855c8249e03a7ee4f03bf76956">   47</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab2fb0a855c8249e03a7ee4f03bf76956">PCIE_Msg_Deassert_INTB</a>     = 0x25,</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8b4cdc0c09371b111895f150fa5857d6">   48</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8b4cdc0c09371b111895f150fa5857d6">PCIE_Msg_Deassert_INTC</a>     = 0x26,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa5662cae1a20a547053ae3cefc606c8da">   49</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa5662cae1a20a547053ae3cefc606c8da">PCIE_Msg_Deassert_INTD</a>     = 0x27,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">/* Power Management */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa22e412909e90659b893a9fe3be5b8713">   52</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa22e412909e90659b893a9fe3be5b8713">PCIE_PM_Active_State_Nak</a>   = 0x14,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa89bf35d5518e07a8640550146401f39">   53</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa89bf35d5518e07a8640550146401f39">PCIE_PM_PME</a>                = 0x18,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7e6e82df4835bbf30705d602d1f2f18">   54</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7e6e82df4835bbf30705d602d1f2f18">PCIE_PM_Turn_Off</a>           = 0x19,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6d316e42fa3a05440581772dfadb8764">   55</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6d316e42fa3a05440581772dfadb8764">PCIE_PM_PME_TO_Ack</a>         = 0x1B,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">/* Error Messages */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa4f943e2d8a86af373b85d24a2e8a0770">   58</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa4f943e2d8a86af373b85d24a2e8a0770">PCIE_ERR_COR</a>               = 0x30,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa59589da653d9aa5d4158284e1e264221">   59</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa59589da653d9aa5d4158284e1e264221">PCIE_ERR_NONFATAL</a>          = 0x31,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa097c8f6abd2b2a853cd9c05491485f99">   60</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa097c8f6abd2b2a853cd9c05491485f99">PCIE_ERR_FATAL</a>             = 0x33,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">/* Locked Transaction */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa088a5761861d87fd1738ab0b95bc65bb">   63</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa088a5761861d87fd1738ab0b95bc65bb">PCIE_Unlock</a>                = 0x00,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">/* Slot Power Limit */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac3a72f771a55e022f01a6f389b8eb5a7">   66</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac3a72f771a55e022f01a6f389b8eb5a7">PCIE_Set_Slot_Power_Limit</a>  = 0x50,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1ac4b9e7e4285b3c184219ad19842fd2">   68</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1ac4b9e7e4285b3c184219ad19842fd2">PCIE_Precision_Time_Measurement</a> = 0x52,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    <span class="comment">/* Hot Plug Messages */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf87a4ae9cb1bffa81125241270c45492">   71</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf87a4ae9cb1bffa81125241270c45492">PCIE_HP_Power_Indicator_On</a>        = 0x45,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab1fee697c42f33c8dae4936be4589d3b">   72</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab1fee697c42f33c8dae4936be4589d3b">PCIE_HP_Power_Indicator_Blink</a>     = 0x47,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9205d3baa5fb5a96b9a9b9287eed6ed9">   73</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9205d3baa5fb5a96b9a9b9287eed6ed9">PCIE_HP_Power_Indicator_Off</a>       = 0x44,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9167cbe86cc7406add57e802c579e4e5">   74</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9167cbe86cc7406add57e802c579e4e5">PCIE_HP_Attention_Button_Pressed</a>  = 0x48,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa2ecd52c95adbdb519b7078718b5b83ed">   75</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa2ecd52c95adbdb519b7078718b5b83ed">PCIE_HP_Attention_Indicator_On</a>    = 0x41,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faacb6db4779f8032f931c4c09689c4e82">   76</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faacb6db4779f8032f931c4c09689c4e82">PCIE_HP_Attention_Indicator_Blink</a> = 0x43,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa01c81b53a01165715edf83b0f5e0621e">   77</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa01c81b53a01165715edf83b0f5e0621e">PCIE_HP_Attention_Indicator_Off</a>   = 0x40,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1a24020b04c7dd3fa07646fa76b44066">   79</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1a24020b04c7dd3fa07646fa76b44066">PCIE_Vendor_Defined_Type_0</a> = 0x7e,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf08f354a589fa90d4f1a0843c0482899">   80</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf08f354a589fa90d4f1a0843c0482899">PCIE_Vendor_Defined_Type_1</a> = 0x7f,</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa7ed52f99e2d02d4ed1ad265cc51a61e1">   82</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa7ed52f99e2d02d4ed1ad265cc51a61e1">PCIE_Locked_Transaction</a>    = 0x00,  <span class="comment">// legacy name for PCIE_Unlock</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">/* Data Link Layer (virtual) Messages</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">       NOTE: these messages only exist on Simics simulator, as they are</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">       normally part of the Data Link Layer which is below the level of</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">       abstraction for Simics PCIe models</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">       According to PCIe rev 2.0, when a target receives a message that it</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">       does not recognize or support, except for the &quot;Vendor Defined Type</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">       1&quot; message, it should treat the request as an &quot;Unsupported Request&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">       and report it accordingly (see sec 2.3.1 for reference).</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"></span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">       Hence models that comply with rev 2.0 must be updated to either</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">       1) handle these messages or 2) ignore these messages.</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"></span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">       Ideally we would like to use a new pcie_link interface to transmit</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">       this information - see bug 17849 for more info. */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa73e00a36f5d85ea19a2862b1fe315a92">  100</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa73e00a36f5d85ea19a2862b1fe315a92">PCIE_DLL_Link_Down</a> = -1,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa480b5127b29c80c5baa0875b53f51eb9">  101</a></span>    <a class="code hl_enumvalue" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa480b5127b29c80c5baa0875b53f51eb9">PCIE_DLL_Link_Up</a> = -2,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>} <a class="code hl_enumeration" href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46f">pcie_message_type_t</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html">  104</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structsimics_1_1types_1_1pcie__ide__secured__t.html">pcie_ide_secured_t</a> {</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a3a0af25d2f926f4f835aa02f995335db">  105</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a3a0af25d2f926f4f835aa02f995335db">t</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a7e61b06aee09f98f947a5bbc04970e55">  106</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a7e61b06aee09f98f947a5bbc04970e55">k</a>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#aac4ae8562a9f829de836d8a4020a4371">  107</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#aac4ae8562a9f829de836d8a4020a4371">m</a>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#ac61f240d3f2da3d6e77cb8b6caf9a9e6">  108</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#ac61f240d3f2da3d6e77cb8b6caf9a9e6">p</a>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a8d49ff6c8245482930b6effbeb08eb0f">  109</a></span>    uint8_t <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a8d49ff6c8245482930b6effbeb08eb0f">sub_stream</a>;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a6c0486500d53d5b39b94336096e399c1">  110</a></span>    uint8_t <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a6c0486500d53d5b39b94336096e399c1">stream_id</a>;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a9524040190ede7e05cbf563bbf682315">  111</a></span>    uint8_t <a class="code hl_variable" href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a9524040190ede7e05cbf563bbf682315">pr_sent_counter</a>;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>};</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>}  <span class="comment">// namespace types</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>}  <span class="comment">// namespace simics</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46f"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46f">simics::types::pcie_message_type_t</a></div><div class="ttdeci">pcie_message_type_t</div><div class="ttdef"><b>Definition:</b> pcie_type.h:31</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa01c81b53a01165715edf83b0f5e0621e"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa01c81b53a01165715edf83b0f5e0621e">simics::types::PCIE_HP_Attention_Indicator_Off</a></div><div class="ttdeci">@ PCIE_HP_Attention_Indicator_Off</div><div class="ttdef"><b>Definition:</b> pcie_type.h:77</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa088a5761861d87fd1738ab0b95bc65bb"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa088a5761861d87fd1738ab0b95bc65bb">simics::types::PCIE_Unlock</a></div><div class="ttdeci">@ PCIE_Unlock</div><div class="ttdef"><b>Definition:</b> pcie_type.h:63</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa097c8f6abd2b2a853cd9c05491485f99"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa097c8f6abd2b2a853cd9c05491485f99">simics::types::PCIE_ERR_FATAL</a></div><div class="ttdeci">@ PCIE_ERR_FATAL</div><div class="ttdef"><b>Definition:</b> pcie_type.h:60</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa118f719962d235b79f1502069cb7f682"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa118f719962d235b79f1502069cb7f682">simics::types::PCIE_PRS_Request</a></div><div class="ttdeci">@ PCIE_PRS_Request</div><div class="ttdef"><b>Definition:</b> pcie_type.h:35</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa1a24020b04c7dd3fa07646fa76b44066"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1a24020b04c7dd3fa07646fa76b44066">simics::types::PCIE_Vendor_Defined_Type_0</a></div><div class="ttdeci">@ PCIE_Vendor_Defined_Type_0</div><div class="ttdef"><b>Definition:</b> pcie_type.h:79</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa1ac4b9e7e4285b3c184219ad19842fd2"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1ac4b9e7e4285b3c184219ad19842fd2">simics::types::PCIE_Precision_Time_Measurement</a></div><div class="ttdeci">@ PCIE_Precision_Time_Measurement</div><div class="ttdef"><b>Definition:</b> pcie_type.h:68</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa1f1088eed6573f3e71bcffffade0db47"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa1f1088eed6573f3e71bcffffade0db47">simics::types::PCIE_Msg_Assert_INTB</a></div><div class="ttdeci">@ PCIE_Msg_Assert_INTB</div><div class="ttdef"><b>Definition:</b> pcie_type.h:43</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa20e506fd8f1fcf356009e09c7ad98aab"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa20e506fd8f1fcf356009e09c7ad98aab">simics::types::PCIE_Msg_Deassert_INTA</a></div><div class="ttdeci">@ PCIE_Msg_Deassert_INTA</div><div class="ttdef"><b>Definition:</b> pcie_type.h:46</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa22e412909e90659b893a9fe3be5b8713"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa22e412909e90659b893a9fe3be5b8713">simics::types::PCIE_PM_Active_State_Nak</a></div><div class="ttdeci">@ PCIE_PM_Active_State_Nak</div><div class="ttdef"><b>Definition:</b> pcie_type.h:52</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa2ecd52c95adbdb519b7078718b5b83ed"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa2ecd52c95adbdb519b7078718b5b83ed">simics::types::PCIE_HP_Attention_Indicator_On</a></div><div class="ttdeci">@ PCIE_HP_Attention_Indicator_On</div><div class="ttdef"><b>Definition:</b> pcie_type.h:75</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa37ede6e818ba52f371459f0a283573d9"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa37ede6e818ba52f371459f0a283573d9">simics::types::PCIE_ATS_Invalidate_Completion</a></div><div class="ttdeci">@ PCIE_ATS_Invalidate_Completion</div><div class="ttdef"><b>Definition:</b> pcie_type.h:34</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa480b5127b29c80c5baa0875b53f51eb9"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa480b5127b29c80c5baa0875b53f51eb9">simics::types::PCIE_DLL_Link_Up</a></div><div class="ttdeci">@ PCIE_DLL_Link_Up</div><div class="ttdef"><b>Definition:</b> pcie_type.h:101</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa4f943e2d8a86af373b85d24a2e8a0770"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa4f943e2d8a86af373b85d24a2e8a0770">simics::types::PCIE_ERR_COR</a></div><div class="ttdeci">@ PCIE_ERR_COR</div><div class="ttdef"><b>Definition:</b> pcie_type.h:58</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa5662cae1a20a547053ae3cefc606c8da"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa5662cae1a20a547053ae3cefc606c8da">simics::types::PCIE_Msg_Deassert_INTD</a></div><div class="ttdeci">@ PCIE_Msg_Deassert_INTD</div><div class="ttdef"><b>Definition:</b> pcie_type.h:49</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa59589da653d9aa5d4158284e1e264221"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa59589da653d9aa5d4158284e1e264221">simics::types::PCIE_ERR_NONFATAL</a></div><div class="ttdeci">@ PCIE_ERR_NONFATAL</div><div class="ttdef"><b>Definition:</b> pcie_type.h:59</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa6607f2c7a58e3dabf6f31b94224bfbc4"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6607f2c7a58e3dabf6f31b94224bfbc4">simics::types::PCIE_Optimized_Buffer_Flush_Fill</a></div><div class="ttdeci">@ PCIE_Optimized_Buffer_Flush_Fill</div><div class="ttdef"><b>Definition:</b> pcie_type.h:39</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa6d316e42fa3a05440581772dfadb8764"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa6d316e42fa3a05440581772dfadb8764">simics::types::PCIE_PM_PME_TO_Ack</a></div><div class="ttdeci">@ PCIE_PM_PME_TO_Ack</div><div class="ttdef"><b>Definition:</b> pcie_type.h:55</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa73e00a36f5d85ea19a2862b1fe315a92"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa73e00a36f5d85ea19a2862b1fe315a92">simics::types::PCIE_DLL_Link_Down</a></div><div class="ttdeci">@ PCIE_DLL_Link_Down</div><div class="ttdef"><b>Definition:</b> pcie_type.h:100</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa7ed52f99e2d02d4ed1ad265cc51a61e1"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa7ed52f99e2d02d4ed1ad265cc51a61e1">simics::types::PCIE_Locked_Transaction</a></div><div class="ttdeci">@ PCIE_Locked_Transaction</div><div class="ttdef"><b>Definition:</b> pcie_type.h:82</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa8b4cdc0c09371b111895f150fa5857d6"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8b4cdc0c09371b111895f150fa5857d6">simics::types::PCIE_Msg_Deassert_INTC</a></div><div class="ttdeci">@ PCIE_Msg_Deassert_INTC</div><div class="ttdef"><b>Definition:</b> pcie_type.h:48</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa8bafe16c20c4ca7b856d0c1cc46081ed"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa8bafe16c20c4ca7b856d0c1cc46081ed">simics::types::PCIE_Latency_Tolerance_Reporting</a></div><div class="ttdeci">@ PCIE_Latency_Tolerance_Reporting</div><div class="ttdef"><b>Definition:</b> pcie_type.h:38</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa9167cbe86cc7406add57e802c579e4e5"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9167cbe86cc7406add57e802c579e4e5">simics::types::PCIE_HP_Attention_Button_Pressed</a></div><div class="ttdeci">@ PCIE_HP_Attention_Button_Pressed</div><div class="ttdef"><b>Definition:</b> pcie_type.h:74</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fa9205d3baa5fb5a96b9a9b9287eed6ed9"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fa9205d3baa5fb5a96b9a9b9287eed6ed9">simics::types::PCIE_HP_Power_Indicator_Off</a></div><div class="ttdeci">@ PCIE_HP_Power_Indicator_Off</div><div class="ttdef"><b>Definition:</b> pcie_type.h:73</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faa2c4f48ae16ad9d3543e9e213c6e5631"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa2c4f48ae16ad9d3543e9e213c6e5631">simics::types::PCIE_ATS_Invalidate</a></div><div class="ttdeci">@ PCIE_ATS_Invalidate</div><div class="ttdef"><b>Definition:</b> pcie_type.h:33</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faa89bf35d5518e07a8640550146401f39"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faa89bf35d5518e07a8640550146401f39">simics::types::PCIE_PM_PME</a></div><div class="ttdeci">@ PCIE_PM_PME</div><div class="ttdef"><b>Definition:</b> pcie_type.h:53</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faacb6db4779f8032f931c4c09689c4e82"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faacb6db4779f8032f931c4c09689c4e82">simics::types::PCIE_HP_Attention_Indicator_Blink</a></div><div class="ttdeci">@ PCIE_HP_Attention_Indicator_Blink</div><div class="ttdef"><b>Definition:</b> pcie_type.h:76</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fab1fee697c42f33c8dae4936be4589d3b"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab1fee697c42f33c8dae4936be4589d3b">simics::types::PCIE_HP_Power_Indicator_Blink</a></div><div class="ttdeci">@ PCIE_HP_Power_Indicator_Blink</div><div class="ttdef"><b>Definition:</b> pcie_type.h:72</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fab2fb0a855c8249e03a7ee4f03bf76956"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fab2fb0a855c8249e03a7ee4f03bf76956">simics::types::PCIE_Msg_Deassert_INTB</a></div><div class="ttdeci">@ PCIE_Msg_Deassert_INTB</div><div class="ttdef"><b>Definition:</b> pcie_type.h:47</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fac3a72f771a55e022f01a6f389b8eb5a7"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac3a72f771a55e022f01a6f389b8eb5a7">simics::types::PCIE_Set_Slot_Power_Limit</a></div><div class="ttdeci">@ PCIE_Set_Slot_Power_Limit</div><div class="ttdef"><b>Definition:</b> pcie_type.h:66</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fac7184c36b54a53ed18879df9ce9439eb"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7184c36b54a53ed18879df9ce9439eb">simics::types::PCIE_PRS_Response</a></div><div class="ttdeci">@ PCIE_PRS_Response</div><div class="ttdef"><b>Definition:</b> pcie_type.h:36</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fac7e6e82df4835bbf30705d602d1f2f18"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fac7e6e82df4835bbf30705d602d1f2f18">simics::types::PCIE_PM_Turn_Off</a></div><div class="ttdeci">@ PCIE_PM_Turn_Off</div><div class="ttdef"><b>Definition:</b> pcie_type.h:54</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faceade2165f77886ac94f2b8c2b31d883"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faceade2165f77886ac94f2b8c2b31d883">simics::types::PCIE_Msg_Assert_INTA</a></div><div class="ttdeci">@ PCIE_Msg_Assert_INTA</div><div class="ttdef"><b>Definition:</b> pcie_type.h:42</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46fad65683d31300a5b8dbb2e2c834fc33e8"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46fad65683d31300a5b8dbb2e2c834fc33e8">simics::types::PCIE_Msg_Assert_INTC</a></div><div class="ttdeci">@ PCIE_Msg_Assert_INTC</div><div class="ttdef"><b>Definition:</b> pcie_type.h:44</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faec868cefe2e567767755aaa3709e3217"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faec868cefe2e567767755aaa3709e3217">simics::types::PCIE_Msg_Assert_INTD</a></div><div class="ttdeci">@ PCIE_Msg_Assert_INTD</div><div class="ttdef"><b>Definition:</b> pcie_type.h:45</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faf08f354a589fa90d4f1a0843c0482899"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf08f354a589fa90d4f1a0843c0482899">simics::types::PCIE_Vendor_Defined_Type_1</a></div><div class="ttdeci">@ PCIE_Vendor_Defined_Type_1</div><div class="ttdef"><b>Definition:</b> pcie_type.h:80</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a103a67395cb3dd555be7fe11bdeea46faf87a4ae9cb1bffa81125241270c45492"><div class="ttname"><a href="namespacesimics_1_1types.html#a103a67395cb3dd555be7fe11bdeea46faf87a4ae9cb1bffa81125241270c45492">simics::types::PCIE_HP_Power_Indicator_On</a></div><div class="ttdeci">@ PCIE_HP_Power_Indicator_On</div><div class="ttdef"><b>Definition:</b> pcie_type.h:71</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5">simics::types::pcie_type_t</a></div><div class="ttdeci">pcie_type_t</div><div class="ttdef"><b>Definition:</b> pcie_type.h:22</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5a1b7cd4260100d47d1d6bdb736ac4d051"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a1b7cd4260100d47d1d6bdb736ac4d051">simics::types::PCIE_Type_Cfg</a></div><div class="ttdeci">@ PCIE_Type_Cfg</div><div class="ttdef"><b>Definition:</b> pcie_type.h:26</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5a5ae19473bfa0df276244f4f2972fe1ff"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a5ae19473bfa0df276244f4f2972fe1ff">simics::types::PCIE_Type_Mem</a></div><div class="ttdeci">@ PCIE_Type_Mem</div><div class="ttdef"><b>Definition:</b> pcie_type.h:24</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5a7595c5f56bb47f09955c88480a12ddf8"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5a7595c5f56bb47f09955c88480a12ddf8">simics::types::PCIE_Type_Msg</a></div><div class="ttdeci">@ PCIE_Type_Msg</div><div class="ttdef"><b>Definition:</b> pcie_type.h:27</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5ad23a7893318e622f562dcd9c3f8504cc"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad23a7893318e622f562dcd9c3f8504cc">simics::types::PCIE_Type_Not_Set</a></div><div class="ttdeci">@ PCIE_Type_Not_Set</div><div class="ttdef"><b>Definition:</b> pcie_type.h:23</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5ad74d621a31f89b1fbb120b8532d3c959"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ad74d621a31f89b1fbb120b8532d3c959">simics::types::PCIE_Type_Other</a></div><div class="ttdeci">@ PCIE_Type_Other</div><div class="ttdef"><b>Definition:</b> pcie_type.h:28</div></div>
<div class="ttc" id="anamespacesimics_1_1types_html_a98af632aed703158d016c96f7c088fd5ada341cb9f75923e18e2ea5acb1093c45"><div class="ttname"><a href="namespacesimics_1_1types.html#a98af632aed703158d016c96f7c088fd5ada341cb9f75923e18e2ea5acb1093c45">simics::types::PCIE_Type_IO</a></div><div class="ttdeci">@ PCIE_Type_IO</div><div class="ttdef"><b>Definition:</b> pcie_type.h:25</div></div>
<div class="ttc" id="anamespacesimics_html"><div class="ttname"><a href="namespacesimics.html">simics</a></div><div class="ttdef"><b>Definition:</b> adapter.h:80</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html">simics::types::pcie_ide_secured_t</a></div><div class="ttdef"><b>Definition:</b> pcie_type.h:104</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_a3a0af25d2f926f4f835aa02f995335db"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a3a0af25d2f926f4f835aa02f995335db">simics::types::pcie_ide_secured_t::t</a></div><div class="ttdeci">bool t</div><div class="ttdef"><b>Definition:</b> pcie_type.h:105</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_a6c0486500d53d5b39b94336096e399c1"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a6c0486500d53d5b39b94336096e399c1">simics::types::pcie_ide_secured_t::stream_id</a></div><div class="ttdeci">uint8_t stream_id</div><div class="ttdef"><b>Definition:</b> pcie_type.h:110</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_a7e61b06aee09f98f947a5bbc04970e55"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a7e61b06aee09f98f947a5bbc04970e55">simics::types::pcie_ide_secured_t::k</a></div><div class="ttdeci">bool k</div><div class="ttdef"><b>Definition:</b> pcie_type.h:106</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_a8d49ff6c8245482930b6effbeb08eb0f"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a8d49ff6c8245482930b6effbeb08eb0f">simics::types::pcie_ide_secured_t::sub_stream</a></div><div class="ttdeci">uint8_t sub_stream</div><div class="ttdef"><b>Definition:</b> pcie_type.h:109</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_a9524040190ede7e05cbf563bbf682315"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#a9524040190ede7e05cbf563bbf682315">simics::types::pcie_ide_secured_t::pr_sent_counter</a></div><div class="ttdeci">uint8_t pr_sent_counter</div><div class="ttdef"><b>Definition:</b> pcie_type.h:111</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_aac4ae8562a9f829de836d8a4020a4371"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#aac4ae8562a9f829de836d8a4020a4371">simics::types::pcie_ide_secured_t::m</a></div><div class="ttdeci">bool m</div><div class="ttdef"><b>Definition:</b> pcie_type.h:107</div></div>
<div class="ttc" id="astructsimics_1_1types_1_1pcie__ide__secured__t_html_ac61f240d3f2da3d6e77cb8b6caf9a9e6"><div class="ttname"><a href="structsimics_1_1types_1_1pcie__ide__secured__t.html#ac61f240d3f2da3d6e77cb8b6caf9a9e6">simics::types::pcie_ide_secured_t::p</a></div><div class="ttdeci">bool p</div><div class="ttdef"><b>Definition:</b> pcie_type.h:108</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- No Doxygen footer image. -->
</body>
</html>
