
---------- Begin Simulation Statistics ----------
simSeconds                                   1.148615                       # Number of seconds simulated (Second)
simTicks                                 1148615190569                       # Number of ticks simulated (Tick)
finalTick                                1148615190569                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    205.93                       # Real time elapsed on the host (Second)
hostTickRate                               5577600564                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8634660                       # Number of bytes of host memory used (Byte)
simInsts                                     26850632                       # Number of instructions simulated (Count)
simOps                                       58839948                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   130385                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     285723                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         86148294                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.208427                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.311679                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        68905732                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     3366                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       67228870                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  27230                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             10069136                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          22734687                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 576                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            86007704                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.781661                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.407211                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  57429590     66.77%     66.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  11022410     12.82%     79.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   6691258      7.78%     87.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5651579      6.57%     93.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2311687      2.69%     96.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1384604      1.61%     98.24% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1024655      1.19%     99.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    383859      0.45%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    108062      0.13%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              86007704                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  168174     64.21%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     64.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  16892      6.45%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      4      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     70.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  30220     11.54%     82.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 35901     13.71%     95.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             10427      3.98%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              305      0.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1020295      1.52%      1.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      48186020     71.67%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          162      0.00%     73.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        993956      1.48%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        91656      0.14%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd        39286      0.06%     74.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       365700      0.54%     75.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          206      0.00%     75.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt       122855      0.18%     75.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       181957      0.27%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift        22579      0.03%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd           27      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt          121      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv           12      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult           12      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      8894713     13.23%     89.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      6064297      9.02%     98.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       718195      1.07%     99.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       525589      0.78%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       67228870                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.780385                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              261927                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003896                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                216343158                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                76742464                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        62548855                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   4411443                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  2236096                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1767540                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    64258740                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      2211762                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    183861                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                           28729                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          140590                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        7894793                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6724499                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       131939                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        35004                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch        12094      0.13%      0.13% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        446932      4.70%      4.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       427237      4.49%      9.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1132      0.01%      9.33% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      7994817     84.03%     93.35% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       308257      3.24%     96.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond       324175      3.41%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        9514644                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch        10532      0.45%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        91843      3.95%      4.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        72746      3.13%      7.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          529      0.02%      7.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      2004519     86.20%     93.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        79301      3.41%     97.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.17% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond        65909      2.83%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total       2325379                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch         3372      0.98%      0.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            1      0.00%      0.98% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect         6335      1.83%      2.81% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          221      0.06%      2.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       305076     88.29%     91.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        20891      6.05%     97.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         9657      2.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       345553                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch         1562      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       355088      4.94%      4.96% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       354490      4.93%      9.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          603      0.01%      9.90% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      5990298     83.32%     93.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       228956      3.18%     96.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.41% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond       258266      3.59%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      7189263                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch         1562      0.48%      0.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.48% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect         5983      1.83%      2.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          209      0.06%      2.38% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       298236     91.43%     93.81% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        10996      3.37%     97.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         9192      2.82%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       326178                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3139717     33.00%     33.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      5636385     59.24%     92.24% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       446932      4.70%     96.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect       291610      3.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      9514644                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch       118185     50.34%     50.34% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       112387     47.87%     98.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            1      0.00%     98.21% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect         4198      1.79%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       234771                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           8006911                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      5038866                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            345553                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          40352                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       181680                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        163873                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              9514644                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               168429                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 7143366                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.750776                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           45823                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups          325307                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             291610                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            33697                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch        12094      0.13%      0.13% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       446932      4.70%      4.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       427237      4.49%      9.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1132      0.01%      9.33% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      7994817     84.03%     93.35% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       308257      3.24%     96.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond       324175      3.41%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      9514644                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch         2136      0.09%      0.09% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       446932     18.85%     18.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         6708      0.28%     19.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1132      0.05%     19.27% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      1538335     64.87%     84.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        51860      2.19%     86.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     86.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond       324175     13.67%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2371278                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect         6335      3.76%      3.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.76% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       141203     83.84%     87.60% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        20891     12.40%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       168429                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect         6335      3.76%      3.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.76% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       141203     83.84%     87.60% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        20891     12.40%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       168429                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups       325307                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits       291610                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        33697                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         9878                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords       335185                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               520212                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 520207                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             165118                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 355088                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              355088                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        10230389                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2790                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            302112                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     84553566                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.695890                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.656356                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        64010601     75.70%     75.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         8110542      9.59%     85.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         3356329      3.97%     89.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3809456      4.51%     93.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1610211      1.90%     95.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          444228      0.53%     96.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          608595      0.72%     96.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          554006      0.66%     97.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2049598      2.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     84553566                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1392                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                355093                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       933073      1.59%      1.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     43711682     74.29%     75.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          121      0.00%     75.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       884780      1.50%     77.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        79881      0.14%     77.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd        39212      0.07%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       334998      0.57%     78.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          204      0.00%     78.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       119446      0.20%     78.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       178888      0.30%     78.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.66% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift        14666      0.02%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd           23      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt          112      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv           12      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult           11      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6137140     10.43%     89.12% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      5580958      9.48%     98.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       300466      0.51%     99.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       523043      0.89%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     58839948                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2049598                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             26850632                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               58839948                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       26850632                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         58839948                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.208427                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.311679                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           12541607                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1706258                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          54768109                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          6437606                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         6104001                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       933073      1.59%      1.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     43711682     74.29%     75.87% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          121      0.00%     75.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       884780      1.50%     77.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        79881      0.14%     77.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.51% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        39212      0.07%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       334998      0.57%     78.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          204      0.00%     78.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       119446      0.20%     78.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       178888      0.30%     78.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift        14666      0.02%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd           23      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt          112      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv           12      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult           11      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6137140     10.43%     89.12% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      5580958      9.48%     98.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       300466      0.51%     99.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       523043      0.89%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     58839948                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      7189263                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      6573744                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       613957                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      5990298                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1197403                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       355093                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       355088                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 38741330                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              36317027                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   8538913                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               2107321                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 303113                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4833737                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 43994                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               70612188                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                123172                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            67045009                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          7540093                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         9574339                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        6552723                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.778251                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       38172760                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      21389462                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        2209176                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites       1144487                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      82380598                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     46017751                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          16127062                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     27000022                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            6374927                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      37324765                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  694006                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                28690                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4048                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6243                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3835435                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                200811                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           86007704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.878543                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.363975                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 74216680     86.29%     86.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   604121      0.70%     86.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   501151      0.58%     87.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   706028      0.82%     88.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1225779      1.43%     89.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   614109      0.71%     90.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   490295      0.57%     91.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   274782      0.32%     91.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7374759      8.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             86007704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              33683285                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.390992                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            9514644                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.110445                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     48296955                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    303113                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1797661                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  7436586                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               68909098                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                15936                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  7894793                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6724499                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1598                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     51313                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  7274017                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            328                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         171368                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       142882                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               314250                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 64332548                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                64316395                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  40560687                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  70300083                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.746578                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.576965                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     1358922                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 1457184                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  523                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 328                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 620497                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                33837                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                2100623                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            6437606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.765100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.117377                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1324586     20.58%     20.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              4424890     68.74%     89.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               571112      8.87%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                75117      1.17%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 8010      0.12%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   87      0.00%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   17      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    3      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    1      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    1      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  5      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  2      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  8      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                 23      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  7      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 33      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 50      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 54      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                167      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                216      0.00%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                411      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1076      0.02%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                569      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                492      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              16140      0.25%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              14126      0.22%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                379      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows               12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              303                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              6437606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 7228905                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 6552766                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2803                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3818                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 3835973                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       923                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 303113                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 39889838                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 9909401                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          21664                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   9283253                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              26600435                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               69506128                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9153                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1068527                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 477463                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents               24626279                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           121351478                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   249417474                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 90384074                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   2579470                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             101394236                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 19957231                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     760                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 750                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16936968                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        151565127                       # The number of ROB reads (Count)
system.cpu.rob.writes                       139597799                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 26850632                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   58839948                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   109                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   3835423.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   5549599.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.024836517822                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         10842                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         10842                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             24707012                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              176082                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      9640005                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6104034                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    9640005                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6104034                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  441383                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                5917634                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                1900267                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  53868                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 191299                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                3659148                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3835423                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                707577                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  2059                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                195652                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               5198746                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  7345581                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  1537615                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   217841                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                    62769                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    17081                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     9579                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     5035                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                     2060                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      754                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      152                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      29                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    6180                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    6658                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   10821                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   10840                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   10858                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   10852                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   10852                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   10846                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   10850                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   10853                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   10851                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   10848                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   10848                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   10848                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   10844                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   10843                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   10843                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   10842                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       8                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        10842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      848.130419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1085.196165                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511           4065     37.49%     37.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023         4832     44.57%     82.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535          777      7.17%     89.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047           87      0.80%     90.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559          249      2.30%     92.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071          200      1.84%     94.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583          229      2.11%     96.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095           93      0.86%     97.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607           55      0.51%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           86      0.79%     98.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631          121      1.12%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143           28      0.26%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655            3      0.03%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167            4      0.04%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191            2      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239            2      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12800-13311            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-14847            2      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          10842                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        10842                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.189448                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.161759                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.968981                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              4188     38.63%     38.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               473      4.36%     42.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              6128     56.52%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                45      0.42%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 8      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          10842                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 28248512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                277498854                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              43084233                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               241594274.80889648                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37509718.96746112                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   1148615057239                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       72955.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    245467072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     28968099                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data      1407706                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 213706969.936903506517                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 25220020.802310481668                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1225567.980955094099                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      3835423                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      5804582                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      6104034                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 107173197267                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 170499521529                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 29343015720983                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     27942.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29373.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4807151.42                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    245467072                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     32031782                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       277498854                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    245467072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    245467072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     43084233                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     43084233                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       3835423                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       5804582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          9640005                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      6104034                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6104034                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       213706970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        27887305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          241594275                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    213706970                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      213706970                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       37509719                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37509719                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      213706970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       65397024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         279103994                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               9198622                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               186368                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        158082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        482094                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        269523                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        247564                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        643928                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        286720                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        604692                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        304124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        159809                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        115998                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       423955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1534187                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       531108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13      2550639                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       172595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       713604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         19948                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         13479                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          6653                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2680                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          3499                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1810                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2323                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2634                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         10015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          8597                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         8153                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        11006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        11976                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        48275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        17786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        17534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             105198556296                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            45993110000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        277672718796                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11436.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30186.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              6732289                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              157477                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             73.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            84.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2495218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   240.715724                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   153.843955                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   263.127947                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       998956     40.03%     40.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       698615     28.00%     68.03% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       295225     11.83%     79.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       166220      6.66%     86.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        73362      2.94%     89.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        52842      2.12%     91.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        37848      1.52%     93.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        26965      1.08%     94.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       145185      5.82%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2495218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          588711808                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten        11927552                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               512.540503                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                10.384289                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.09                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                73.41                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       5764686060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       3063995715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     21396630780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      276795720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 90670463520.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 438447739770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  71849084160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   631469395725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    549.765841                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 182851132929                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  38354680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 927409377640                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      12051213300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       6405356595                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     44281530300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      696045240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 90670463520.000015                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 476347321350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  39933647040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   670385577345                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    583.646797                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  99662701841                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  38354680000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 1010597808728                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              9639293                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             9639290                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             6103338                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            6103338                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq                 16                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp                16                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          696                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          696                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          696                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          696                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      7670845                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      7670845                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     23817230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total     23817230                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                31488075                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    245467008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total    245467008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     75116006                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     75116006                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                320583014                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15744039                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15744039    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15744039                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1148615190569                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy        291300357309                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy       263431188019                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy       258453946371                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.099916                       # Number of seconds simulated (Second)
simTicks                                  99916328696                       # Number of ticks simulated (Tick)
finalTick                                1248531519265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     17.61                       # Real time elapsed on the host (Second)
hostTickRate                               5672253673                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8635684                       # Number of bytes of host memory used (Byte)
simInsts                                     29080069                       # Number of instructions simulated (Count)
simOps                                       63816235                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1650805                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3622691                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          7493912                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.361347                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.297500                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         5840773                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      103                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        5682641                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2104                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               864599                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1968070                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  42                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7482616                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.759446                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.381782                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   5038199     67.33%     67.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    955073     12.76%     80.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    575487      7.69%     87.79% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    486960      6.51%     94.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    191190      2.56%     96.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    111734      1.49%     98.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     84275      1.13%     99.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     30950      0.41%     99.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8748      0.12%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7482616                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   10930     61.91%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   1506      8.53%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     70.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   2132     12.08%     82.51% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2281     12.92%     95.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               796      4.51%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        90010      1.58%      1.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4056170     71.38%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     72.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         86141      1.52%     74.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         8054      0.14%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         2987      0.05%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        32428      0.57%     75.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           18      0.00%     75.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         9907      0.17%     75.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15941      0.28%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1820      0.03%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            8      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            1      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       738102     12.99%     88.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       531714      9.36%     98.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        61578      1.08%     99.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        47761      0.84%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        5682641                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.758301                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               17655                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003107                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 18481306                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6509858                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5288162                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    386351                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   195645                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           155922                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5416641                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       193645                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     14905                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2230                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           11296                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         663787                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        590916                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        11595                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         3427                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          961      0.12%      0.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         39440      4.80%      4.91% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        37471      4.56%      9.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%      9.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       689826     83.90%     93.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        26189      3.19%     96.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     96.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        28276      3.44%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         822163                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          838      0.41%      0.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         8249      4.04%      4.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         6281      3.07%      7.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%      7.52% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       177060     86.63%     94.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         6694      3.27%     97.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     97.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         5276      2.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        204398                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          274      0.92%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      0.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          509      1.70%      2.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%      2.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        26506     88.75%     91.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         1843      6.17%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.54% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          734      2.46%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        29866                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          123      0.02%      0.02% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        31191      5.05%      5.07% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        31191      5.05%     10.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     10.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       512766     83.00%     93.12% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        19495      3.16%     96.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     96.28% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        23000      3.72%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       617766                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          123      0.44%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          496      1.76%      2.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%      2.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        25945     91.94%     94.14% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          957      3.39%     97.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          697      2.47%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        28218                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       269126     32.73%     32.73% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       487502     59.30%     92.03% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        39440      4.80%     96.83% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        26095      3.17%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       822163                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         9942     49.64%     49.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         9714     48.50%     98.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     98.13% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          374      1.87%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        20030                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            690787                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       436055                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             29866                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           3517                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        15549                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         14317                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               822163                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                14541                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  618316                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.752060                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            3924                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           28276                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              26095                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2181                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          961      0.12%      0.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        39440      4.80%      4.91% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        37471      4.56%      9.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%      9.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       689826     83.90%     93.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        26189      3.19%     96.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     96.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        28276      3.44%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       822163                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          158      0.08%      0.08% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        39440     19.35%     19.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          511      0.25%     19.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     19.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       130845     64.19%     83.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         4617      2.26%     86.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     86.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        28276     13.87%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        203847                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          509      3.50%      3.50% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.50% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        12189     83.83%     87.33% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         1843     12.67%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        14541                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          509      3.50%      3.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        12189     83.83%     87.33% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         1843     12.67%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        14541                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        28276                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        26095                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2181                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          734                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        29010                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                45720                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  45721                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              14530                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  31191                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               31191                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          879988                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              61                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             26010                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7357391                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.676366                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.629345                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         5605889     76.19%     76.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          694261      9.44%     85.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          288634      3.92%     89.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          325383      4.42%     93.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          140296      1.91%     95.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           37839      0.51%     96.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           50755      0.69%     97.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           40972      0.56%     97.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          173362      2.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7357391                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          40                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 31191                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        83123      1.67%      1.67% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3675606     73.86%     75.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     75.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        76720      1.54%     77.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7071      0.14%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         2986      0.06%     77.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        29789      0.60%     77.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           18      0.00%     77.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt         9652      0.19%     78.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        15658      0.31%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1194      0.02%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            8      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            1      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     78.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       510975     10.27%     88.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       489812      9.84%     98.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        26067      0.52%     99.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        47606      0.96%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4976287                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        173362                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2229437                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4976287                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2229437                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4976287                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.361347                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.297500                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            1074460                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             150845                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           4611391                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           537042                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          537418                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        83123      1.67%      1.67% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3675606     73.86%     75.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     75.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        76720      1.54%     77.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7071      0.14%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         2986      0.06%     77.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        29789      0.60%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           18      0.00%     77.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         9652      0.19%     78.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        15658      0.31%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1194      0.02%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            8      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            1      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     78.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       510975     10.27%     88.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       489812      9.84%     98.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        26067      0.52%     99.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        47606      0.96%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4976287                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       617766                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       563452                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        54191                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       512766                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       104877                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        31191                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        31191                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  3282654                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3270372                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    724316                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                179241                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  26033                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               415334                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3859                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5989530                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 10381                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             5667736                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           647531                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          796744                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         576279                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.756312                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        3266195                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       1750466                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         193266                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         99858                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       6957646                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3866715                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1373023                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      2285059                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             553037                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3288167                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   59778                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2576                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          614                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    330104                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 17207                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7482616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.859154                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.344302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  6481893     86.63%     86.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    52065      0.70%     87.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    42458      0.57%     87.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    60139      0.80%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    99381      1.33%     90.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    54025      0.72%     90.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    37780      0.50%     91.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    22007      0.29%     91.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   632868      8.46%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7482616                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               2812633                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.375322                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             822163                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.109711                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      4161370                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     26033                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     156035                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   672240                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                5840876                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1268                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   663787                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  590916                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    35                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      4632                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   658087                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          14978                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        11963                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                26941                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  5444970                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 5444084                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3376261                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   5879704                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.726468                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.574223                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      119805                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  126747                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   31                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  28                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  53499                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3075                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 171451                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             537042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             14.721567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.950549                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 117044     21.79%     21.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               362371     67.48%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                47783      8.90%     98.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 6132      1.14%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  637      0.12%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    1      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  3      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  2      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  8      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  4      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 11      0.00%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 19      0.00%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 43      0.01%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 96      0.02%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 46      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 58      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1459      0.27%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1281      0.24%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 38      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              301                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               537042                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  604143                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  576281                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        20                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        25                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  330104                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  26033                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3384130                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  886834                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    783097                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2402522                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5891903                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   638                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  83547                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  42590                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2240073                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            10135493                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    21082351                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7671701                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    224764                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8428398                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1707103                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1497005                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         13040304                       # The number of ROB reads (Count)
system.cpu.rob.writes                        11838014                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2229437                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4976287                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    330101.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    457077.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.010187150732                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           918                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           918                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              2098347                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               14891                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       809033                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      537420                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     809033                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    537420                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   37583                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 521692                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 156829                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                   3595                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                   9509                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 308999                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 330101                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 64403                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    82                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                 15482                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                457453                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   618065                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   127054                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    18229                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     5292                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1389                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      793                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      413                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      167                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     506                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     546                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     916                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     919                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     918                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     918                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     917                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     918                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      843.800654                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     996.480885                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255            262     28.54%     28.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511           76      8.28%     36.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-767          270     29.41%     66.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-1023          145     15.80%     82.03% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1279           65      7.08%     89.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1535            4      0.44%     89.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-1791            2      0.22%     89.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-2047            4      0.44%     90.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2303           10      1.09%     91.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2559           11      1.20%     92.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2815            7      0.76%     93.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2816-3071            7      0.76%     94.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3327           11      1.20%     95.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3328-3583            9      0.98%     96.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-3839            8      0.87%     97.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3840-4095            6      0.65%     97.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.11%     97.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.11%     97.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-4863            5      0.54%     98.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4864-5119            3      0.33%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5375            5      0.54%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5376-5631            2      0.22%     99.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-5887            3      0.33%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5888-6143            1      0.11%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            918                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          918                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.148148                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.120386                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.970588                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               372     40.52%     40.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                40      4.36%     44.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               504     54.90%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 2      0.22%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            918                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  2405312                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 23799211                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3786117                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               238191407.85696986                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               37892875.46302301                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    99916408694                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       74207.13                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     21126464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      2412337                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       118875                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 211441555.907025277615                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 24143571.240889418870                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1189745.475553676719                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       330101                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       478932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data       537420                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst   9260499201                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  14229348658                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 2545704395629                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28053.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29710.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   4736899.25                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     21126464                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      2672747                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        23799211                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     21126464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     21126464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      3786117                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      3786117                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        330101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        478932                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           809033                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data       537420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          537420                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       211441556                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        26749852                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          238191408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    211441556                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      211441556                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       37892875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          37892875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      211441556                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       64642727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         276084283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                771450                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                15742                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         10562                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         41382                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         23277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         20995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         56441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         16845                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         50584                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         24717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          8160                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          8182                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        37096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       138201                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        46023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       217306                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         8729                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        62950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1266                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           245                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            66                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           128                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           151                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           850                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          954                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1042                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1582                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               9025160359                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             3857250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         23489847859                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11698.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30448.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               558074                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               13206                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             72.34                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            83.89                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       215906                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   233.339175                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   150.502932                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   255.147205                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        88217     40.86%     40.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        60481     28.01%     68.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        25840     11.97%     80.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        14121      6.54%     87.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         6190      2.87%     90.25% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4469      2.07%     92.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         3071      1.42%     93.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         2174      1.01%     94.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        11343      5.25%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       215906                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           49372800                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1007488                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               494.141455                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                10.083317                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.94                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.86                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                72.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        484777440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        257646345                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      1747893420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       22393800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 7887060480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  37976951670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   6387279360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    54764002515                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    548.098626                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  16264075439                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   3336320000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  80315933257                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1056834240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        561716925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3760259580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       59779440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 7887060480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  41443457400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3468116640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    58237224705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    582.859934                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   8658020686                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   3336320000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  87921988010                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               809013                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              809014                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              537400                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             537400                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq           20                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp           20                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq           20                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp           20                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port       660202                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total       660202                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      2032705                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      2032705                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2692907                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     21126464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     21126464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port      6458865                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total      6458865                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 27585329                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1346453                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1346453    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1346453                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  99916328696                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         25117678709                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        22677326504                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        21889674813                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.135748                       # Number of seconds simulated (Second)
simTicks                                 135748259542                       # Number of ticks simulated (Tick)
finalTick                                1384279778807                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     25.61                       # Real time elapsed on the host (Second)
hostTickRate                               5299652832                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8653092                       # Number of bytes of host memory used (Byte)
simInsts                                     33200012                       # Number of instructions simulated (Count)
simOps                                       71774858                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1296097                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    2802022                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         10181374                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.471241                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.404655                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         8293231                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     1671                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        8588417                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   4073                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               336224                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            246738                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 529                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            10174025                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.844151                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.507037                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   6729086     66.14%     66.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1261671     12.40%     78.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    824080      8.10%     86.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    535629      5.26%     91.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    351715      3.46%     95.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    248441      2.44%     97.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    155348      1.53%     99.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     53894      0.53%     99.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     14161      0.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              10174025                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   26558     69.19%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     69.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     32      0.08%     69.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     69.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.01%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    15      0.04%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     69.31% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   8099     21.10%     90.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  1197      3.12%     93.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               748      1.95%     95.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1735      4.52%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       127465      1.48%      1.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       6018171     70.07%     71.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1794      0.02%     71.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1165      0.01%     71.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        21227      0.25%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     71.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          652      0.01%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          377      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        41375      0.48%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        13966      0.16%     72.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        52316      0.61%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           41      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            3      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1413485     16.46%     89.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       679050      7.91%     97.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        97885      1.14%     98.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       119443      1.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        8588417                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.843542                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               38386                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.004470                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 26647195                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 8292175                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         7915531                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    746116                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   339131                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           325105                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     8125027                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       374311                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3519                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            2020                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7349                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        1179929                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        803202                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        76182                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        83270                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch           18      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         90576     11.38%     11.38% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        85923     10.80%     22.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         5328      0.67%     22.85% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       548238     68.89%     91.74% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        54852      6.89%     98.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.63% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        10910      1.37%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         795845                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch           16      0.03%      0.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          582      0.98%      1.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         1152      1.93%      2.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          104      0.17%      3.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        53809     90.25%     93.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         1979      3.32%     96.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         1979      3.32%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         59621                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.03%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.02%      0.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          406      2.79%      2.85% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           89      0.61%      3.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        11256     77.48%     80.95% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         2438     16.78%     97.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     97.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          330      2.27%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        14527                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            2      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        89995     12.22%     12.22% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        84771     11.51%     23.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect         5224      0.71%     24.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       494417     67.16%     91.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        52873      7.18%     98.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8931      1.21%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       736213                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            2      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          261      1.96%      1.98% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           87      0.65%      2.63% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        10769     80.90%     83.53% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         1887     14.18%     97.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     97.70% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          306      2.30%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13312                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       357068     44.87%     44.87% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       334410     42.02%     86.89% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        90576     11.38%     98.27% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        13791      1.73%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       795845                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7707     54.61%     54.61% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6397     45.32%     99.93% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.02%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            7      0.05%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        14114                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            548256                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       199339                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             14527                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           4334                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        11764                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          2763                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               795845                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                11337                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  427280                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.536888                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            4647                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           16238                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              13791                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2447                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch           18      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        90576     11.38%     11.38% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        85923     10.80%     22.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         5328      0.67%     22.85% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       548238     68.89%     91.74% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        54852      6.89%     98.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.63% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        10910      1.37%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       795845                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            8      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        90574     24.57%     24.58% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          560      0.15%     24.73% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         5328      1.45%     26.17% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       260825     70.77%     96.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          360      0.10%     97.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        10910      2.96%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        368565                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          406      3.58%      3.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      3.58% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         8493     74.91%     78.50% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         2438     21.50%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        11337                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          406      3.58%      3.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      3.58% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         8493     74.91%     78.50% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         2438     21.50%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        11337                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        16238                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        13791                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2447                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          419                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        16657                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                91833                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  91832                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1838                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  89995                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               89995                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          335761                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1142                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             10327                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     10126792                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.785898                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.796087                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7596712     75.02%     75.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          809151      7.99%     83.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          484106      4.78%     87.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          495321      4.89%     92.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          171426      1.69%     94.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           84442      0.83%     95.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          125199      1.24%     96.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           47291      0.47%     96.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          313144      3.09%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     10126792                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         480                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 89995                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       122484      1.54%      1.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      5772149     72.53%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1774      0.02%     74.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          811      0.01%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        20914      0.26%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          640      0.01%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          376      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        40570      0.51%     74.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13958      0.18%     75.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        52020      0.65%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift           20      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            3      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     75.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1098834     13.81%     89.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       674220      8.47%     97.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        51311      0.64%     98.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       108537      1.36%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      7958623                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        313144                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              4119943                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                7958623                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        4119943                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          7958623                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.471241                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.404655                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            1932902                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             312823                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           7709643                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1150145                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          782757                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       122484      1.54%      1.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5772149     72.53%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         1774      0.02%     74.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv          811      0.01%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        20914      0.26%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          640      0.01%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          376      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        40570      0.51%     74.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     74.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13958      0.18%     75.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        52020      0.65%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift           20      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            3      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1098834     13.81%     89.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       674220      8.47%     97.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        51311      0.64%     98.64% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       108537      1.36%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      7958623                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       736213                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       632061                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       104150                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       494417                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       241794                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        89995                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        89995                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                  5526768                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3379506                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1086118                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                170961                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  10672                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               328999                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  4613                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                8325289                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3461                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             8584891                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           769193                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         1510512                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         798174                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.843196                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        3182490                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2401345                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         375246                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        194696                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       9686847                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      5849812                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           2308686                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      3830130                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          360                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             438777                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       2732291                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   30488                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                         28                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 1343                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2958                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          800                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    588830                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 11775                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           10174025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.828332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.285777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8825933     86.75%     86.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    96467      0.95%     87.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    67463      0.66%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    67568      0.66%     89.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                    89017      0.87%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    69323      0.68%     90.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   153902      1.51%     92.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    67537      0.66%     92.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   736815      7.24%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             10174025                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               4344878                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.426748                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             795845                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.078167                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      7421361                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     10672                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      41387                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   696634                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                8294902                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  395                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1179929                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  803202                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   851                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       292                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                   679542                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            182                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           2795                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         9576                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                12371                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  8243172                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 8240636                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   5106294                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   7595188                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.809383                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.672306                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      478670                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   29785                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   47                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 182                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  20445                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   56                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 351071                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1150145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.367315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             7.639881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 477269     41.50%     41.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               593761     51.62%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                67223      5.84%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                10846      0.94%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  997      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              294                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1150145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 1176840                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  798482                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       567                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      1683                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  589263                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       717                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  10672                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5610745                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  806409                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          10390                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1153156                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2582653                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                8314925                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 17935                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  15458                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   3589                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                2491716                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            12766828                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    26432275                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  9507544                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    376017                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              12053287                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   713445                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     364                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 365                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1335195                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         18105770                       # The number of ROB reads (Count)
system.cpu.rob.writes                        16636136                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  4119943                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    7958623                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    16                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples    588830.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    641642.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004876331842                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           980                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           980                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              3237486                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               16067                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      1285993                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      783062                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    1285993                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    783062                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                   72549                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 766034                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.30                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 194439                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                    821                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                  19172                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 482731                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 588830                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                 36219                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                 12694                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                 55512                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                678637                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1006966                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   179676                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                    19017                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     5299                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                     1148                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      659                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      383                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      165                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       49                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     635                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     691                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     984                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     982                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     983                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     981                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     980                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          980                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     1238.044898                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2250.632461                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511            542     55.31%     55.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023          261     26.63%     81.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535           12      1.22%     83.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1536-2047            8      0.82%     83.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2559           21      2.14%     86.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-3071            5      0.51%     86.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3072-3583           10      1.02%     87.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::3584-4095           10      1.02%     88.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4607           15      1.53%     90.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4608-5119           22      2.24%     92.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5120-5631            6      0.61%     93.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::5632-6143            4      0.41%     93.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-6655            3      0.31%     93.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6656-7167            5      0.51%     94.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679            9      0.92%     95.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7680-8191            9      0.92%     96.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            7      0.71%     96.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            8      0.82%     97.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727           13      1.33%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9728-10239           10      1.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            980                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          980                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.368367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.343078                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.926304                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               289     29.49%     29.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                56      5.71%     35.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               622     63.47%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                11      1.12%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 2      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            980                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  4643136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 41819289                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               5712243                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               308065010.49143296                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               42079677.62734117                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   135748126212                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       65608.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     37685120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3685666                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       126252                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 277610336.420853793621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 27150742.207929883152                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 930045.073328826693                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       588830                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       697163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data       783062                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  15437158379                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  17943764419                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 3964365163316                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26216.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25738.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   5062645.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     37685120                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      4134169                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        41819289                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     37685120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     37685120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      5712243                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      5712243                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        588830                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        697163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          1285993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data       783062                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          783062                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       277610336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        30454674                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          308065010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    277610336                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      277610336                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data       42079678                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          42079678                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      277610336                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       72534352                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         350144688                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               1213444                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                17021                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         14161                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         86282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         20772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        133577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         84226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        109129                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         41696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         57482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        107660                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         21930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       161973                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         8533                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        13233                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       220886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        74599                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        57305                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           495                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1084                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           729                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           361                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           442                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           132                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           300                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          355                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          614                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          705                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         7219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2718                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              10628847798                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             6067220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         33380922798                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  8759.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            27509.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               984317                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               14867                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             81.12                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       231289                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   340.486785                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   215.145397                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   322.085950                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        58644     25.36%     25.36% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        67120     29.02%     54.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        27515     11.90%     66.27% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        16475      7.12%     73.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        10276      4.44%     77.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        12453      5.38%     83.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         9265      4.01%     87.23% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         6191      2.68%     89.90% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        23350     10.10%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       231289                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead           77660416                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1089344                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               572.091431                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.024736                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                81.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        689209920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        366342735                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3907900500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       21000060                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 10716248400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  60006296850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1595713440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    77302711905                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    569.456376                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   3614672747                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   4533100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 127600486795                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        962136420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        511399020                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      4756089660                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       67849560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 10716248400.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  58312168500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   3022347840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    78348239400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    577.158335                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7346985834                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   4533100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 123868173708                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              1285753                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             1285755                       # Transaction distribution (Count)
system.membus.transDist::WriteReq              782822                       # Transaction distribution (Count)
system.membus.transDist::WriteResp             782822                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq          240                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp          240                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq          240                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp          240                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1177661                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1177661                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      2960451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      2960451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4138112                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     37685184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     37685184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port      9846420                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total      9846420                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 47531604                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2069055                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2069055    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2069055                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 135748259542                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38027275961                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        40303485447                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        31794068290                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
