read -sv run_verilog_mid/adder_32b_18_69_417d89c847096b66492b92681b7bb93b.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_69_417d89c847096b66492b92681b7bb93b_yosys.v
