<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2023-11-01 08:54:04 -->
<manual text="Dracula Reference" description="Dracula offers a complete set of integrated applications for IC layout designs. It contains information about the Dracula standalone verification product." href="dracularefTOC.html" pdfref="dracularef.pdf" type="Reference" >
   <topic  href="preface.html#pgfId-1016393" text="Preface" >
      <topic  href="preface.html#pgfId-1016412" text="Related Documents" />
      <topic  href="preface.html#pgfId-1016432" text="Typographic and Syntax Conventions" />
   </topic>
   <topic  href="chap1.html#pgfId-1015746" text="Overview" >
      <topic  href="chap1.html#pgfId-1015759" text="Introducing Dracula" >
         <topic  href="chap1.html#pgfId-1015788" text="Flat and Hierarchical Databases" />
         <topic  href="chap1.html#pgfId-1015805" text="Dracula Applications" />
         <topic  href="chap1.html#pgfId-1015945" text="Dracula Interfaces" />
      </topic>
      <topic  href="chap1.html#pgfId-1015973" text="Introducing Hierarchical Dracula" >
         <topic  href="chap1.html#pgfId-1015991" text="Hierarchical Structure" />
         <topic  href="chap1.html#pgfId-1016090" text="Functions Not Available in Hierarchical Rules Files" />
         <topic  href="chap1.html#pgfId-1016096" text="Hierarchical Dracula Modes" />
      </topic>
   </topic>
   <topic  href="chap2.html#pgfId-1011663" text="Using Dracula" >
      <topic  href="chap2.html#pgfId-1014288" text="Verifying a Design with Dracula" />
      <topic  href="chap2.html#pgfId-1014341" text="Creating a Rules File" >
         <topic  href="chap2.html#pgfId-1014345" text="Rules File Structure" />
         <topic  href="chap2.html#pgfId-1014395" text="Syntax" />
         <topic  href="chap2.html#pgfId-1014488" text="Rules File Example" />
      </topic>
      <topic  href="chap2.html#pgfId-1014496" text="Compiling the Rules File" >
         <topic  href="chap2.html#pgfId-1014515" text="Running PDRACULA" />
         <topic  href="chap2.html#pgfId-1014528" text="Using PDRACULA Commands" />
         <topic  href="chap2.html#pgfId-1014534" text="/ABORT" />
         <topic  href="chap2.html#pgfId-1014542" text="/CLEAR" />
         <topic  href="chap2.html#pgfId-1014550" text="/DCL" />
         <topic  href="chap2.html#pgfId-1014559" text="/FINISH" />
         <topic  href="chap2.html#pgfId-1014576" text="/GET" />
         <topic  href="chap2.html#pgfId-1014615" text="/HELP" />
         <topic  href="chap2.html#pgfId-1014643" text="/LIST" />
         <topic  href="chap2.html#pgfId-1014656" text="/NEXT" />
         <topic  href="chap2.html#pgfId-1014667" text="/PRINT" />
         <topic  href="chap2.html#pgfId-1014681" text="/RESTART" />
         <topic  href="chap2.html#pgfId-1014695" text="/STATUS" />
         <topic  href="chap2.html#pgfId-1014704" text="/STORE" />
      </topic>
      <topic  href="chap2.html#pgfId-1014718" text="Running Dracula" />
      <topic  href="chap2.html#pgfId-1014733" text="Interpreting Dracula Output" />
      <topic  href="chap2.html#pgfId-1014759" text="Dracula Distributed Processing" >
         <topic  href="chap2.html#pgfId-1014774" text="How Dracula Distributed Works" />
         <topic  href="chap2.html#pgfId-1014784" text="Setting Up for Dracula Distributed Processing" />
         <topic  href="chap2.html#pgfId-1014810" text="Creating a Node Configuration File" />
         <topic  href="chap2.html#pgfId-1014831" text="Running Dracula Distributed Processing" />
         <topic  href="chap2.html#pgfId-1014866" text="Distributed Dracula Files" />
         <topic  href="chap2.html#pgfId-1015276" text="Dracula Distributed Processing and the Dracula Graphical User Interface Tool" />
         <topic  href="chap2.html#pgfId-1015263" text="Dracula Distributed Processing in the Dracula 4.51 Release" />
         <topic  href="chap2.html#pgfId-1015021" text="Dracula Distributed Processing in the Dracula 4.6 release" />
         <topic  href="chap2.html#pgfId-1015023" text="Dracula Distributed Processing in the Dracula 4.7 release" />
         <topic  href="chap2.html#pgfId-1015027" text="Dracula Distributed Processing in the Dracula 4.8 release" />
      </topic>
      <topic  href="chap2.html#pgfId-1016985" text="Running Dracula in 32-bit or 64-bit Modes" />
   </topic>
   <topic  href="chap3.html#pgfId-1014280" text="Checking Design Rules (DRC)" >
      <topic  href="chap3.html#pgfId-1014295" text="Design Rules Checker" >
         <topic  href="chap3.html#pgfId-1014300" text="DRC Commands" />
         <topic  href="chap3.html#pgfId-1014313" text="Conjunctive Rules" />
      </topic>
      <topic  href="chap3.html#pgfId-1014325" text="DRC Example" >
         <topic  href="chap3.html#pgfId-1014354" text="Description Block" />
         <topic  href="chap3.html#pgfId-1014359" text="Input-Layer Block" />
         <topic  href="chap3.html#pgfId-1014365" text="Operation Block" />
         <topic  href="chap3.html#pgfId-1014716" text="Executing DRC from a Design Rule Library" />
         <topic  href="chap3.html#pgfId-1014738" text="Developing and Executing a Design Rule" />
         <topic  href="chap3.html#pgfId-1014746" text="Viewing the Results" />
         <topic  href="chap3.html#pgfId-1014780" text="Viewing the Violations" />
         <topic  href="chap3.html#pgfId-1015284" text="Database Comparison" />
      </topic>
      <topic  href="chap3.html#pgfId-1015303" text="Hierarchical and Multilevel Hierarchical Design Rules Checker" >
         <topic  href="chap3.html#pgfId-1015320" text="Prerequisites" />
         <topic  href="chap3.html#pgfId-1015329" text="Selecting HDRC Hcells" />
         <topic  href="chap3.html#pgfId-1015389" text="Creating Hcells, Hcell Environment, and Composite Plane" />
         <topic  href="chap3.html#pgfId-1015432" text="HDRC Modes" />
         <topic  href="chap3.html#pgfId-1015498" text="HDRC Error Reports" />
         <topic  href="chap3.html#pgfId-1015670" text="Sample HDRC Rules File" />
      </topic>
   </topic>
   <topic  href="chap4.html#pgfId-1014280" text="Checking Electrical Rules (ERC)" >
      <topic  href="chap4.html#pgfId-1014296" text="Electrical Rules Checker" >
         <topic  href="chap4.html#pgfId-1014310" text="ERC Commands" />
         <topic  href="chap4.html#pgfId-1014348" text="ERC Output" />
      </topic>
      <topic  href="chap4.html#pgfId-1014365" text="ERC Examples" >
         <topic  href="chap4.html#pgfId-1014496" text="Description Block" />
         <topic  href="chap4.html#pgfId-1014503" text="Input Layer Block" />
         <topic  href="chap4.html#pgfId-1014510" text="Operation Block" />
         <topic  href="chap4.html#pgfId-1014520" text="NMOS ERC Rules File" />
         <topic  href="chap4.html#pgfId-1014530" text="CMOS ERC Rules File" />
      </topic>
      <topic  href="chap4.html#pgfId-1014541" text="Hierarchical ERC" >
         <topic  href="chap4.html#pgfId-1014553" text="HERC Check Modes" />
         <topic  href="chap4.html#pgfId-1014568" text="HERC Limitations" />
         <topic  href="chap4.html#pgfId-1014577" text="HERC Commands" />
      </topic>
   </topic>
   <topic  href="chap5.html#pgfId-1011663" text="Compiling Network Descriptions (LOGLVS)" >
      <topic  href="chap5.html#pgfId-1014242" text="Overview" >
         <topic  href="chap5.html#pgfId-1020368" text="Initial Correspondence Nodes" />
         <topic  href="chap5.html#pgfId-1014477" text="Node Names" />
      </topic>
      <topic  href="chap5.html#pgfId-1014556" text="Preparing Netlists" />
      <topic  href="chap5.html#pgfId-1023167" text="LOGLVS Command Sequence" >
         <topic  href="chap5.html#pgfId-1014578" text="Control Commands" />
         <topic  href="chap5.html#pgfId-1026625" text="Parse Commands" />
         <topic  href="chap5.html#pgfId-1014599" text="Expand or Flatten Commands" />
         <topic  href="chap5.html#pgfId-1014607" text="LOGLVS Examples" />
      </topic>
      <topic  href="chap5.html#pgfId-1014627" text="CDL Control Commands" >
         <topic  href="chap5.html#pgfId-1014636" text="*.BIPOLAR" />
         <topic  href="chap5.html#pgfId-1014652" text="*.BUSDELIMITER" />
         <topic  href="chap5.html#pgfId-1014668" text="*.CAPA" />
         <topic  href="chap5.html#pgfId-1017977" text="*.CAPAREA" />
         <topic  href="chap5.html#pgfId-1018012" text="*.CAPVAL" />
         <topic  href="chap5.html#pgfId-1014686" text="*.DEFAULT" />
         <topic  href="chap5.html#pgfId-1018035" text="*.DIOAREA" />
         <topic  href="chap5.html#pgfId-1018056" text="*.DIOPERI" />
         <topic  href="chap5.html#pgfId-1014700" text="*.DIODE" />
         <topic  href="chap5.html#pgfId-1014736" text="*.EQUATION" />
         <topic  href="chap5.html#pgfId-1014748" text="*.EQUIV" />
         <topic  href="chap5.html#pgfId-1014799" text="*.GNONSWAP" />
         <topic  href="chap5.html#pgfId-1014811" text="*.LDD" />
         <topic  href="chap5.html#pgfId-1014821" text="*.MEGA" />
         <topic  href="chap5.html#pgfId-1022597" text="*.NONSWAP" />
         <topic  href="chap5.html#pgfId-1014862" text="*.NOPIN" />
         <topic  href="chap5.html#pgfId-1014870" text="*.NOSUB_M" />
         <topic  href="chap5.html#pgfId-1014878" text="*.PIN" />
         <topic  href="chap5.html#pgfId-1014886" text="*.PININFO" />
         <topic  href="chap5.html#pgfId-1014915" text="*.RESI" />
         <topic  href="chap5.html#pgfId-1018070" text="*.RESSIZE" />
         <topic  href="chap5.html#pgfId-1018075" text="*.RESVAL" />
         <topic  href="chap5.html#pgfId-1014940" text="*.REVERSE" />
         <topic  href="chap5.html#pgfId-1014948" text="*.SCALE" />
         <topic  href="chap5.html#pgfId-1022584" text="*.SPICE" />
         <topic  href="chap5.html#pgfId-1015043" text="*.UNSPEC" />
         <topic  href="chap5.html#pgfId-1022714" text="*.UNSPEC-MOS" />
      </topic>
      <topic  href="chap5.html#pgfId-1015053" text="SPICE and HSPICE Commands" >
         <topic  href="chap5.html#pgfId-1015059" text=".ENDS or .EOM" />
         <topic  href="chap5.html#pgfId-1015066" text=".GLOBAL" />
         <topic  href="chap5.html#pgfId-1015083" text=".INCLUDE" />
         <topic  href="chap5.html#pgfId-1015094" text=".PARAM" />
         <topic  href="chap5.html#pgfId-1015132" text=".SUBCKT or .MACRO" />
         <topic  href="chap5.html#pgfId-1015156" text=".SWAP and Special Elements" />
         <topic  href="chap5.html#pgfId-1015190" text="Subcircuit Calls" />
         <topic  href="chap5.html#pgfId-1015216" text="CDL Element Definition" />
         <topic  href="chap5.html#pgfId-1015227" text="Capacitor Syntax" />
         <topic  href="chap5.html#pgfId-1015241" text="Diode Syntax" />
         <topic  href="chap5.html#pgfId-1015255" text="Resistor Syntax" />
         <topic  href="chap5.html#pgfId-1015271" text="Transistor (BJT) Syntax" />
         <topic  href="chap5.html#pgfId-1015292" text="Transistor (JFET) Syntax" />
         <topic  href="chap5.html#pgfId-1015307" text="Transistor (MOSFET) Syntax" />
         <topic  href="chap5.html#pgfId-1015332" text="CDL Macro Expansion" />
         <topic  href="chap5.html#pgfId-1015383" text="CDL File Example" />
      </topic>
      <topic  href="chap5.html#pgfId-1015389" text="Preparing Data Files" >
         <topic  href="chap5.html#pgfId-1015395" text="Preparing SPICE Files" />
         <topic  href="chap5.html#pgfId-1021309" text="Preparing Verilog Files" />
      </topic>
      <topic  href="chap5.html#pgfId-1015847" text="Running LOGLVS" >
         <topic  href="chap5.html#pgfId-1015859" text="CASE" />
         <topic  href="chap5.html#pgfId-1015866" text="CELL" />
         <topic  href="chap5.html#pgfId-1015892" text="CIRCUIT" />
         <topic  href="chap5.html#pgfId-1015906" text="CONVERT" />
         <topic  href="chap5.html#pgfId-1015919" text="DATAFORMAT" />
         <topic  href="chap5.html#pgfId-1015958" text="DELCKT" />
         <topic  href="chap5.html#pgfId-1015969" text="DELECEL" />
         <topic  href="chap5.html#pgfId-1023284" text="DEVMAP" />
         <topic  href="chap5.html#pgfId-1015985" text="DXF" />
         <topic  href="chap5.html#pgfId-1016000" text="ENV" />
         <topic  href="chap5.html#pgfId-1023339" text="EQUIV" />
         <topic  href="chap5.html#pgfId-1016010" text="EXIT" />
         <topic  href="chap5.html#pgfId-1016022" text="FDELIMITER" />
         <topic  href="chap5.html#pgfId-1016035" text="FPIN" />
         <topic  href="chap5.html#pgfId-1016053" text="GENPAD" />
         <topic  href="chap5.html#pgfId-1016062" text="GET" />
         <topic  href="chap5.html#pgfId-1016072" text="GLOBAL" />
         <topic  href="chap5.html#pgfId-1016088" text="HELP" />
         <topic  href="chap5.html#pgfId-1016098" text="HTV/DRE" />
         <topic  href="chap5.html#pgfId-1019083" text="KCELL" />
         <topic  href="chap5.html#pgfId-1016105" text="KFPIN" />
         <topic  href="chap5.html#pgfId-1016129" text="LINK" />
         <topic  href="chap5.html#pgfId-1023731" text="MOS_EXTENDED_REP" />
         <topic  href="chap5.html#pgfId-1016147" text="NO_WARNING" />
         <topic  href="chap5.html#pgfId-1016157" text="NVER" />
         <topic  href="chap5.html#pgfId-1016175" text="PRECISION" />
         <topic  href="chap5.html#pgfId-1016185" text="PRINT" />
         <topic  href="chap5.html#pgfId-1016197" text="RESET" />
         <topic  href="chap5.html#pgfId-1016208" text="RESISTOR" />
         <topic  href="chap5.html#pgfId-1016218" text="SAVE" />
         <topic  href="chap5.html#pgfId-1016230" text=" SET FANIN" />
         <topic  href="chap5.html#pgfId-1016243" text="SET FANOUT" />
         <topic  href="chap5.html#pgfId-1025782" text="STOP" />
         <topic  href="chap5.html#pgfId-1016256" text="STORE" />
         <topic  href="chap5.html#pgfId-1016267" text="SUMMARY" />
         <topic  href="chap5.html#pgfId-1023392" text="TNAME" />
         <topic  href="chap5.html#pgfId-1016288" text="TRANSISTOR" />
         <topic  href="chap5.html#pgfId-1016298" text="TYPE" />
         <topic  href="chap5.html#pgfId-1016307" text="UNLIMIT" />
         <topic  href="chap5.html#pgfId-1023485" text="Shell Environment Variables Used By LOGLVS" />
         <topic  href="chap5.html#pgfId-1016331" text="LOGLVS Example" />
      </topic>
      <topic  href="chap5.html#pgfId-1016374" text="Using Hierarchical LOGLVS" >
         <topic  href="chap5.html#pgfId-1025159" text="CDL and SPICE Formats" />
         <topic  href="chap5.html#pgfId-1016419" text="Hcell Definition Examples" />
      </topic>
      <topic  href="chap5.html#pgfId-1016530" text="LOGLVS Examples" >
         <topic  href="chap5.html#pgfId-1018412" text="SPICE" />
      </topic>
   </topic>
   <topic  href="chap6.html#pgfId-1011663" text="Comparing Layouts and Schematics (LVS)" >
      <topic  href="chap6.html#pgfId-1014252" text="LVS Overview" >
         <topic  href="chap6.html#pgfId-1014264" text="Layout Versus Layout" />
         <topic  href="chap6.html#pgfId-1014269" text="Schematic Versus Schematic" />
         <topic  href="chap6.html#pgfId-1014279" text="Hierarchical Layout Versus Schematic" />
         <topic  href="chap6.html#pgfId-1014284" text="Initial Correspondence Node Pairs" />
         <topic  href="chap6.html#pgfId-1014297" text="Trace and Discrepancy Points" />
         <topic  href="chap6.html#pgfId-1014301" text="Using LVS" />
      </topic>
      <topic  href="chap6.html#pgfId-1014362" text="LVL Overview" >
         <topic  href="chap6.html#pgfId-1014371" text="Preparing for LVL" />
         <topic  href="chap6.html#pgfId-1014391" text="Rules Files" />
         <topic  href="chap6.html#pgfId-1014416" text="Running LVL" />
      </topic>
      <topic  href="chap6.html#pgfId-1014423" text="SVS Overview" >
         <topic  href="chap6.html#pgfId-1014433" text="Running SVS in Flat Mode" />
         <topic  href="chap6.html#pgfId-1014437" text="Running SVS in Cell or Composite Mode" />
         <topic  href="chap6.html#pgfId-1014440" text="Running SVS in Hierarchical Mode" />
      </topic>
      <topic  href="chap6.html#pgfId-1014450" text="LVS Report Format" >
         <topic  href="chap6.html#pgfId-1014483" text="Sample LVS Report" />
      </topic>
      <topic  href="chap6.html#pgfId-1023482" text="Discrepancy Report Conventions" />
      <topic  href="chap6.html#pgfId-1023629" text="LVS Error Types" >
         <topic  href="chap6.html#pgfId-1014929" text="LVS Error Type 1" />
         <topic  href="chap6.html#pgfId-1014972" text="LVS Error Type 2" />
         <topic  href="chap6.html#pgfId-1015023" text="LVS Error Type 3" />
         <topic  href="chap6.html#pgfId-1015076" text="LVS Error Type 4" />
         <topic  href="chap6.html#pgfId-1015191" text="LVS Error Type 5" />
         <topic  href="chap6.html#pgfId-1015308" text="LVS Error Type 6" />
         <topic  href="chap6.html#pgfId-1015432" text="LVS Error Type 7" />
         <topic  href="chap6.html#pgfId-1015438" text="LVS Error Type 8" />
         <topic  href="chap6.html#pgfId-1015442" text="LVS Error Type 9" />
         <topic  href="chap6.html#pgfId-1015498" text="LVS Error Type 10" />
         <topic  href="chap6.html#pgfId-1015550" text="LVS Error Type 11" />
         <topic  href="chap6.html#pgfId-1015615" text="LVS Error Type 12" />
         <topic  href="chap6.html#pgfId-1015669" text="LVS Error Type 13" />
         <topic  href="chap6.html#pgfId-1015714" text="LVS Error Type 14" />
         <topic  href="chap6.html#pgfId-1015759" text="LVS Error Type 15" />
      </topic>
      <topic  href="chap6.html#pgfId-1015766" text="Device Recognition in LVS" >
         <topic  href="chap6.html#pgfId-1015809" text="NMOS Inverter" />
         <topic  href="chap6.html#pgfId-1015879" text="NMOS NOR Gate" />
         <topic  href="chap6.html#pgfId-1015943" text="NMOS NAND Gate" />
         <topic  href="chap6.html#pgfId-1015946" text="CMOS Inverter" />
         <topic  href="chap6.html#pgfId-1015990" text="Simple Parallel Pull-Up (PUP) Structure" />
         <topic  href="chap6.html#pgfId-1016038" text="Simple Series Pull-Up (SUP) Structure" />
         <topic  href="chap6.html#pgfId-1016084" text="Simple Parallel Pull-Down (PDW) Structure" />
         <topic  href="chap6.html#pgfId-1016128" text="Simple Series Pull-Down (SDW) Structure" />
         <topic  href="chap6.html#pgfId-1016171" text="Complex Gate Including PUPI, SUPI, PDWI, and SDWI" />
         <topic  href="chap6.html#pgfId-1016372" text="PUPI and SDWI" />
         <topic  href="chap6.html#pgfId-1016442" text="SUPI and PDWI" />
         <topic  href="chap6.html#pgfId-1023663" text="PUPI and SDWI" />
         <topic  href="chap6.html#pgfId-1016876" text="PUPI and SDWI" />
         <topic  href="chap6.html#pgfId-1017058" text="SUPI and SDWI" />
         <topic  href="chap6.html#pgfId-1017267" text="CMOS NAND" />
         <topic  href="chap6.html#pgfId-1017351" text="CMOS NOR" />
         <topic  href="chap6.html#pgfId-1017439" text="CMOS AOI" />
         <topic  href="chap6.html#pgfId-1017559" text="CMOS AOIs" />
         <topic  href="chap6.html#pgfId-1017676" text="Simple Parallel Middle (PMID) Structure" />
         <topic  href="chap6.html#pgfId-1017723" text="Simple Series Middle (SMID) Structure" />
         <topic  href="chap6.html#pgfId-1017769" text="Undefined Elements" />
      </topic>
      <topic  href="chap6.html#pgfId-1017778" text="Isolating and Debugging Errors" />
      <topic  href="chap6.html#pgfId-1017797" text="Interpreting an LVS Discrepancy" />
      <topic  href="chap6.html#pgfId-1018108" text="Logical Equivalence in MOS Digital Circuits" />
      <topic  href="chap6.html#pgfId-1018120" text="Calculations on Parallel MOS Devices for LVS" >
         <topic  href="chap6.html#pgfId-1018126" text="W/L Calculation" />
         <topic  href="chap6.html#pgfId-1018190" text="Weff MULDELW Calculation" />
         <topic  href="chap6.html#pgfId-1019042" text="MOS Devices Without Substrate Terminal" />
      </topic>
      <topic  href="chap6.html#pgfId-1026312" text="Calculations on Parallel and Series Resistor Devices width/length for LVS" />
      <topic  href="chap6.html#pgfId-1026342" text="Bipolar LVS Example" />
      <topic  href="chap6.html#pgfId-1018259" text="Hierarchical LVS" >
         <topic  href="chap6.html#pgfId-1018265" text="Basic Requirements" />
         <topic  href="chap6.html#pgfId-1018293" text="Selecting HLVS Hcells" />
         <topic  href="chap6.html#pgfId-1018310" text="Automatically Selecting HLVS Hcells" />
         <topic  href="chap6.html#pgfId-1018328" text="Hcell Pins" />
         <topic  href="chap6.html#pgfId-1018339" text="Hcell Text (Pin Names)" />
         <topic  href="chap6.html#pgfId-1018348" text="Adding to Text" />
         <topic  href="chap6.html#pgfId-1018360" text="Pin Text" />
         <topic  href="chap6.html#pgfId-1018367" text="Masking Hcells with Black Boxes" />
         <topic  href="chap6.html#pgfId-1018385" text="Hcells and the BASE-LAYER" />
         <topic  href="chap6.html#pgfId-1018473" text="Hcell Frames" />
         <topic  href="chap6.html#pgfId-1018479" text="Wire Types" />
         <topic  href="chap6.html#pgfId-1018529" text="Feedthroughs" />
         <topic  href="chap6.html#pgfId-1018537" text="GEN-TEXT Commands" />
         <topic  href="chap6.html#pgfId-1018588" text="HLVS Error Types" />
         <topic  href="chap6.html#pgfId-1018591" text="Sample HLVS Input Rules File" />
      </topic>
      <topic  href="chap6.html#pgfId-1014195" text="Inherited Connections for LVS in Dracula Verification" >
         <topic  href="chap6.html#pgfId-1026182" text="Example" />
      </topic>
   </topic>
   <topic  href="chap7.html#pgfId-1018982" text="Extracting Electrical Parameters (LPE)" >
      <topic  href="chap7.html#pgfId-1014258" text="LPE Overview" >
         <topic  href="chap7.html#pgfId-1016161" text="LPE Flow Diagram" />
         <topic  href="chap7.html#pgfId-1016164" text="LPE Flow Diagram (continued)" />
      </topic>
      <topic  href="chap7.html#pgfId-1016169" text="Extracting SPICE Parameters" >
         <topic  href="chap7.html#pgfId-1014440" text="MOS Transistors" />
         <topic  href="chap7.html#pgfId-1014670" text="Parasitic Diode Parameters" />
         <topic  href="chap7.html#pgfId-1014676" text="Parasitic Capacitor Parameters" />
         <topic  href="chap7.html#pgfId-1014783" text="Element Resistor Parameters" />
         <topic  href="chap7.html#pgfId-1015084" text="Bipolar Transistor Area and Perimeter" />
      </topic>
      <topic  href="chap7.html#pgfId-1015226" text="Flexible LPE" >
         <topic  href="chap7.html#pgfId-1015235" text="Geometric Primitives" />
         <topic  href="chap7.html#pgfId-1015248" text="Reserved Parameter Keywords" />
         <topic  href="chap7.html#pgfId-1015271" text="User-Defined Parameters" />
      </topic>
      <topic  href="chap7.html#pgfId-1019272" text=" Selective LPE" >
         <topic  href="chap7.html#pgfId-1019191" text="Selective LPE Batch Example" />
         <topic  href="chap7.html#pgfId-1015416" text="Selective LPE Incremental Example" />
      </topic>
      <topic  href="chap7.html#pgfId-1015454" text="LPE Examples" >
         <topic  href="chap7.html#pgfId-1015456" text="Features of the Example" />
         <topic  href="chap7.html#pgfId-1015474" text="Rules File in a MOS Example" />
         <topic  href="chap7.html#pgfId-1015665" text="NMOS LPE Input File" />
         <topic  href="chap7.html#pgfId-1015672" text="CMOS LPE Input File" />
      </topic>
      <topic  href="chap7.html#pgfId-1015684" text="Hierarchical LPE" >
         <topic  href="chap7.html#pgfId-1015700" text="Cell Mode" />
         <topic  href="chap7.html#pgfId-1015705" text="Composite Mode" />
      </topic>
   </topic>
   <topic  href="chap8.html#pgfId-1011663" text="Using Parametric Data (LPEPRO)" >
      <topic  href="chap8.html#pgfId-1014279" text="LPEPRO Overview" >
         <topic  href="chap8.html#pgfId-1014298" text="Using LPEPRO" />
      </topic>
      <topic  href="chap8.html#pgfId-1014311" text="Terminal Commands" />
      <topic  href="chap8.html#pgfId-1014347" text="Administrative Commands" >
         <topic  href="chap8.html#pgfId-1014350" text="DISK" />
         <topic  href="chap8.html#pgfId-1014362" text="INPUT" />
         <topic  href="chap8.html#pgfId-1014372" text="RESET" />
         <topic  href="chap8.html#pgfId-1014392" text="SAVE" />
         <topic  href="chap8.html#pgfId-1014403" text="EXIT" />
      </topic>
      <topic  href="chap8.html#pgfId-1014412" text="Network and Gate Commands" >
         <topic  href="chap8.html#pgfId-1014415" text="GET" />
         <topic  href="chap8.html#pgfId-1014431" text="DELAY" />
      </topic>
      <topic  href="chap8.html#pgfId-1014449" text="Delay Value Command" >
         <topic  href="chap8.html#pgfId-1014452" text="CALCULATE" />
      </topic>
      <topic  href="chap8.html#pgfId-1014482" text="Path Analysis Commands" >
         <topic  href="chap8.html#pgfId-1014485" text="LPATH" />
         <topic  href="chap8.html#pgfId-1014495" text="SPATH" />
         <topic  href="chap8.html#pgfId-1014505" text="PATH" />
         <topic  href="chap8.html#pgfId-1014514" text="START" />
         <topic  href="chap8.html#pgfId-1014524" text="END" />
         <topic  href="chap8.html#pgfId-1014533" text="MASK" />
         <topic  href="chap8.html#pgfId-1014550" text="UNMASK" />
      </topic>
      <topic  href="chap8.html#pgfId-1014564" text="Report Commands" >
         <topic  href="chap8.html#pgfId-1014567" text="PRINT, TYPE, and STORE" />
      </topic>
      <topic  href="chap8.html#pgfId-1014687" text="Scanning Layout Parameters" >
         <topic  href="chap8.html#pgfId-1014695" text="Identifying Nodes in the Layout" />
         <topic  href="chap8.html#pgfId-1014708" text="MOS Subcommand" />
         <topic  href="chap8.html#pgfId-1014741" text="CAPACITANCE Subcommand" />
         <topic  href="chap8.html#pgfId-1014757" text="DIODE Subcommand" />
         <topic  href="chap8.html#pgfId-1014764" text="PARAMETER Subcommand" />
      </topic>
      <topic  href="chap8.html#pgfId-1014792" text="SPICE Generator" >
         <topic  href="chap8.html#pgfId-1014794" text="Whole Chip or Whole Cell" />
         <topic  href="chap8.html#pgfId-1014807" text="Selected Paths" />
      </topic>
      <topic  href="chap8.html#pgfId-1014860" text="Logic Gate Generator" >
         <topic  href="chap8.html#pgfId-1014868" text="Using the Logic Gate Generator" />
         <topic  href="chap8.html#pgfId-1014883" text="Gate Types" />
         <topic  href="chap8.html#pgfId-1016641" text="Wired-OR Examples" />
      </topic>
      <topic  href="chap8.html#pgfId-1016910" text="Calculating Delay" >
         <topic  href="chap8.html#pgfId-1016917" text="L/W Ratio, Capacitance, and Resistance" />
         <topic  href="chap8.html#pgfId-1016931" text="Using Delay Equation Options" />
         <topic  href="chap8.html#pgfId-1016952" text="Revising Schematic Data" />
         <topic  href="chap8.html#pgfId-1016972" text="Calculating Delays for Nonprimitive Gates" />
         <topic  href="chap8.html#pgfId-1017168" text="Reviewing Delay Information" />
      </topic>
   </topic>
   <topic  href="chap9.html#pgfId-1016902" text="Extracting Parasitic Resistance (PRE)" >
      <topic  href="chap9.html#pgfId-1014270" text="Overview of Parasitic Resistance Extraction" >
         <topic  href="chap9.html#pgfId-1014295" text="First PRE Pass" />
         <topic  href="chap9.html#pgfId-1014305" text="Second PRE Pass" />
      </topic>
      <topic  href="chap9.html#pgfId-1014419" text="Creating the Resistor and Resistor Terminal Layers" >
         <topic  href="chap9.html#pgfId-1014429" text="Using the CUT-TERM Command" />
         <topic  href="chap9.html#pgfId-1014441" text="Using a Command Sequence" />
      </topic>
      <topic  href="chap9.html#pgfId-1014459" text="Creating the Pad Terminal Layers" >
         <topic  href="chap9.html#pgfId-1014479" text="Examples" />
         <topic  href="chap9.html#pgfId-1014485" text="Error Conditions" />
      </topic>
      <topic  href="chap9.html#pgfId-1014496" text="Calculating Junction Resistance" />
      <topic  href="chap9.html#pgfId-1014592" text="Redistributing Parasitic Capacitances" />
      <topic  href="chap9.html#pgfId-1014720" text="Sample PRE Rules File" />
      <topic  href="chap9.html#pgfId-1014729" text="Considerations for Parasitic Resistance Extraction" />
      <topic  href="chap9.html#pgfId-1014814" text="Sample Data and Results" />
      <topic  href="chap9.html#pgfId-1014884" text="Hierarchical PRE" >
         <topic  href="chap9.html#pgfId-1014893" text="SPF File Overview" />
         <topic  href="chap9.html#pgfId-1014897" text="DSPF Format" />
         <topic  href="chap9.html#pgfId-1015100" text="RSPF Format" />
         <topic  href="chap9.html#pgfId-1015206" text="Dracula, CDC, DSPF and RSPF Flow" />
      </topic>
   </topic>
   <topic  href="chap10.html#pgfId-1015746" text="Using DRAC2CDL Netlist Generator" >
      <topic  href="chap10.html#pgfId-1017421" text="Overview" />
      <topic  href="chap10.html#pgfId-1017427" text="Running DRAC2CDL" >
         <topic  href="chap10.html#pgfId-1017695" text="Interactive Mode" />
         <topic  href="chap10.html#pgfId-1017472" text="Batch Mode" />
      </topic>
      <topic  href="chap10.html#pgfId-1017480" text="Examples" />
   </topic>
   <topic  href="chap11.html#pgfId-1011663" text="Description Block Commands" >
      <topic  href="chap11.html#pgfId-1022899" text="ABORT-MULT-STAMP" />
      <topic  href="chap11.html#pgfId-1014234" text="ABORT-P-G-SHORT" />
      <topic  href="chap11.html#pgfId-1014256" text="ABORT-SOFTCHK" />
      <topic  href="chap11.html#pgfId-1014274" text="ACUTE-CLIP " />
      <topic  href="chap11.html#pgfId-1023100" text="ALLOW-RECONNECT" />
      <topic  href="chap11.html#pgfId-1037490" text="ANGLED-EDGE-TOL" />
      <topic  href="chap11.html#pgfId-1014323" text="ARRAY" />
      <topic  href="chap11.html#pgfId-1022368" text="ARRAY-ENABLED" />
      <topic  href="chap11.html#pgfId-1022482" text="AUTOMATCH" />
      <topic  href="chap11.html#pgfId-1014465" text="BLACKBOX-FILE" />
      <topic  href="chap11.html#pgfId-1028202" text="BLOCK-NAME-ONLY" />
      <topic  href="chap11.html#pgfId-1014521" text="BOUNDING-BOX" />
      <topic  href="chap11.html#pgfId-1034384" text="BOXMAP" />
      <topic  href="chap11.html#pgfId-1038051" text="BOX-M-COMPARE" />
      <topic  href="chap11.html#pgfId-1038049" text="BOX-M-FACTOR" />
      <topic  href="chap11.html#pgfId-1036720" text="BOX-M-IGNORE" />
      <topic  href="chap11.html#pgfId-1033173" text="CAP-POLARITY" />
      <topic  href="chap11.html#pgfId-1014531" text="CARE-SPLIT-ORDER" />
      <topic  href="chap11.html#pgfId-1014594" text="CELLBOX-LAYER" />
      <topic  href="chap11.html#pgfId-1014611" text="CELL-CHILD-TEXT" />
      <topic  href="chap11.html#pgfId-1014629" text="CELL-ERROR-REP" />
      <topic  href="chap11.html#pgfId-1014667" text="CELL-LIBRARY" />
      <topic  href="chap11.html#pgfId-1014680" text="CHECK-MODE" />
      <topic  href="chap11.html#pgfId-1014728" text="CHECK-PATH" />
      <topic  href="chap11.html#pgfId-1032874" text="CMOS-NTYPE" />
      <topic  href="chap11.html#pgfId-1032897" text="CMOS-PTYPE" />
      <topic  href="chap11.html#pgfId-1022514" text="CNAMES-CHK-OFF" />
      <topic  href="chap11.html#pgfId-1014764" text="CNAMES-CSEN" />
      <topic  href="chap11.html#pgfId-1014789" text="CONN-ALL-WIRE" />
      <topic  href="chap11.html#pgfId-1014806" text="CONN-INTER-WIRE" />
      <topic  href="chap11.html#pgfId-1014825" text="CONN-OPEN-WIRE" />
      <topic  href="chap11.html#pgfId-1014838" text="CONVERT-DATABASE" />
      <topic  href="chap11.html#pgfId-1014885" text="CPOINT-FILE" />
      <topic  href="chap11.html#pgfId-1014921" text="CSH-F-OPTION" />
      <topic  href="chap11.html#pgfId-1014934" text="DATAFORMAT" />
      <topic  href="chap11.html#pgfId-1014972" text="DD-RSH-COMMAND" />
      <topic  href="chap11.html#pgfId-1014981" text="DELCEL" />
      <topic  href="chap11.html#pgfId-1014996" text="DEL-VIR-WIRE" />
      <topic  href="chap11.html#pgfId-1015009" text="DIODE-P-TO-G" />
      <topic  href="chap11.html#pgfId-1015025" text="DIODESEQ" />
      <topic  href="chap11.html#pgfId-1035835" text="DRACBATCH-EMAIL" />
      <topic  href="chap11.html#pgfId-1015105" text="EBOX-SHORT-PIN" />
      <topic  href="chap11.html#pgfId-1015127" text="EMPTY-BLACKBOX" />
      <topic  href="chap11.html#pgfId-1015140" text="EMPTY-ENC" />
      <topic  href="chap11.html#pgfId-1015150" text="END-MACRO" />
      <topic  href="chap11.html#pgfId-1015167" text="ENVIRONMENT-MAX" />
      <topic  href="chap11.html#pgfId-1015189" text="ERROR-PATH-WIDTH" />
      <topic  href="chap11.html#pgfId-1015205" text="EXPAND-GATE-DELI" />
      <topic  href="chap11.html#pgfId-1015214" text="EXPAND-INST-DELI" />
      <topic  href="chap11.html#pgfId-1015228" text="EXPAND-NODE-DELI" />
      <topic  href="chap11.html#pgfId-1015242" text="EXTERM-NOWARN" />
      <topic  href="chap11.html#pgfId-1015254" text="FASTSIZE" />
      <topic  href="chap11.html#pgfId-1015267" text="FDELIMITER" />
      <topic  href="chap11.html#pgfId-1015280" text="FILTER Commands" />
      <topic  href="chap11.html#pgfId-1023203" text="FILTER-LDD" />
      <topic  href="chap11.html#pgfId-1023226" text="FILTER-REPORT" />
      <topic  href="chap11.html#pgfId-1016027" text="FIX-INPUT-ORDER" />
      <topic  href="chap11.html#pgfId-1016048" text="FLAG-ACUTEANGLE" />
      <topic  href="chap11.html#pgfId-1016064" text="FLAG-NON45" />
      <topic  href="chap11.html#pgfId-1016079" text="FLG-EXPTH-OFFGRD" />
      <topic  href="chap11.html#pgfId-1032202" text="FLAG-OFFGRID" />
      <topic  href="chap11.html#pgfId-1016099" text="FLAG-PTH-OFFGRID" />
      <topic  href="chap11.html#pgfId-1016114" text="FLAG-SELFINTERS" />
      <topic  href="chap11.html#pgfId-1016202" text="FLAG-SELFTOUCH" />
      <topic  href="chap11.html#pgfId-1016243" text="FLAT-GDS-SMALL" />
      <topic  href="chap11.html#pgfId-1016255" text="FLATTEN-PWRGND" />
      <topic  href="chap11.html#pgfId-1016273" text="FNODE-CONNECT" />
      <topic  href="chap11.html#pgfId-1016314" text="GATE-RES-EXT" />
      <topic  href="chap11.html#pgfId-1016386" text="GEN-TEXT-FILE" />
      <topic  href="chap11.html#pgfId-1016404" text="GEN-TEXT-FLTNODE" />
      <topic  href="chap11.html#pgfId-1016424" text="GEN-TEXT-FRAME" />
      <topic  href="chap11.html#pgfId-1016445" text="GEN-TEXT-WIRE" />
      <topic  href="chap11.html#pgfId-1016463" text="GEN-XRF-RPT" />
      <topic  href="chap11.html#pgfId-1016487" text="GROUND-NODE" />
      <topic  href="chap11.html#pgfId-1016504" text="HCELL" />
      <topic  href="chap11.html#pgfId-1016580" text="HCELL-COLUMN-1" />
      <topic  href="chap11.html#pgfId-1016603" text="HCELL-FILE" />
      <topic  href="chap11.html#pgfId-1016619" text="HCELL-IN-HCELL" />
      <topic  href="chap11.html#pgfId-1016716" text="HCELL-MAX-PLACEMENTS" />
      <topic  href="chap11.html#pgfId-1016730" text="HCELL-MAX-SEGMENTS" />
      <topic  href="chap11.html#pgfId-1016751" text="HCELL-OPTIMIZE-PLACEMENTS" />
      <topic  href="chap11.html#pgfId-1026917" text="HCELL-RULE" />
      <topic  href="chap11.html#pgfId-1016792" text="HIER-OUTDISK" />
      <topic  href="chap11.html#pgfId-1016801" text="IGNORE-SCH-SUB" />
      <topic  href="chap11.html#pgfId-1022542" text="INAME-TOPDOWN" />
      <topic  href="chap11.html#pgfId-1016810" text="INDISK" />
      <topic  href="chap11.html#pgfId-1016831" text="INDISK-FILE" />
      <topic  href="chap11.html#pgfId-1016878" text="INSTPIN-FILE" />
      <topic  href="chap11.html#pgfId-1016914" text="INTERNAL-NODE" />
      <topic  href="chap11.html#pgfId-1016929" text="INTERNODE-PREFIX" />
      <topic  href="chap11.html#pgfId-1022730" text="KCELL-FILE" />
      <topic  href="chap11.html#pgfId-1016948" text="KEEPDATA " />
      <topic  href="chap11.html#pgfId-1016970" text="KEEP-INST-FPIN" />
      <topic  href="chap11.html#pgfId-1016984" text="KEEP-SHORT-BJT" />
      <topic  href="chap11.html#pgfId-1016992" text="KEEP-SHORT-CAP" />
      <topic  href="chap11.html#pgfId-1017000" text="KEEP-SHORT-DIO" />
      <topic  href="chap11.html#pgfId-1017009" text="KEEP-SHORT-MOS" />
      <topic  href="chap11.html#pgfId-1017018" text="KEEP-SHORT-RES" />
      <topic  href="chap11.html#pgfId-1023290" text="KEEP-TEXT" />
      <topic  href="chap11.html#pgfId-1017026" text="LAYER-FILE" />
      <topic  href="chap11.html#pgfId-1017037" text="LAYER-FILE-TYPE" />
      <topic  href="chap11.html#pgfId-1017048" text="LEGAL-CHAR-SET" />
      <topic  href="chap11.html#pgfId-1017056" text="LIBRARY" />
      <topic  href="chap11.html#pgfId-1017067" text="LIMIT-DRC-ERROR" />
      <topic  href="chap11.html#pgfId-1017080" text="LIMIT-RUN-TO" />
      <topic  href="chap11.html#pgfId-1017131" text="LISTERROR" />
      <topic  href="chap11.html#pgfId-1017160" text="LONG-SUM-LEN" />
      <topic  href="chap11.html#pgfId-1017168" text="LOOP-TWO-CAP" />
      <topic  href="chap11.html#pgfId-1017185" text="LOOP-TWO-RES" />
      <topic  href="chap11.html#pgfId-1017203" text="LPE-FORMAT" />
      <topic  href="chap11.html#pgfId-1033273" text="LPE-GROUND" />
      <topic  href="chap11.html#pgfId-1017218" text="LPE-PRECISION" />
      <topic  href="chap11.html#pgfId-1017234" text="LPE-QUERY" />
      <topic  href="chap11.html#pgfId-1017355" text="LUMPCAP" />
      <topic  href="chap11.html#pgfId-1017414" text="LVL-PART" />
      <topic  href="chap11.html#pgfId-1017428" text="LVS-OPTION" />
      <topic  href="chap11.html#pgfId-1017458" text="LVSRPT-ONLY" />
      <topic  href="chap11.html#pgfId-1017475" text="M-Factor Commands" />
      <topic  href="chap11.html#pgfId-1017501" text="M-Factor Tolerance Commands" />
      <topic  href="chap11.html#pgfId-1017600" text="MAG-BEF-GRID" />
      <topic  href="chap11.html#pgfId-1017621" text="MAGNIFY-IN" />
      <topic  href="chap11.html#pgfId-1017634" text="MAGNIFY-OUT" />
      <topic  href="chap11.html#pgfId-1017645" text="MAP-TEXT-FILE" />
      <topic  href="chap11.html#pgfId-1017664" text="MATCH-P-G-BY-TYP" />
      <topic  href="chap11.html#pgfId-1017793" text="MEMORY-CORE" />
      <topic  href="chap11.html#pgfId-1018097" text="MINI-SUMMARY" />
      <topic  href="chap11.html#pgfId-1018109" text="MIRROR" />
      <topic  href="chap11.html#pgfId-1018124" text="MODEL" />
      <topic  href="chap11.html#pgfId-1018141" text="MOS-CAP" />
      <topic  href="chap11.html#pgfId-1035773" text="MOS-M-COMPARE" />
      <topic  href="chap11.html#pgfId-1035768" text="MULTICPU" />
      <topic  href="chap11.html#pgfId-1022608" text="MULTI-GDS2-IN" />
      <topic  href="chap11.html#pgfId-1022221" text="MULTI-PIN-FILE" />
      <topic  href="chap11.html#pgfId-1018188" text="MULTIPLE-DISK" />
      <topic  href="chap11.html#pgfId-1022636" text="NO-SUB-TERM" />
      <topic  href="chap11.html#pgfId-1018239" text="NOT-HCELL" />
      <topic  href="chap11.html#pgfId-1018254" text="NRX-EXTRACT" />
      <topic  href="chap11.html#pgfId-1018485" text="NRX-SAVE" />
      <topic  href="chap11.html#pgfId-1036859" text="OAOUTTYPE" />
      <topic  href="chap11.html#pgfId-1027307" text="OPTIMIZE-RULE" />
      <topic  href="chap11.html#pgfId-1036919" text="OUTCELL" />
      <topic  href="chap11.html#pgfId-1027308" text="OUTDISK" />
      <topic  href="chap11.html#pgfId-1018514" text="OUTLIB" />
      <topic  href="chap11.html#pgfId-1018550" text="OUTPUT-ONE-LAYER" />
      <topic  href="chap11.html#pgfId-1018575" text="OVPR-TOLERANCE" />
      <topic  href="chap11.html#pgfId-1018584" text="PARALLEL-FILE" />
      <topic  href="chap11.html#pgfId-1034442" text="PAR-COMPARE" />
      <topic  href="chap11.html#pgfId-1033774" text="PAROUTNAM" />
      <topic  href="chap11.html#pgfId-1018616" text="PARSET" />
      <topic  href="chap11.html#pgfId-1030208" text="PATH-W-OFFGRID" />
      <topic  href="chap11.html#pgfId-1018718" text="PATH-W-ROUND" />
      <topic  href="chap11.html#pgfId-1037630" text="PINCAP-FILE" />
      <topic  href="chap11.html#pgfId-1018926" text="POINT-CONNECT" />
      <topic  href="chap11.html#pgfId-1018937" text="POWER-NODE" />
      <topic  href="chap11.html#pgfId-1018955" text="PREFIX-PARASITIC" />
      <topic  href="chap11.html#pgfId-1018977" text="PREINTERACTIVE" />
      <topic  href="chap11.html#pgfId-1018994" text="PRIMARY" />
      <topic  href="chap11.html#pgfId-1019014" text="PRINTFILE" />
      <topic  href="chap11.html#pgfId-1032617" text="PROB-GEOM-LIST" />
      <topic  href="chap11.html#pgfId-1019123" text="PROCESS-VAR" />
      <topic  href="chap11.html#pgfId-1019136" text="PROGRAM-DIR" />
      <topic  href="chap11.html#pgfId-1019160" text="PULL-DOWN" />
      <topic  href="chap11.html#pgfId-1019172" text="PULL-UP" />
      <topic  href="chap11.html#pgfId-1019184" text="RAM-CELL" />
      <topic  href="chap11.html#pgfId-1022668" text="RAM-CORE" />
      <topic  href="chap11.html#pgfId-1037141" text="RCX-MODE" />
      <topic  href="chap11.html#pgfId-1019202" text="REDUCER" />
      <topic  href="chap11.html#pgfId-1019233" text="REP-UNM-INST-PG" />
      <topic  href="chap11.html#pgfId-1032737" text="RERUN-FILTER" />
      <topic  href="chap11.html#pgfId-1019241" text="RESOLUTION" />
      <topic  href="chap11.html#pgfId-1037393" text="RESWSMASH" />
      <topic  href="chap11.html#pgfId-1019267" text="ROTATION" />
      <topic  href="chap11.html#pgfId-1019281" text="ROUND-OFF-TOLER" />
      <topic  href="chap11.html#pgfId-1019311" text="SCALE and REV-SCALE" />
      <topic  href="chap11.html#pgfId-1019338" text="SCALEOUT and REV-SCALEOUT" />
      <topic  href="chap11.html#pgfId-1035482" text="SCHEMATIC" />
      <topic  href="chap11.html#pgfId-1035476" text="SELECT-MODE" />
      <topic  href="chap11.html#pgfId-1019398" text="SIZE-MAX-VERTEX" />
      <topic  href="chap11.html#pgfId-1019414" text="SIZE-MIN-WIDTH" />
      <topic  href="chap11.html#pgfId-1019438" text="SIZENOT" />
      <topic  href="chap11.html#pgfId-1019449" text="SKILL-LOADER" />
      <topic  href="chap11.html#pgfId-1019456" text="SMART-LPE" />
      <topic  href="chap11.html#pgfId-1019584" text="SMASH-CAP-TYP" />
      <topic  href="chap11.html#pgfId-1033207" text="SMASH-FLOAT-RES" />
      <topic  href="chap11.html#pgfId-1034502" text="SMASH-MOS-TYP" />
      <topic  href="chap11.html#pgfId-1033153" text="SMASH-RES-TYP" />
      <topic  href="chap11.html#pgfId-1033167" text="SMOOTH-SIZE" />
      <topic  href="chap11.html#pgfId-1019644" text="S-OPTION-CLASS" />
      <topic  href="chap11.html#pgfId-1019666" text="SPF-MAP-FILE" />
      <topic  href="chap11.html#pgfId-1019686" text="START-MACRO" />
      <topic  href="chap11.html#pgfId-1019703" text="STATUS-COMMAND" />
      <topic  href="chap11.html#pgfId-1019718" text="SUBCKT-NAME" />
      <topic  href="chap11.html#pgfId-1019734" text="SUBNODE-DELIM" />
      <topic  href="chap11.html#pgfId-1019771" text="SUB-PROGRAM-NAME" />
      <topic  href="chap11.html#pgfId-1022071" text="SUBTYPE-CSENS" />
      <topic  href="chap11.html#pgfId-1019782" text="SUMMARY-ONLY" />
      <topic  href="chap11.html#pgfId-1019792" text="SVS-LAYOUT" />
      <topic  href="chap11.html#pgfId-1019806" text="SVS-SCHEMATIC" />
      <topic  href="chap11.html#pgfId-1019820" text="SYSOUT" />
      <topic  href="chap11.html#pgfId-1029525" text="SYSTEM or SYSIN" />
      <topic  href="chap11.html#pgfId-1037088" text="TEXT-HEIGHT" />
      <topic  href="chap11.html#pgfId-1019893" text="TEXT-LEVEL" />
      <topic  href="chap11.html#pgfId-1019913" text="TEXT-PRI-ONLY" />
      <topic  href="chap11.html#pgfId-1019927" text="TNAMES-CSEN" />
      <topic  href="chap11.html#pgfId-1019944" text="TRANSISTOR" />
      <topic  href="chap11.html#pgfId-1019953" text="UNIT" />
      <topic  href="chap11.html#pgfId-1019973" text="UNSPEC-LAY-PARA" />
      <topic  href="chap11.html#pgfId-1019985" text="UNSPEC-PARA" />
      <topic  href="chap11.html#pgfId-1020015" text="UNSPEC-SCH-PARA" />
      <topic  href="chap11.html#pgfId-1020027" text="WINDEL" />
      <topic  href="chap11.html#pgfId-1020125" text="WINDOW" />
      <topic  href="chap11.html#pgfId-1020216" text="WINDOW-CUT" />
      <topic  href="chap11.html#pgfId-1020226" text="WORK-DIR" />
      <topic  href="chap11.html#pgfId-1020251" text="ZERO-SPAC-F-EQU" />
   </topic>
   <topic  href="chap12.html#pgfId-1011663" text="Input-Layer Block Commands" >
      <topic  href="chap12.html#pgfId-1014234" text="Introduction" >
         <topic  href="chap12.html#pgfId-1014239" text="Using Text" />
         <topic  href="chap12.html#pgfId-1014596" text="BASE-LAYER" />
         <topic  href="chap12.html#pgfId-1014624" text="CELLBNDY" />
         <topic  href="chap12.html#pgfId-1014662" text="CONNECT-LAYER" />
         <topic  href="chap12.html#pgfId-1014862" text="CTEXT and ATTACH" />
         <topic  href="chap12.html#pgfId-1014885" text="EXPORT" />
         <topic  href="chap12.html#pgfId-1014909" text="FRAME-EXCLUDE-LAYER" />
         <topic  href="chap12.html#pgfId-1016123" text="FRAME-HOLE-LAYER" />
         <topic  href="chap12.html#pgfId-1014949" text="GEN-TEXT-LAYER" />
         <topic  href="chap12.html#pgfId-1014966" text="IDTEXT" />
         <topic  href="chap12.html#pgfId-1014979" text="IMPORT-LAYERS" />
         <topic  href="chap12.html#pgfId-1015416" text="KTEXT" />
         <topic  href="chap12.html#pgfId-1015001" text="Layer Name Definition" />
         <topic  href="chap12.html#pgfId-1016630" text="OUT-ANNOTATED-LAYER" />
         <topic  href="chap12.html#pgfId-1015067" text="PAD-LAYER" />
         <topic  href="chap12.html#pgfId-1015099" text="PIN-TEXT-LAYER" />
         <topic  href="chap12.html#pgfId-1015116" text="RCONNECT-LAYER" />
         <topic  href="chap12.html#pgfId-1016723" text="RCX-LAYERS" />
         <topic  href="chap12.html#pgfId-1015138" text="SUBSTRATE" />
         <topic  href="chap12.html#pgfId-1015162" text="TEMPORARY-LAYER" />
         <topic  href="chap12.html#pgfId-1015177" text="TEXTSEQUENCE" />
      </topic>
   </topic>
   <topic  href="chap13.html#pgfId-1011663" text="Operation Block Commands" >
      <topic  href="chap13.html#pgfId-1014238" text="Introduction" >
         <topic  href="chap13.html#pgfId-1014249" text="Logical Operations" />
         <topic  href="chap13.html#pgfId-1014252" text="Electrical Node Extraction" />
         <topic  href="chap13.html#pgfId-1045858" text="Sizing Operations" />
         <topic  href="chap13.html#pgfId-1045861" text="Spacing Checks" />
         <topic  href="chap13.html#pgfId-1014274" text="Circuit Element Extraction" />
         <topic  href="chap13.html#pgfId-1014281" text="Electrical Rule Checking" />
         <topic  href="chap13.html#pgfId-1014285" text="Layout Versus Schematic" />
         <topic  href="chap13.html#pgfId-1014287" text="Layout Parameter Extraction" />
         <topic  href="chap13.html#pgfId-1014290" text="AND" />
         <topic  href="chap13.html#pgfId-1014311" text="ANDNOT" />
         <topic  href="chap13.html#pgfId-1045570" text="ANGLED-EDGE-TOL" />
         <topic  href="chap13.html#pgfId-1014327" text="AREA" />
         <topic  href="chap13.html#pgfId-1014432" text="ATTACH" />
         <topic  href="chap13.html#pgfId-1014474" text="ATTRIBUTE CAP" />
         <topic  href="chap13.html#pgfId-1014646" text="ATTRIBUTE RES" />
         <topic  href="chap13.html#pgfId-1047476" text="BBOX" />
         <topic  href="chap13.html#pgfId-1048255" text="*BREAK" />
         <topic  href="chap13.html#pgfId-1014696" text="CALCULATE" />
         <topic  href="chap13.html#pgfId-1014736" text="CAT" />
         <topic  href="chap13.html#pgfId-1014753" text="CHKPAR" />
         <topic  href="chap13.html#pgfId-1014787" text="COEFFICIENT CAP" />
         <topic  href="chap13.html#pgfId-1014801" text="COMPUTE" />
         <topic  href="chap13.html#pgfId-1014830" text="CONNECT" />
         <topic  href="chap13.html#pgfId-1014890" text="CORNER" />
         <topic  href="chap13.html#pgfId-1040546" text="COVERAGE" />
         <topic  href="chap13.html#pgfId-1024647" text="CUT" />
         <topic  href="chap13.html#pgfId-1015121" text="CUT-TERM" />
         <topic  href="chap13.html#pgfId-1025285" text="DENC" />
         <topic  href="chap13.html#pgfId-1015663" text="DEVTAG" />
         <topic  href="chap13.html#pgfId-1015726" text="drcAntenna" />
         <topic  href="chap13.html#pgfId-1015781" text="ECONNECT" />
         <topic  href="chap13.html#pgfId-1025868" text="EDGECHK" />
         <topic  href="chap13.html#pgfId-1015817" text="EDTEXT " />
         <topic  href="chap13.html#pgfId-1015833" text="ELCOUNT" />
         <topic  href="chap13.html#pgfId-1015869" text="ELEMENT BJT" />
         <topic  href="chap13.html#pgfId-1015897" text="ELEMENT BOX" />
         <topic  href="chap13.html#pgfId-1015919" text="ELEMENT CAP" />
         <topic  href="chap13.html#pgfId-1015948" text="ELEMENT DIO" />
         <topic  href="chap13.html#pgfId-1039117" text="ELEMENT IN?" />
         <topic  href="chap13.html#pgfId-1015968" text="ELEMENT LDD" />
         <topic  href="chap13.html#pgfId-1015994" text="ELEMENT MOS" />
         <topic  href="chap13.html#pgfId-1016014" text="ELEMENT PAD" />
         <topic  href="chap13.html#pgfId-1032481" text="ELEMENT RES" />
         <topic  href="chap13.html#pgfId-1016053" text="ENC" />
         <topic  href="chap13.html#pgfId-1040122" text="ENCBASEDOVLP" />
         <topic  href="chap13.html#pgfId-1045084" text="ENCRECT" />
         <topic  href="chap13.html#pgfId-1016364" text="EQUATION" />
         <topic  href="chap13.html#pgfId-1016391" text="EXPLODE" />
         <topic  href="chap13.html#pgfId-1016410" text="EXT" />
         <topic  href="chap13.html#pgfId-1016765" text="extractParasitic" />
         <topic  href="chap13.html#pgfId-1016828" text="FLATTEN" />
         <topic  href="chap13.html#pgfId-1016851" text="FLOATCHK" />
         <topic  href="chap13.html#pgfId-1016893" text="FRINGE CAP" />
         <topic  href="chap13.html#pgfId-1039610" text="GENRECT" />
         <topic  href="chap13.html#pgfId-1017000" text="GLOBAL-SCONNECT" />
         <topic  href="chap13.html#pgfId-1017034" text="GPATHCHK" />
         <topic  href="chap13.html#pgfId-1017060" text="GPATHDEF" />
         <topic  href="chap13.html#pgfId-1023557" text="GROW" />
         <topic  href="chap13.html#pgfId-1017107" text="HEDTEXT" />
         <topic  href="chap13.html#pgfId-1017129" text="HIERARCHEN" />
         <topic  href="chap13.html#pgfId-1024576" text="HOLE" />
         <topic  href="chap13.html#pgfId-1048684" text="INT" />
         <topic  href="chap13.html#pgfId-1023682" text="KEDTEXT" />
         <topic  href="chap13.html#pgfId-1017384" text="LCONNECT" />
         <topic  href="chap13.html#pgfId-1017407" text="LENGTH" />
         <topic  href="chap13.html#pgfId-1017534" text="LEXTRACT" />
         <topic  href="chap13.html#pgfId-1044210" text="LINK" />
         <topic  href="chap13.html#pgfId-1017629" text="LPECHK" />
         <topic  href="chap13.html#pgfId-1017848" text="LPESELECT" />
         <topic  href="chap13.html#pgfId-1017922" text="LVSCHK" />
         <topic  href="chap13.html#pgfId-1018233" text="MULTILAB" />
         <topic  href="chap13.html#pgfId-1023504" text="MULTI-SHEETRES" />
         <topic  href="chap13.html#pgfId-1018256" text="NDCOUNT" />
         <topic  href="chap13.html#pgfId-1018293" text="NEIGHBOR" />
         <topic  href="chap13.html#pgfId-1018310" text="NODE-FILE" />
         <topic  href="chap13.html#pgfId-1018336" text="NODE-SELECT" />
         <topic  href="chap13.html#pgfId-1018357" text="NOT" />
         <topic  href="chap13.html#pgfId-1018467" text="OCTBIAS" />
         <topic  href="chap13.html#pgfId-1018525" text="OR" />
         <topic  href="chap13.html#pgfId-1018563" text="OVERLAP" />
         <topic  href="chap13.html#pgfId-1035382" text="OVL" />
         <topic  href="chap13.html#pgfId-1018592" text="PARAMETER CAP" />
         <topic  href="chap13.html#pgfId-1018611" text="PARAMETER RES" />
         <topic  href="chap13.html#pgfId-1018639" text="PARASITIC CAP" />
         <topic  href="chap13.html#pgfId-1018694" text="PARASITIC DIO" />
         <topic  href="chap13.html#pgfId-1018798" text="PARASITIC RES" />
         <topic  href="chap13.html#pgfId-1018822" text="PATHCHK" />
         <topic  href="chap13.html#pgfId-1024947" text="PERI" />
         <topic  href="chap13.html#pgfId-1019011" text="PLENGTH" />
         <topic  href="chap13.html#pgfId-1019034" text="POSTENC" />
         <topic  href="chap13.html#pgfId-1019045" text="PROBE" />
         <topic  href="chap13.html#pgfId-1019065" text="RCONNECT" />
         <topic  href="chap13.html#pgfId-1024855" text="RECTCHK" />
         <topic  href="chap13.html#pgfId-1019089" text="RELOCATE" />
         <topic  href="chap13.html#pgfId-1042816" text="RLENGTH" />
         <topic  href="chap13.html#pgfId-1019134" text="RSPFSELECT" />
         <topic  href="chap13.html#pgfId-1019150" text="SAMELAB" />
         <topic  href="chap13.html#pgfId-1019177" text="SCONNECT" />
         <topic  href="chap13.html#pgfId-1019205" text="SELECT" />
         <topic  href="chap13.html#pgfId-1019521" text="SHRINK" />
         <topic  href="chap13.html#pgfId-1019543" text="SIZE" />
         <topic  href="chap13.html#pgfId-1019859" text="SNAP" />
         <topic  href="chap13.html#pgfId-1019875" text="SOFTCHK" />
         <topic  href="chap13.html#pgfId-1019899" text="SPFSELECT" />
         <topic  href="chap13.html#pgfId-1019947" text="STAMP" />
         <topic  href="chap13.html#pgfId-1019997" text="TRIANGLE" />
         <topic  href="chap13.html#pgfId-1020032" text="WIDTH" />
         <topic  href="chap13.html#pgfId-1020264" text="XBOX" />
         <topic  href="chap13.html#pgfId-1020287" text="XCELL" />
         <topic  href="chap13.html#pgfId-1020308" text="XDEVICE" />
         <topic  href="chap13.html#pgfId-1020329" text="XOR" />
         <topic  href="chap13.html#pgfId-1020401" text="XVIA" />
      </topic>
   </topic>
   <topic  href="appA.html#pgfId-1011663" text="Supported Database Records" >
      <topic  href="appA.html#pgfId-1014250" text="Introduction" />
      <topic  href="appA.html#pgfId-1014264" text="GDSII Records" />
   </topic>
   <topic  href="appB.html#pgfId-1011663" text="Data Structure Translator" >
      <topic  href="appB.html#pgfId-1014243" text="Running the Translator" />
      <topic  href="appB.html#pgfId-1014497" text="Examples" />
   </topic>
   <topic  href="appC.html#pgfId-1011663" text="Running Dracula" >
      <topic  href="appC.html#pgfId-1014249" text="Running a Dracula DRC/ERC Job" >
         <topic  href="appC.html#pgfId-1014257" text="Submitting the jxrun.com File" />
         <topic  href="appC.html#pgfId-1014272" text="Running Other Dracula Programs" />
         <topic  href="appC.html#pgfId-1014277" text="UNIX Commands" />
      </topic>
      <topic  href="appC.html#pgfId-1014303" text="System Requirements" />
      <topic  href="appC.html#pgfId-1014315" text="UNIX Case-Sensitivity Enhancements" >
         <topic  href="appC.html#pgfId-1014318" text="PDRACULA" />
         <topic  href="appC.html#pgfId-1014360" text="LOGLVS" />
      </topic>
      <topic  href="appC.html#pgfId-1014378" text="Batch Job Queuing Utility" />
   </topic>
   <topic  href="glossary.html#pgfId-1015324" text="Glossary" />
   <topic  href="dracularefIX.html#pgfId-1036761" text="Index" />
</manual>
