<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!-- National Instruments recommends that you do not change this CLIP declaration file outside of the Configure Component-Level IP wizard. You can modify this declaration file on the Component-Level IP page of the FPGA Target Properties dialog box. -->



<CLIPDeclaration Name="DualAuroraUsrpRio">
  <FormatVersion>4.3</FormatVersion>
  <Description>The following is a dual core, single lane Aurora 64B/66B link.</Description>
 	<TopLevelEntityAndArchitecture>
		  <SynthesisModel>
			   <Entity>DualAuroraUsrpRio</Entity>
			   <Architecture>rtl</Architecture>
		  </SynthesisModel>
    <SimulationModel>
		   <Entity>DualAuroraUsrpRio</Entity>
		   <Architecture>rtl</Architecture>
</SimulationModel>
 	</TopLevelEntityAndArchitecture>
  <CompatibleCLIPSocketList>
    <Socket>MGT Socket</Socket>
</CompatibleCLIPSocketList>
  <SupportedDeviceFamilies>Kintex-7
</SupportedDeviceFamilies>
  
  <InterfaceList>
    <Interface Name="LabVIEW">
      <InterfaceType>LabVIEW</InterfaceType>
      <SignalList>
        <Signal Name="p0TxTData">
          <HDLName>p0TxTData</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0TxTValid">
          <HDLName>p0TxTValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0TxTReady">
          <HDLName>p0TxTReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1TxTData">
          <HDLName>p1TxTData</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1TxTValid">
          <HDLName>p1TxTValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1TxTReady">
          <HDLName>p1TxTReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0RxTData">
          <HDLName>p0RxTData</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0RxTValid">
          <HDLName>p0RxTValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1RxTData">
          <HDLName>p1RxTData</HDLName>
          <HDLType>std_logic_vector(63 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>64</WordLength>
              <IntegerWordLength>64</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1RxTValid">
          <HDLName>p1RxTValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Required</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Lite_AXI_AClk">
          <HDLName>Lite_AXI_AClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>50.000000M</Max>
            <Min>50.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="lManageAWAddr">
          <HDLName>lManageAWAddr</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageAWValid">
          <HDLName>lManageAWValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageAWReady">
          <HDLName>lManageAWReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageWData">
          <HDLName>lManageWData</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageWValid">
          <HDLName>lManageWValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageWReady">
          <HDLName>lManageWReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageWStrb">
          <HDLName>lManageWStrb</HDLName>
          <HDLType>std_logic_vector(3 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>4</WordLength>
              <IntegerWordLength>4</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageBValid">
          <HDLName>lManageBValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageBReady">
          <HDLName>lManageBReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageBResp">
          <HDLName>lManageBResp</HDLName>
          <HDLType>std_logic_vector(1 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>2</WordLength>
              <IntegerWordLength>2</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageARAddr">
          <HDLName>lManageARAddr</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageARValid">
          <HDLName>lManageARValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageARReady">
          <HDLName>lManageARReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageRData">
          <HDLName>lManageRData</HDLName>
          <HDLType>std_logic_vector(31 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>32</WordLength>
              <IntegerWordLength>32</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageRValid">
          <HDLName>lManageRValid</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageRReady">
          <HDLName>lManageRReady</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="lManageRResp">
          <HDLName>lManageRResp</HDLName>
          <HDLType>std_logic_vector(1 downto 0)</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <FXP>
              <WordLength>2</WordLength>
              <IntegerWordLength>2</IntegerWordLength>
              <Unsigned/>
</FXP>
  </DataType>
          <RequiredClockDomain>Lite_AXI_AClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0HardError">
          <HDLName>p0HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0SoftError">
          <HDLName>p0SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0LaneUp">
          <HDLName>p0LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0ChannelUp">
          <HDLName>p0ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1HardError">
          <HDLName>p1HardError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1SoftError">
          <HDLName>p1SoftError</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1LaneUp">
          <HDLName>p1LaneUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1ChannelUp">
          <HDLName>p1ChannelUp</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0SysResetOut">
          <HDLName>p0SysResetOut</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1SysResetOut">
          <HDLName>p1SysResetOut</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dPort0LinkResetOut">
          <HDLName>dPort0LinkResetOut</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dPort1LinkResetOut">
          <HDLName>dPort1LinkResetOut</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p0SignalDetectPort0">
          <HDLName>p0SignalDetectPort0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port0UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="p1SignalDetectPort1">
          <HDLName>p1SignalDetectPort1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>Port1UserClk</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0UserClk">
          <HDLName>Port0UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>150.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="Port1UserClk">
          <HDLName>Port1UserClk</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <DutyCycleRange>
            <PercentInHighMax>50.000000</PercentInHighMax>
            <PercentInHighMin>50.000000</PercentInHighMin>
</DutyCycleRange>
          <AccuracyInPPM>100.000000</AccuracyInPPM>
          <JitterInPicoSeconds>150.000000</JitterInPicoSeconds>


          <FreqInHertz>
            <Max>200.000000M</Max>
            <Min>150.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="DerivedClk50">
          <HDLName>DerivedClk50</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>clock</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  
          <CyclesRequiredBeforeAsynchronousResetClears>0</CyclesRequiredBeforeAsynchronousResetClears>
          <FreqInHertz>
            <Max>50.000000M</Max>
            <Min>50.000000M</Min>
</FreqInHertz>

</Signal>
        <Signal Name="dPort0CoreReset">
          <HDLName>dPort0CoreReset</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="dPort1CoreReset">
          <HDLName>dPort1CoreReset</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <RequiredClockDomain>DerivedClk50</RequiredClockDomain>
          <UseInLabVIEWSingleCycleTimedLoop>Allowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
      </SignalList>
    </Interface>
    <Interface Name="Socket">
      <InterfaceType>Socket</InterfaceType>
      <SignalList>
        <Signal Name="MGT_RefClk156p25MHz_p">
          <HDLName>MGT_RefClk156p25MHz_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk156p25MHz_n">
          <HDLName>MGT_RefClk156p25MHz_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk125MHz_p">
          <HDLName>MGT_RefClk125MHz_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_RefClk125MHz_n">
          <HDLName>MGT_RefClk125MHz_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_CpriRefClk_p">
          <HDLName>MGT_CpriRefClk_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="MGT_CpriRefClk_n">
          <HDLName>MGT_CpriRefClk_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="CPRI_RecoveredClkOut_p">
          <HDLName>CPRI_RecoveredClkOut_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="CPRI_RecoveredClkOut_n">
          <HDLName>CPRI_RecoveredClkOut_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_TX_p">
          <HDLName>Port0_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_TX_n">
          <HDLName>Port0_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RX_p">
          <HDLName>Port0_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RX_n">
          <HDLName>Port0_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_TX_p">
          <HDLName>Port1_TX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_TX_n">
          <HDLName>Port1_TX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RX_p">
          <HDLName>Port1_RX_p</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RX_n">
          <HDLName>Port1_RX_n</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Tx_Fault">
          <HDLName>Port0_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Tx_Disable">
          <HDLName>Port0_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RS0">
          <HDLName>Port0_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_RS1">
          <HDLName>Port0_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Mod_ABS">
          <HDLName>Port0_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_SCL">
          <HDLName>Port0_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_SDA">
          <HDLName>Port0_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port0_Rx_LOS">
          <HDLName>Port0_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Tx_Fault">
          <HDLName>Port1_Tx_Fault</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Tx_Disable">
          <HDLName>Port1_Tx_Disable</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RS0">
          <HDLName>Port1_RS0</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_RS1">
          <HDLName>Port1_RS1</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Mod_ABS">
          <HDLName>Port1_Mod_ABS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_SCL">
          <HDLName>Port1_SCL</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_SDA">
          <HDLName>Port1_SDA</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>Bidirectional</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="Port1_Rx_LOS">
          <HDLName>Port1_Rx_LOS</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Port0Active">
          <HDLName>LED_Port0Active</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Port1Active">
          <HDLName>LED_Port1Active</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Port0Present">
          <HDLName>LED_Port0Present</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="LED_Port1Present">
          <HDLName>LED_Port1Present</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>FromCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
        <Signal Name="SocketClk40">
          <HDLName>SocketClk40</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>data</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
          <UseInLabVIEWSingleCycleTimedLoop>NotAllowed</UseInLabVIEWSingleCycleTimedLoop></Signal>
  </SignalList>
</Interface>
    <Interface Name="Fabric">
      <InterfaceType>Fabric</InterfaceType>
      <SignalList>
        <Signal Name="aReset">
          <HDLName>aReset</HDLName>
          <HDLType>std_logic</HDLType>
          <Direction>ToCLIP</Direction>
          <SignalType>reset</SignalType>
          <Description/>
          <DataType>
            <Boolean/>
  </DataType>
  </Signal>
  </SignalList>
</Interface>
  </InterfaceList>
  <ImplementationList>
    <Path Name="DualAuroraUsrpRio.vhd">
      <TopLevel/>
      <MD5>a809ced8369e8c52ca8e7401467b82da</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="CoreResetFSM.vhd">
  
      <MD5>cf44ac7149042b4a68c3a77e53319f91</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="ResetSyncDeassertion.vhd">
  
      <MD5>5bde7610335b2fb7aa2d24948db7f788</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="USRP_RIO_AXI4_Lite_Address_Map.vhd">
  
      <MD5>308b24b5b7f11ab2ff16f6c3c7c2e4b6</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="USRP_RIO_AXI4_Lite_to_DRP.vhd">
  
      <MD5>835df37a5efe6ebec16987147756d6ef</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="DualAuroraUsrpRio.xdc">
  
      <MD5>6d8d5b5770a076b99f7f351e731623f4</MD5>
      <SimulationFileList>
        <SimulationModelType>Same as synthesis</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="AuroraCore64b66b_CLOCK_MODULE.dcp">
  
      <MD5>a6ec4fe4b6765bd159b68d5dee38ded1</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="AuroraCore64b66b_gt_common_wrapper.dcp">
  
      <MD5>c8f438cc101fa78f8e1999618edbee3a</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
    <Path Name="AuroraCore64b66b.dcp">
  
      <MD5>630e404057dc2577fcf710f0d0e1a4b9</MD5>
      <SimulationFileList>
        <SimulationModelType>Exclude from simulation model</SimulationModelType>
    </SimulationFileList> 
</Path>
</ImplementationList>
  <NumberOfDCMsNeeded>0</NumberOfDCMsNeeded>
  <NumberOfMMCMsNeeded>0</NumberOfMMCMsNeeded>
  <NumberOfBufGsNeeded>3</NumberOfBufGsNeeded>
  


</CLIPDeclaration>