<!DOCTYPE html>
<html lang="en">

<head>
    <title>IEEE ISCAS 2026 | Registration Overview</title>
    <meta charset="UTF-8">
    <meta content="width=device-width, initial-scale=1.0" name="viewport">
    <meta name="description"
        content="IEEE International Symposium on Circuits and Systems (ISCAS) 2026 held in Shanghai, China. ">
    <meta name="keywords"
        content="ISCAS 2026, IEEE, ISCAS, 2026, Shanghai, China, IEEE International Symposium on Circuits and Systems">

    <!-- Favicons -->
    <link href="../assets/img/favicon.jpg" rel="icon">
    <link href="../assets/img/favicon.jpg" rel="apple-touch-icon">

    <!-- Vendor CSS Files -->
    <link href="../bootstrap.min.css" rel="stylesheet">
    <link href="../bootstrap-icons.css" rel="stylesheet">

    <!-- Template Main CSS File -->
    <link href="sponsor-style.min.css" rel="stylesheet">
    <link href="../style.min.css?v=1716692116" rel="stylesheet">
    <link href="../disabled-links.css" rel="stylesheet">

    <!-- Hero css -->
    <link href="https://fonts.googleapis.com/css2?family=Roboto:wght@400;500;700&display=swap" rel="stylesheet">

    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/bootstrap-icons@1.11.3/font/bootstrap-icons.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.5.1/css/all.min.css">

    <!-- Mobile Menu JS File -->
    <script src="../mobile-menu.js"></script>
</head>

<body>

    <body>
        <!-- ======= Header ======= -->
        <header id="header"></header>
        <nav id="navbar"></nav>
        <main id="main">


            <script>
                // Function to load header content
                async function loadHeader() {
                    try {
                        const response = await fetch('../include/header_1.html');
                        if (!response.ok) {
                            throw new Error(`HTTP error! status: ${response.status}`);
                        }
                        const data = await response.text();
                        document.getElementById('header').innerHTML = data;

                        // Load navbar after header is loaded
                        const navResponse = await fetch('../include/menu_1.html');
                        if (!navResponse.ok) {
                            throw new Error(`HTTP error! status: ${navResponse.status}`);
                        }
                        const navData = await navResponse.text();
                        document.getElementById('navbar').innerHTML = navData;
                    } catch (error) {
                        console.error('Error loading header/navbar:', error);
                    }
                }

                // Load header when DOM is ready
                document.addEventListener('DOMContentLoaded', loadHeader);

                // Make loadHeader available globally for mobile menu
                window.loadHeader = loadHeader;
            </script>

            <div id="menu"></div>
            <main id="main">
                <!-- ======= Breadcrumbs ======= -->
                <section id="breadcrumbs" class="breadcrumbs">

                    <div class="container">
                        <ol>
                            <li><a href="../">Home</a></li>
                            <li><a href="#">Program: Tutorial Overview</a></li>
                        </ol>
                        <h2>Tutorial Overview</h2>
                        <a href="http://iscas.meeting666.com/EnUserCentral/Index/Login" target="_blank"><button
                                class="button_new">Register Now</button></a> - <i>Early Bird Registration Deadline: 19
                            Feb, 2026.</i>
                        <br><br>
                    </div>

                    <div class="container mb-5">
                        <div class="table-responsive">
                            <table class="table table-bordered table-hover">
                                <thead class="table-light">
                                    <tr>
                                        <th colspan="2" class="text-center">May 24th, Morning (8:30 A.M. ~ 12:00 A.M.)
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                        <td style="width: 10%;">T1</td>
                                        <td>From Circuits to Startups: Translating Innovation into Impact
                                            (Entrepreneurship Tutorial)</td>
                                    </tr>
                                    <tr>
                                        <td>T2</td>
                                        <td>AI-Enhanced Implementation of High-Efficiency Delta-Sigma ADCs</td>
                                    </tr>
                                    <tr>
                                        <td>T3</td>
                                        <td><s>Smarter Chips: AI for Hardware and Hardware for AI</s> <span style="color:red; font-weight:bold;">(Canceled)</span></td>
                                    </tr>
                                    <tr>
                                        <td>T4</td>
                                        <td>Towards 6G UWB Signal Processing Chain Design</td>
                                    </tr>
                                    <tr>
                                        <td>T5</td>
                                        <td>CoDeCAS: Co-designing Devices, Circuits, Systems and Algorithms for
                                            Uncertainty aware Multimodal Artificial Intelligence at the Edge</td>
                                    </tr>
                                    <tr>
                                        <td>T6</td>
                                        <td>Power electronic circuits-based safety enhancement techniques for
                                            lithium-ion batteries</td>
                                    </tr>
                                    <tr>
                                        <td>T7</td>
                                        <td>High-Throughput Neural Signal Acquisition: Hardware Implementation and
                                            Bio-Inspired Approaches</td>
                                    </tr>
                                    <tr>
                                        <td>T8</td>
                                        <td>Advancing Spatial Intelligence — Geometric Modeling, Representation
                                            Learning, and 3D Compression</td>
                                    </tr>
                                    <tr>
                                        <td>T9</td>
                                        <td>From SNNs to Silicon: Automated hardware deployment of spiking neural
                                            networks</td>
                                    </tr>
                                </tbody>
                                <thead class="table-light">
                                    <tr>
                                        <th colspan="2" class="text-center">May 24th, Afternoon (13:30 P.M. ~ 17:00
                                            P.M.)</th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                        <td>T10</td>
                                        <td>Low-voltage frequency generation, modulation, and demodulation circuits for
                                            mobile IoT</td>
                                    </tr>
                                    <tr>
                                        <td>T11</td>
                                        <td>Visual Signal Processing from Human to Embodied Intelligence</td>
                                    </tr>
                                    <tr>
                                        <td>T12</td>
                                        <td>Intelligent Design of Wireless Power Transfer: From Fundamentals to
                                            AI-Driven Frameworks</td>
                                    </tr>
                                    <tr>
                                        <td>T13</td>
                                        <td>Optical Biotelemetry Systems: Basics and Advances for Wireless Data and
                                            Power Transmission in Biomedical Implants</td>
                                    </tr>
                                    <tr>
                                        <td>T14</td>
                                        <td>Leveraging IEEE DataPort and IEEE Data Descriptions for Enhanced Research
                                            Impact and Student Engagement</td>
                                    </tr>
                                    <tr>
                                        <td>T15</td>
                                        <td>Modern Power Amplifier Design: From Classical Principles to AI-Assisted
                                            Optimization</td>
                                    </tr>
                                    <tr>
                                        <td>T16</td>
                                        <td>Mm-Wave to THz Signal Generation in CMOS: An Injection Locking Approach</td>
                                    </tr>
                                    <tr>
                                        <td>T17</td>
                                        <td>Efficient Learning-based Models for Multimodal Data Compression</td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>

                    <div class="container">
                        <div class="team4">


                            <div class="row">
                                <div class="col-lg-12 px-5">
                                    <h2 class="mb-4 text-center"><u>Morning Session (8:30 A.M. ~ 12:00 A.M.)</u></h2>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T1 - From Circuits to Startups: Translating Innovation
                                            into Impact (Entrepreneurship Tutorial)</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial aims to equip researchers, engineers, and students in the
                                                circuits and systems (CAS) community with practical entrepreneurial
                                                skills to identify, validate, and subsequently translate technical
                                                innovation into real-world impact. While ISCAS provides a premier
                                                platform for advancing scientific and engineering knowledge, there is a
                                                growing need for guidance on identifying commercialization
                                                opportunities, developing sustainable business models, and navigating
                                                funding and startup ecosystems. The session will cover key aspects of
                                                technology entrepreneurship - including opportunity recognition,
                                                intellectual property strategy, market validation, and venture creation
                                                - illustrated through case studies relevant to circuits and systems
                                                innovations. Participants will gain not only foundational frameworks but
                                                also actionable insights to bridge the gap between research excellence
                                                and entrepreneurial success. The participants will also receive a
                                                checklist and relevant large language model (LLM) prompts.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Jie Chen</strong> - <span
                                                        class="text-secondary">Fudan University, China</span></li>
                                                <li class="mb-1"><strong>Michael Friebe</strong> - <span
                                                        class="text-secondary">Professor, AGH University of Krakow, Poland</span></li>
                                                <li class="mb-1"><strong>Fakhrul Zaman Rokhani</strong> - <span
                                                        class="text-secondary">Associate Professor, University of Minnesota, USA</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T2 - AI-Enhanced Implementation of High-Efficiency
                                            Delta-Sigma ADCs</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>High-efficiency oversampling analog-digital converters (ADCs) are still
                                                at the forefront of integrated circuits and very popular when it comes
                                                to research and development, both in industry and academia. While their
                                                implementation as noise-shaping SAR ADCs comes with the drawback of
                                                driving a large sampling capacitor merged with the capacitive DAC, the
                                                delta sigma modulator (DSM) based converter omits this. Their
                                                application range is huge, from wideband wireless communications to the
                                                data acquisition in IoT sensor nodes that demands an ultra-high
                                                resolution with very low power consumption. Due to the available high
                                                integrator gain within the signal bandwidth and the feedback established
                                                by the oversampling converters, they can achieve a relatively high
                                                signal-to-noise-and-distortion ratio (SNDR) and
                                                spurious-free-dynamic-range (SFDR), within the signal band of interest.
                                                The ability to shape the unwanted noise and errors to the
                                                out-of-the-band gains a substantial design degree of freedom to the
                                                oversampling converters compared to their Nyquist counterparts. DSM is
                                                found in two basic categories: Discrete-Time (DT) DSM with excellent
                                                accuracy and also excellent power efficiency in recent dynamic
                                                implementations. Continuous-Time (CT) DSM comes with important benefits
                                                of inherent anti-aliasing filtering, easier drivability, and
                                                power-efficient implementation due to the continuous-time signal
                                                processing. Moreover, the architectural diversity of DSM has steadily
                                                increased over the last decades, beyond others employing various kinds
                                                of multi-stage designs, and incremental DSM have recently again gained
                                                an increasing attention. Circuit designers should understand the
                                                underlying trade-offs in detail before they can make the correct design
                                                decisions.<br><br>This tutorial will provide a detailed review of the
                                                fundamentals, important decision-making factors, recent trends and
                                                advanced design techniques, and future perspectives on the
                                                state-of-the-art oversampling delta-sigma converters, spanning a range
                                                from DT to CT, free-running and incremental one. Moreover, regarding the
                                                practical implementation, we will go through the classical methods,
                                                covering the optimization-based loop-filter design, and then guide the
                                                audience through the most recent advances of AI-based synthesis and
                                                implementation of DSMs, both on systems and circuitry levels.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><a href="https://bicasl.sjtu.edu.cn/info/1017/1075.htm" target="_blank" class="text-decoration-none"><strong>Prof. Liang Qi</strong></a> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University, Shanghai, China</span></li>
                                                <li class="mb-1"><a href="http://www2.imse-cnm.csic.es/~jrosa/" target="_blank" class="text-decoration-none"><strong>Prof. José M. de la Rosa</strong></a> - <span
                                                        class="text-secondary">University of Seville, Seville, Spain</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary"><s>T3 - Smarter Chips: AI for Hardware and Hardware for AI</s> <span style="color:red; font-weight:bold;">(Canceled)</span>
                                        </h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>The explosive growth of artificial intelligence is transforming the way
                                                hardware systems are designed, optimized, and verified. This tutorial
                                                explores the dynamic interplay between AI for hardware and hardware for
                                                AI, presenting a unified framework that demonstrates how artificial
                                                intelligence can both drive and depend on advances in hardware design
                                                automation. Led by Professor Sri Parameswaran (University of Sydney) and
                                                Professor Soumya Joshi (BITS Pilani), the tutorial bridges
                                                state-of-the-art research and practical implementations in AI-native
                                                design flows, reinforcement learning for optimization, verification
                                                acceleration, and FPGA-based prototyping for edge AI systems.
                                                Participants will gain a holistic understanding of how AI is redefining
                                                every stage of the hardware design cycle - from specification and
                                                synthesis to verification and deployment.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Professor Sri Parameswaran</strong> - <span
                                                        class="text-secondary">IEEE Fellow; University of Sydney,
                                                        Australia</span></li>
                                                <li class="mb-1"><strong>Associate Professor Soumya Joshi</strong> -
                                                    <span class="text-secondary">BITS Pilani, Hyderabad Campus,
                                                        India</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T4 - Towards 6G UWB Signal Processing Chain Design</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>The evolution toward 6G networks is driven by the demand for extreme
                                                bandwidth to support machine-type communications, holographic
                                                experiences, and immersive reality. Achieving this requires
                                                energy-efficient transceiver architectures capable of handling
                                                ultra-wideband signals well beyond the limits of 5G. A central challenge
                                                lies in data converters, where higher sampling rates lead to an increase
                                                in both noise and power consumption.<br><br>This half-day tutorial,
                                                “Towards 6G UWB Signal Processing Chain Design,” presents advances in
                                                interleaved architectures and frequency-domain approaches based on Walsh
                                                transformations. It covers the design of interleaved data converters,
                                                Walsh-based transceivers, and AI-driven applications, including spectrum
                                                sensing and interference mitigation. Participants will gain a
                                                comprehensive understanding of the signal processing chain from core
                                                principles to advanced circuit-level solutions, focusing on energy
                                                efficiency, parallelization, and system-level performance.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><a href="https://sciprofiles.com/profile/3260071"
                                                        target="_blank" class="text-decoration-none"><strong>Dr. Abdel
                                                            Martinez Alonso</strong></a> - <span
                                                        class="text-secondary">Tech Idea Co., Ltd., Kanagawa,
                                                        Japan</span></li>
                                                <li class="mb-1"><a
                                                        href="https://www.ims-bordeaux.fr/researchers-and-publications/rivet-franeois/"
                                                        target="_blank" class="text-decoration-none"><strong>Prof. Dr.
                                                            Francois Rivet</strong></a> - <span
                                                        class="text-secondary">IMS Laboratory, University of Bordeaux,
                                                        Bordeaux, France</span></li>
                                                <li class="mb-1"><a
                                                        href="https://www.esat.kuleuven.be/wavecorearenberg/people-of-wavecore-arenberg/00156568"
                                                        target="_blank" class="text-decoration-none"><strong>Dr. Rodney
                                                            Martinez Alonso</strong></a> - <span
                                                        class="text-secondary">WaveCore Arenberg, KULEUVEN, Leuven,
                                                        Belgium</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T5 - CoDeCAS: Co-designing Devices, Circuits, Systems
                                            and Algorithms for Uncertainty aware Multimodal Artificial Intelligence at
                                            the Edge</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Uncertainty awareness in language and vision AI models are essential for
                                                robust decision making in critical real-time tasks at the Edge such as
                                                autonomous drone surveillance, and AR/VR-assisted healthcare. Model
                                                predictions often suffer from data, sensor and environmental
                                                imperfections leading to inaccurate decision making that is unacceptable
                                                in safety critical tasks. Various probabilistic AI techniques such as
                                                Monte-Carlo Dropout, Variational inference, Deep ensembles and Conformal
                                                predictions enable uncertainty awareness in the AI model predictions.
                                                However, challenges to deep learning inference at the Edge further
                                                aggravates with incorporation of prediction uncertainties due to
                                                multifold increase in compute and power requirements. We uniquely
                                                address these challenges all the way from novel device technology to
                                                circuits, architectures and co-designed algorithms, thus navigating the
                                                audience to the full stack research techniques and hardware/software
                                                co-design frameworks towards building sustainable as well as robust
                                                circuits and systems for modern AI processing.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Amit Ranjan Trivedi</strong> - <span
                                                        class="text-secondary">Associate Professor, University of Illinois at Chicago, IL,
                                                        USA</span></li>
                                                <li class="mb-1"><strong>Priyesh Shukla</strong> - <span
                                                        class="text-secondary">Assistant Professor, International Institute of Information
                                                        Technology, Hyderabad, India</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T6 - Power electronic circuits-based safety enhancement
                                            techniques for lithium-ion batteries</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Safety enhancement for lithium-ion batteries (LIBs) has received a lot of
                                                attention from academic and industrial fields. However, there is a lack
                                                of attention from the perspective of the application power electronics
                                                (PEs) in the systems. This tutorial gives a presentation about PE-based
                                                safety enhancement technologies for LIBs, mainly focusing on battery
                                                management. It introduces the latest advances in battery protection,
                                                balancing, monitoring, and lifetime improvement, all based on PE
                                                technologies. Detailed discussion and future research opportunities are
                                                given. This tutorial aims to provide a reference for PE researchers who
                                                want to make some efforts in LIB safety.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Zhaoyang Zhao</strong> - <span
                                                        class="text-secondary">Southwest Jiaotong University, Chengdu,
                                                        China</span></li>
                                                <li class="mb-1"><strong>Herbert Ho-Ching Iu</strong> - <span
                                                        class="text-secondary">The University of Western Australia,
                                                        Crawley, WA, Australia</span></li>
                                                <li class="mb-1"><strong>Lizhou Liu</strong> - <span
                                                        class="text-secondary">Sichuan University, Chengdu, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T7 - High-Throughput Neural Signal Acquisition:
                                            Hardware Implementation and Bio-Inspired Approaches</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial session explores cutting-edge advancements in neural signal
                                                sensing and neuromorphic engineering, with a focus on hardware
                                                implementation and bio-inspired design principles. The session will
                                                discuss the challenges and solutions for high-throughput neural signal
                                                wireless sensing, emphasizing circuit design methodologies and
                                                ultra-low-power implementations, as well as the evolution of
                                                neuromorphic engineering from strict brain mimicry to bio-inspired
                                                designs, with a vision for copy-and-paste approaches that map functional
                                                synaptic connectivity onto silicon circuits. This session will provide
                                                attendees with a comprehensive understanding of how hardware innovations
                                                are driving advancements in neural signal processing and neuromorphic
                                                systems, enabling applications in low-power computing, adaptive
                                                learning, and cognitive systems.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Milin Zhang</strong> - <span
                                                        class="text-secondary">Tsinghua University, Beijing,
                                                        China</span></li>
                                                <li class="mb-1"><strong>Donhee Ham</strong> - <span
                                                        class="text-secondary">Harvard University, USA</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T8 - Advancing Spatial Intelligence — Geometric
                                            Modeling, Representation Learning, and 3D Compression</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>3D spatial intelligence - the capacity to perceive, reason about, and
                                                manipulate geometric data - is increasingly vital for advancing
                                                artificial intelligence applications across various domains, including
                                                robotics, metaverse, immersive telepresence, and autonomous systems.
                                                This tutorial aims to provide a comprehensive overview of recent
                                                advancements in the field, covering critical aspects from geometric
                                                modeling to 3D representation learning and 3D compression (especially 3D
                                                Gaussian compression) techniques.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><a
                                                        href="https://www.cityu.edu.hk/stfprofile/csjhhou.htm"
                                                        target="_blank" class="text-decoration-none"><strong>Prof.
                                                            Junhui Hou</strong></a> - <span class="text-secondary">City
                                                        University of Hong Kong, Hong Kong SAR, China</span></li>
                                                <li class="mb-1"><a href="https://weiyaolin.github.io/" target="_blank"
                                                        class="text-decoration-none"><strong>Prof. Weiyao
                                                            Lin</strong></a> - <span class="text-secondary">Shanghai
                                                        Jiao Tong University, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T9 - From SNNs to Silicon: Automated hardware
                                            deployment of spiking neural networks</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            8:30 - 12:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Brain-inspired spiking neural networks promise 3–4 orders of magnitude
                                                energy savings compared to conventional neural network implementations.
                                                SNNs combine continuous neuron dynamics with discrete spike
                                                communication, enabling rich temporal computation with efficient,
                                                event-driven information transfer—these are among the key ingredients
                                                allowing the human brain to operate on approximately 20
                                                watts.<br><br>This tutorial provides an overview of unrolling SNNs
                                                defined in a collection of simulators into FPGA bitstreams via a
                                                customisable, open-source toolchain. We introduce a direct compilation
                                                framework that translates SNN models into FPGA bitstreams: participants
                                                will convert an existing spiking convolutional network to hardware, then
                                                train and optimise their own architecture. Participants will learn to
                                                program FPGA accelerators for SNNs and gain practical skills in mapping
                                                conventional network architectures into the spiking domain. This
                                                toolchain also serves as a stepping stone toward open-source
                                                neuromorphic ASIC development.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Michail Rontionov</strong> - <span
                                                        class="text-secondary">University of Southampton, UK</span></li>
                                                <li class="mb-1"><strong>Dr. Jens Egholm Pedersen</strong> - <span
                                                        class="text-secondary">Technical University of Denmark, DK</span></li>
                                            </ul>
                                        </div>
                                    </div>
                                </div>
                                <div class="col-lg-12 px-5">
                                    <h2 class="mb-4 text-center"><u>Afternoon Session (13:30 P.M. ~ 17:00 P.M.)</u></h2>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T10 - Low-voltage frequency generation, modulation, and
                                            demodulation circuits for mobile IoT</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>As future wireless systems leveraging advanced CMOS technologies demand
                                                not only low-power but also low-voltage design, robust frequency
                                                generation, modulation and demodulation have become more critical than
                                                ever. In particular, sub-0.5V frequency synthesis and modulation are
                                                essential to enable battery-free operation in mobile IoT devices, as
                                                they can be directly powered by energy harvesters without requiring
                                                additional DC-DC converters. However, designing a low-voltage
                                                fractional-N PLL is highly challenging, since both matching and
                                                linearity degrade significantly as the supply voltage is scaled
                                                down.<br><br>This half-day tutorial reviews the state-of-the-art PLL
                                                architectures and presents fully voltage-mode PLL and transceiver
                                                architectures that operate under a 0.5V supply voltage. In addition, the
                                                extensive use of single-bit modulation and demodulation techniques for
                                                the robust design of ultra-low-voltage transmitters and receivers will
                                                be discussed.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><a href="https://sites.google.com/g.skku.edu/ic2l"
                                                        target="_blank" class="text-decoration-none"><strong>Prof.
                                                            Woogeun Rhee</strong></a> - <span
                                                        class="text-secondary">IEEE Fellow, Dept. of Semiconductor
                                                        Convergence Engr., Sungkyunkwan University (SKKU), Suwon, Korea;
                                                        Adjunct Chair Professor, School of Integrated Circuits, Tsinghua
                                                        University, Beijing, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T11 - Visual Signal Processing from Human to Embodied
                                            Intelligence</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial explores the cutting-edge intersection of human visual
                                                perception and embodied intelligence, bridging the gap between
                                                biological Human Visual System (HVS) and Robotic Visual System (RVS). We
                                                will examine how visual signal processing principles derived from human
                                                can be adapted and enhanced for embodied intelligence, such as image
                                                compression, restoration, and quality assessment, enabling more
                                                efficient embodied task execution. The tutorial covers fundamental
                                                concepts in visual perception, advanced signal processing techniques,
                                                and practical applications in embodied intelligence, with particular
                                                focus on how large language models can be integrated with visual
                                                processing for enhanced embodied capabilities.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Chunyi Li</strong> - <span
                                                        class="text-secondary">Center of AI Evaluation, Shanghai AI Laboratory, China</span></li>
                                                <li class="mb-1"><strong>Weisi Lin</strong> - <span
                                                        class="text-secondary">Nanyang Technological University, Singapore</span></li>
                                                <li class="mb-1"><a href="https://zzc1998.github.io" target="_blank" class="text-decoration-none"><strong>Zicheng Zhang</strong></a> - <span
                                                        class="text-secondary">Shanghai AI Lab, China</span></li>
                                                <li class="mb-1"><a href="https://duanhuiyu.github.io" target="_blank" class="text-decoration-none"><strong>Huiyu Duan</strong></a> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University, China</span></li>
                                                <li class="mb-1"><a href="https://scholar.google.com/citations?user=Eru2-TYAAAAJ" target="_blank" class="text-decoration-none"><strong>Jianbo Zhang</strong></a> - <span
                                                        class="text-secondary">Xinjiang University, China</span></li>
                                                <li class="mb-1"><a href="https://faculty.sjtu.edu.cn/zhaiguangtao/en/index.htm" target="_blank" class="text-decoration-none"><strong>Guangtao Zhai</strong></a> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T12 - Intelligent Design of Wireless Power Transfer:
                                            From Fundamentals to AI-Driven Frameworks</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Wireless Power Transfer (WPT) has attracted significant attention as an
                                                innovative technology enabling a wide range of applications, from
                                                consumer electronics and electric vehicles to industrial robotics. The
                                                development of efficient and reliable WPT systems, particularly in the
                                                MHz frequency range, requires the integrated consideration of circuits,
                                                magnetic coupling, electric-field coupling, and control. Conventional
                                                design approaches, largely dependent on expert knowledge and
                                                trial-and-error prototyping, face inherent limitations: they struggle to
                                                address fundamental challenges such as output fluctuation and efficiency
                                                degradation caused by load variation and coil misalignment, thereby
                                                restricting scalability and innovation.<br><br>This tutorial will
                                                provide both the fundamentals and the latest advancements in WPT, with a
                                                special focus on methods that fundamentally overcome these challenges.
                                                Beginning with the principles of inductive and electric-field
                                                (capacitive) coupling, the tutorial will cover advanced load-independent
                                                topologies and our uniquely developed AI-driven design methodologies,
                                                characterized by fully numerical optimization, high-accuracy modeling,
                                                and the integrated design of physical coil models with circuit component
                                                values. Beyond serving as a powerful design tool, these approaches
                                                represent a novel framework for principle-driven analysis and knowledge
                                                discovery in WPT system design. Practical case studies, including
                                                MHz-range GaN inverters and robotic applications, will demonstrate the
                                                effectiveness of these methods. Future directions such as Simultaneous
                                                Wireless Power and Data Transfer (SWPDT) will also be briefly discussed.
                                            </p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Hiroo Sekiya</strong> - <span
                                                        class="text-secondary">Chiba University, Japan</span></li>
                                                <li class="mb-1"><strong>Xiuqin Wei</strong> - <span
                                                        class="text-secondary">Chiba Institute of Technology,
                                                        Japan</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T13 - Optical Biotelemetry Systems: Basics and Advances
                                            for Wireless Data and Power Transmission in Biomedical Implants</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial introduces to the design of wireless communication systems
                                                for biomedical implants by making a detailed focus on the basics and
                                                advances of the optical biotelemetry. In particular, the design of new
                                                architectures of biomedical systems is demanding to fulfill the need to
                                                acquire and process biological/neural signals providing high-quality
                                                healthcare to sick people. Therefore, the following key-points are
                                                required: design of novel biomedical apparatus for prosthetic devices,
                                                diagnostic and therapeutic instrumentations, neural systems, etc., as
                                                well as guaranteeing the capability to transmit-receive data from inside
                                                and outside of the human body by means of high-efficiency implantable
                                                wireless data link solutions. Therefore, it is needed to develop
                                                implantable (transcutaneous) wireless biotelemetry systems achieving
                                                high data rate transmission, high efficiency characteristics
                                                (low-voltage/low-power), small Si area and low Bit Error Ratio.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Andrea De Marcellis</strong> - <span
                                                        class="text-secondary">University of L'Aquila, L'Aquila,
                                                        Italy</span></li>
                                                <li class="mb-1"><strong>Guido Di Patrizio Stanchieri</strong> - <span
                                                        class="text-secondary">University of L'Aquila, L'Aquila,
                                                        Italy</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T14 - Leveraging IEEE DataPort and IEEE Data
                                            Descriptions for Enhanced Research Impact and Student Engagement</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial will provide an in-depth exploration of IEEE DataPort and
                                                IEEE Data Descriptions, emphasizing how to open-source datasets and
                                                write impactful academic papers. Additionally, we will discuss
                                                strategies for organizing and leveraging IEEE CAS Student Design
                                                Competitions to increase the visibility of research through the IEEE
                                                community. By attending, participants will learn how to enhance their
                                                work’s discoverability, impact, and citation potential while engaging
                                                students in research competitions.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Yongfu Li</strong> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University,
                                                        China</span></li>
                                                <li class="mb-1"><strong>Qing Zhang</strong> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University,
                                                        China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T15 - Modern Power Amplifier Design: From Classical
                                            Principles to AI-Assisted Optimization</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Modern wireless and sensing systems demand power amplifiers (PAs) that
                                                perform efficiently across an ever-widening frequency range, from
                                                sub-GHz to sub-THz. Designing PAs over such diverse regimes is
                                                challenging: designers must balance efficiency, linearity, and
                                                integration constraints, all of which vary with the semiconductor
                                                platform. CMOS, SOI, SiGe, and III-V technologies each bring different
                                                strengths and limitations, influencing achievable performance, power
                                                handling, and manufacturability.<br><br>This tutorial walks through PA
                                                design from fundamentals to advanced techniques. We start with classical
                                                PA architectures and key performance metrics at lower frequencies, then
                                                move to millimeter-wave and sub-terahertz designs, discussing
                                                power-combining methods, Doherty-inspired architectures, parasitic
                                                effects, and layout considerations. Process-specific trade-offs are
                                                highlighted, illustrated with real-world case studies that show how
                                                design choices impact performance across different technologies and
                                                frequency bands.<br><br>Finally, we look ahead to emerging trends and
                                                challenges in PA design, including integration, scalability, and design
                                                automation. By the end of the session, participants will have a clear
                                                understanding of the frequency- and process-dependent trade-offs that
                                                define modern PA design and practical guidance for building efficient,
                                                high-performance amplifiers for next-generation wireless and sensing
                                                systems.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><a href="https://profiles.uts.edu.au/Xi.Zhu"
                                                        target="_blank" class="text-decoration-none"><strong>Prof. Xi
                                                            Forest Zhu</strong></a> - <span
                                                        class="text-secondary">University of Technology Sydney, Ultimo,
                                                        New South Wales, Australia</span></li>
                                                <li class="mb-1"><a
                                                        href="https://ieeexplore.ieee.org/author/37088848237"
                                                        target="_blank" class="text-decoration-none"><strong>Dr. Lang
                                                            Chen</strong></a> - <span class="text-secondary">Sydnicon RF
                                                        Microelectronics, Suzhou, Jiangsu Province, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T16 - Mm-Wave to THz Signal Generation in CMOS: An
                                            Injection Locking Approach</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>Moving to higher frequencies become a consensus in communication and
                                                radar society for wider bandwidth and smaller form factor, thereby
                                                gestating new applications spread from mm-wave to THz frequency bands,
                                                including 5G new radio (NR), 6G communication, automotive radar, and THz
                                                sensing. Unlike the traditional high-frequency signal generation in
                                                vacuum tube, which inherently has high power and low phase noise, new
                                                demands on power, size, and cost force the signal generation to be fully
                                                integrated on a silicon chip, but with sacrificed
                                                performances.<br><br>In this tutorial, we focus on the fundamental
                                                limitations of signal generation in CMOS from mm-wave to THz
                                                frequencies, and the design trade-offs among operating frequencies,
                                                bandwidth, phase noise, and power consumption. We will introduce new
                                                signal generation topologies based on an injection-locking technique and
                                                discuss the design methodology of high-frequency signal generators. This
                                                tutorial includes discussion of fundamental problems on silicon-based
                                                high-frequency signal generation, design of silicon-based oscillators
                                                and phase-locked loops (PLL), introduction of the injection-locking
                                                technique and how does it benefit for high-frequency signal generations,
                                                design examples of mm-wave and THz injection-locked signal sources, and
                                                their applications in communication and radar systems.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Jingzhi Zhang</strong> - <span
                                                        class="text-secondary">University of Electronic Science and
                                                        Technology of China, China</span></li>
                                                <li class="mb-1"><strong>Xiaolong Liu</strong> - <span
                                                        class="text-secondary">Southern University of Science and
                                                        Technology, China</span></li>
                                            </ul>
                                        </div>
                                    </div>

                                    <div class="tutorial-card mb-5 border-bottom pb-4">
                                        <h3 class="text-primary">T17 - Efficient Learning-based Models for Multimodal
                                            Data Compression</h3>
                                        <p class="text-muted"><i class="bi bi-clock me-2"></i>Sunday | May 24, 2026 |
                                            13:30 - 17:00</p>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Abstract</h5>
                                            <p>This tutorial surveys recent advances in learning-based data compression,
                                                focusing on achieving high performance with low computational
                                                complexity. While neural compression now rivals traditional codecs, its
                                                computational cost remains a barrier to practical deployment. This
                                                tutorial is structured into two interconnected parts to address this
                                                challenge. The first part establishes a foundational understanding of
                                                state-of-the-art learned compression for images and video. Then we’ll
                                                explore efficient strategies including: (1) linear attention models
                                                (Mamba, RWKV) as alternatives of transformer and convolutions; (2)
                                                knowledge distillation for compact models; and (3) integrated
                                                restoration techniques for enhanced rate-distortion performance. The
                                                second part extends these principles to diverse modalities, covering
                                                sequential data (text, speech, tactile), multi-view representations
                                                (Gaussian Splatting, NeRF), and joint frameworks that share coding tools
                                                across data types to enable hardware savings. We conclude with key
                                                challenges and future directions for multimodal data handling and
                                                lightweight architectures.</p>
                                        </div>

                                        <div class="mt-3">
                                            <h5 class="fw-bold">Instructor(s)</h5>
                                            <ul class="list-unstyled">
                                                <li class="mb-1"><strong>Li Song</strong> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University, China</span></li>
                                                <li class="mb-1"><strong>Chuanmin Jia</strong> - <span
                                                        class="text-secondary">Peking University, China</span></li>
                                                <li class="mb-1"><strong>Zhengxue Cheng</strong> - <span
                                                        class="text-secondary">Shanghai Jiao Tong University, China</span></li>
                                            </ul>
                                        </div>
                                    </div>
                                </div>

                                <div class="col-lg-12 px-5 mt-5">
                                    <div class="alert alert-light border shadow-sm">
                                        <h3 class="alert-heading">Tutorials Registration</h3>
                                        <p>For ISCAS 2026, <strong>
                                                <font color="#FF0000">Tutorials are FREE OF CHARGE</font>
                                            </strong> for all registered participants. However, to manage capacity and
                                            ensure a quality experience, the following policy applies:</p>
                                        <ul>
                                            <li>Each participant can select a maximum of <strong>two tutorial
                                                    sessions</strong> (one in the morning and one in the afternoon).
                                            </li>
                                            <li>Please <strong>select</strong> your preferred sessions during the online
                                                registration process.</li>
                                            <li>Participants will receive their tutorial admission tickets at the
                                                conference registration desk on-site.</li>
                                        </ul>
                                        <div class="text-center mt-3">
                                            <a href="http://iscas.meeting666.com/EnUserCentral/Index/Login"
                                                target="_blank"><button class="button_new">Register Now</button></a>
                                        </div>
                                    </div>
                                </div>
                            </div>


                        </div><!-- End team2 -->
                    </div><!-- End container -->

                </section><!-- End Breadcrumbs -->

            </main><!-- End #main -->

            <!-- ======= Footer ======= -->
            <footer id="footer"></footer><!-- End Footer -->

            <a href="#" class="back-to-top d-flex align-items-center justify-content-center"><i
                    class="bi bi-arrow-up-short"></i></a>

            <script>
                // Function to load header and footer content
                async function loadComponents() {
                    try {
                        // Load header
                        const headerResponse = await fetch('../include/header_1.html');
                        if (!headerResponse.ok) {
                            throw new Error(`HTTP error! status: ${headerResponse.status}`);
                        }
                        const headerData = await headerResponse.text();
                        document.getElementById('header').innerHTML = headerData;

                        // Load navbar
                        const navResponse = await fetch('../include/menu_1.html');
                        if (!navResponse.ok) {
                            throw new Error(`HTTP error! status: ${navResponse.status}`);
                        }
                        const navData = await navResponse.text();
                        document.getElementById('navbar').innerHTML = navData;

                        // Load footer
                        const footerResponse = await fetch('../include/footer_1.html');
                        if (!footerResponse.ok) {
                            throw new Error(`HTTP error! status: ${footerResponse.status}`);
                        }
                        const footerData = await footerResponse.text();
                        document.getElementById('footer').innerHTML = footerData;
                    } catch (error) {
                        console.error('Error loading components:', error);
                    }
                }

                // Load components when DOM is ready
                document.addEventListener('DOMContentLoaded', loadComponents);
            </script>

    </body>

</html>