
*** Running vivado
    with args -log system_modified_adc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_modified_adc_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system_modified_adc_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 476.832 ; gain = 184.316
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aidan/Downloads/RedPitaya-FPGA/prj/Examples/Frequency_counter/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_modified_adc_0_0
Command: synth_design -top system_modified_adc_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18252
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 932.930 ; gain = 439.102
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_modified_adc_0_0' [c:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.gen/sources_1/bd/system/ip/system_modified_adc_0_0/synth/system_modified_adc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'modified_adc' [C:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.srcs/sources_1/new/modified_adc.v:22]
	Parameter ADC_DATA_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:74129]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'modified_adc' (0#1) [C:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.srcs/sources_1/new/modified_adc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'system_modified_adc_0_0' (0#1) [c:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.gen/sources_1/bd/system/ip/system_modified_adc_0_0/synth/system_modified_adc_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_dat_b_reg_reg was removed.  [C:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.srcs/sources_1/new/modified_adc.v:52]
WARNING: [Synth 8-7129] Port adc_dat_b[13] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[12] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[11] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[10] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[9] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[8] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[7] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[6] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[5] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[4] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[3] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[2] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[1] in module modified_adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[0] in module modified_adc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.996 ; gain = 544.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.996 ; gain = 544.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.996 ; gain = 544.168
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.996 ; gain = 544.168
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design system_modified_adc_0_0 has port adc_csn driven by constant 1
WARNING: [Synth 8-7129] Port adc_dat_b[13] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[12] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[11] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[10] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[9] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[8] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[7] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[6] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[5] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[4] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[3] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[2] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[1] in module system_modified_adc_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adc_dat_b[0] in module system_modified_adc_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |LUT1    |     7|
|3     |FDRE    |     8|
|4     |IBUFGDS |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    17|
|2     |  inst   |modified_adc |    17|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1219.535 ; gain = 725.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1328.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instance 

Access is denied.
Synth Design complete | Checksum: c29e824f
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1328.930 ; gain = 839.109
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.711 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.runs/system_modified_adc_0_0_synth_1/system_modified_adc_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.812 ; gain = 279.883
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_modified_adc_0_0, cache-ID = dbc0d41da374dcc6
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1608.902 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidan/Portfolio/FPGA Designs/freq_modified/freq_modified.runs/system_modified_adc_0_0_synth_1/system_modified_adc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_modified_adc_0_0_utilization_synth.rpt -pb system_modified_adc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 10:25:34 2024...
