#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Apr 22 18:56:28 2021
# Process ID: 14168
# Current directory: D:/School/HDL in Digital System Design/Project/verilog/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28848 D:\School\HDL in Digital System Design\Project\verilog\FinalProject\FinalProject.xpr
# Log file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject/vivado.log
# Journal file: D:/School/HDL in Digital System Design/Project/verilog/FinalProject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.xpr}
update_compile_order -fileset sources_1
add_files -norecurse {{D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.sim/sim_1/behav/xsim/glbl.v}}
update_compile_order -fileset sources_1
launch_simulation
source top.tcl
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
close_sim
launch_simulation
source top.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.srcs/sim_1/new/regfile_stimulus.v} w ]
add_files -fileset sim_1 {{D:/School/HDL in Digital System Design/Project/verilog/FinalProject/FinalProject.srcs/sim_1/new/regfile_stimulus.v}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top regfile_stimulus [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
close_sim
