// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module rename(
  input         clock,
                reset,
                io_flush,
                io_commit_valid,
  input  [31:0] io_commit_bits_fetch_PC,
  input         io_commit_bits_T_NT,
  input  [5:0]  io_commit_bits_ROB_index,
  input  [2:0]  io_commit_bits_br_type,
  input  [1:0]  io_commit_bits_fetch_packet_index,
  input         io_commit_bits_is_misprediction,
                io_commit_bits_exception,
  input  [31:0] io_commit_bits_expected_PC,
  input  [15:0] io_commit_bits_GHR,
  input  [6:0]  io_commit_bits_TOS,
                io_commit_bits_NEXT,
  input  [7:0]  io_commit_bits_free_list_front_pointer,
  input  [4:0]  io_commit_bits_RDold_0,
                io_commit_bits_RDold_1,
                io_commit_bits_RDold_2,
                io_commit_bits_RDold_3,
  input  [6:0]  io_commit_bits_RD_0,
                io_commit_bits_RD_1,
                io_commit_bits_RD_2,
                io_commit_bits_RD_3,
  input         io_commit_bits_RD_valid_0,
                io_commit_bits_RD_valid_1,
                io_commit_bits_RD_valid_2,
                io_commit_bits_RD_valid_3,
  output        io_predictions_in_ready,
  input         io_predictions_in_valid,
                io_predictions_in_bits_valid,
  input  [31:0] io_predictions_in_bits_fetch_PC,
  input         io_predictions_in_bits_is_misprediction,
  input  [31:0] io_predictions_in_bits_predicted_PC,
  input  [5:0]  io_predictions_in_bits_ROB_index,
  input         io_predictions_in_bits_T_NT,
  input  [2:0]  io_predictions_in_bits_br_type,
  input  [1:0]  io_predictions_in_bits_dominant_index,
  input  [31:0] io_predictions_in_bits_resolved_PC,
  input         io_predictions_out_ready,
  output        io_predictions_out_valid,
                io_predictions_out_bits_valid,
  output [31:0] io_predictions_out_bits_fetch_PC,
  output        io_predictions_out_bits_is_misprediction,
  output [31:0] io_predictions_out_bits_predicted_PC,
  output [5:0]  io_predictions_out_bits_ROB_index,
  output        io_predictions_out_bits_T_NT,
  output [2:0]  io_predictions_out_bits_br_type,
  output [1:0]  io_predictions_out_bits_dominant_index,
  output [31:0] io_predictions_out_bits_resolved_PC,
  output        io_decoded_fetch_packet_ready,
  input         io_decoded_fetch_packet_valid,
  input  [31:0] io_decoded_fetch_packet_bits_fetch_PC,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  input  [6:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  input  [20:0] io_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  input  [2:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  input  [5:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  input  [3:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  input  [4:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  input         io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  input  [1:0]  io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  input         io_decoded_fetch_packet_bits_valid_bits_0,
                io_decoded_fetch_packet_bits_valid_bits_1,
                io_decoded_fetch_packet_bits_valid_bits_2,
                io_decoded_fetch_packet_bits_valid_bits_3,
  input  [15:0] io_decoded_fetch_packet_bits_GHR,
  input  [6:0]  io_decoded_fetch_packet_bits_TOS,
                io_decoded_fetch_packet_bits_NEXT,
  input  [7:0]  io_decoded_fetch_packet_bits_free_list_front_pointer,
  input         io_FU_outputs_0_valid,
  input  [6:0]  io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_fetch_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [31:0] io_FU_outputs_0_bits_address,
  input  [1:0]  io_FU_outputs_0_bits_memory_type,
                io_FU_outputs_0_bits_access_width,
  input         io_FU_outputs_0_bits_is_unsigned,
  input  [31:0] io_FU_outputs_0_bits_wr_data,
  input  [3:0]  io_FU_outputs_0_bits_MOB_index,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [3:0]  io_FU_outputs_0_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_0_bits_violation,
                io_FU_outputs_0_bits_memory_violation,
                io_FU_outputs_1_valid,
  input  [6:0]  io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_fetch_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [31:0] io_FU_outputs_1_bits_address,
  input  [1:0]  io_FU_outputs_1_bits_memory_type,
                io_FU_outputs_1_bits_access_width,
  input         io_FU_outputs_1_bits_is_unsigned,
  input  [31:0] io_FU_outputs_1_bits_wr_data,
  input  [3:0]  io_FU_outputs_1_bits_MOB_index,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [3:0]  io_FU_outputs_1_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_1_bits_violation,
                io_FU_outputs_1_bits_memory_violation,
                io_FU_outputs_2_valid,
  input  [6:0]  io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_fetch_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [31:0] io_FU_outputs_2_bits_address,
  input  [1:0]  io_FU_outputs_2_bits_memory_type,
                io_FU_outputs_2_bits_access_width,
  input         io_FU_outputs_2_bits_is_unsigned,
  input  [31:0] io_FU_outputs_2_bits_wr_data,
  input  [3:0]  io_FU_outputs_2_bits_MOB_index,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [3:0]  io_FU_outputs_2_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_2_bits_violation,
                io_FU_outputs_2_bits_memory_violation,
                io_FU_outputs_3_valid,
  input  [6:0]  io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_fetch_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [31:0] io_FU_outputs_3_bits_address,
  input  [1:0]  io_FU_outputs_3_bits_memory_type,
                io_FU_outputs_3_bits_access_width,
  input         io_FU_outputs_3_bits_is_unsigned,
  input  [31:0] io_FU_outputs_3_bits_wr_data,
  input  [3:0]  io_FU_outputs_3_bits_MOB_index,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [3:0]  io_FU_outputs_3_bits_FTQ_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_FU_outputs_3_bits_violation,
                io_FU_outputs_3_bits_memory_violation,
                io_renamed_decoded_fetch_packet_ready,
  output        io_renamed_decoded_fetch_packet_valid,
  output [31:0] io_renamed_decoded_fetch_packet_bits_fetch_PC,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid,
  output [20:0] io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM,
  output [2:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index,
  output [5:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index,
  output [3:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index,
  output [4:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type,
  output        io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM,
  output [1:0]  io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type,
                io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width,
  output        io_renamed_decoded_fetch_packet_bits_valid_bits_0,
                io_renamed_decoded_fetch_packet_bits_valid_bits_1,
                io_renamed_decoded_fetch_packet_bits_valid_bits_2,
                io_renamed_decoded_fetch_packet_bits_valid_bits_3,
  output [15:0] io_renamed_decoded_fetch_packet_bits_GHR,
  output [6:0]  io_renamed_decoded_fetch_packet_bits_TOS,
                io_renamed_decoded_fetch_packet_bits_NEXT,
  output [7:0]  io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
);

  reg          io_predictions_in_ready_REG;
  reg          io_decoded_fetch_packet_ready_REG;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD;
  wire         _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1;
  wire [6:0]   _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2;
  wire [6:0]   _RAT_io_RAT_RS1_0;
  wire [6:0]   _RAT_io_RAT_RS1_1;
  wire [6:0]   _RAT_io_RAT_RS1_2;
  wire [6:0]   _RAT_io_RAT_RS1_3;
  wire [6:0]   _RAT_io_RAT_RS2_0;
  wire [6:0]   _RAT_io_RAT_RS2_1;
  wire [6:0]   _RAT_io_RAT_RS2_2;
  wire [6:0]   _RAT_io_RAT_RS2_3;
  wire         _WAW_handler_io_RAT_wr_en_0;
  wire         _WAW_handler_io_RAT_wr_en_1;
  wire         _WAW_handler_io_RAT_wr_en_2;
  wire         _WAW_handler_io_RAT_wr_en_3;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_0;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_1;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_2;
  wire [4:0]   _WAW_handler_io_RAT_RD_values_3;
  wire [6:0]   _WAW_handler_io_FL_RD_values_0;
  wire [6:0]   _WAW_handler_io_FL_RD_values_1;
  wire [6:0]   _WAW_handler_io_FL_RD_values_2;
  wire [6:0]   _WAW_handler_io_FL_RD_values_3;
  wire [6:0]   _free_list_io_renamed_values_0;
  wire [6:0]   _free_list_io_renamed_values_1;
  wire [6:0]   _free_list_io_renamed_values_2;
  wire [6:0]   _free_list_io_renamed_values_3;
  wire [6:0]   _free_list_io_free_list_front_pointer;
  wire         _free_list_io_can_allocate;
  wire [62:0]  _GEN =
    '{1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1,
      1'h1};
  wire         _predictions_out_Q_io_enq_valid_T =
    io_predictions_in_ready_REG & io_predictions_in_valid;
  wire         _predictions_out_Q_io_enq_valid_T_1 =
    io_decoded_fetch_packet_ready_REG & io_decoded_fetch_packet_valid;
  wire         fire =
    (_predictions_out_Q_io_enq_valid_T | ~io_predictions_in_valid)
    & _predictions_out_Q_io_enq_valid_T_1;
  reg          ready_memory_1;
  reg          ready_memory_2;
  reg          ready_memory_3;
  reg          ready_memory_4;
  reg          ready_memory_5;
  reg          ready_memory_6;
  reg          ready_memory_7;
  reg          ready_memory_8;
  reg          ready_memory_9;
  reg          ready_memory_10;
  reg          ready_memory_11;
  reg          ready_memory_12;
  reg          ready_memory_13;
  reg          ready_memory_14;
  reg          ready_memory_15;
  reg          ready_memory_16;
  reg          ready_memory_17;
  reg          ready_memory_18;
  reg          ready_memory_19;
  reg          ready_memory_20;
  reg          ready_memory_21;
  reg          ready_memory_22;
  reg          ready_memory_23;
  reg          ready_memory_24;
  reg          ready_memory_25;
  reg          ready_memory_26;
  reg          ready_memory_27;
  reg          ready_memory_28;
  reg          ready_memory_29;
  reg          ready_memory_30;
  reg          ready_memory_31;
  reg          ready_memory_32;
  reg          ready_memory_33;
  reg          ready_memory_34;
  reg          ready_memory_35;
  reg          ready_memory_36;
  reg          ready_memory_37;
  reg          ready_memory_38;
  reg          ready_memory_39;
  reg          ready_memory_40;
  reg          ready_memory_41;
  reg          ready_memory_42;
  reg          ready_memory_43;
  reg          ready_memory_44;
  reg          ready_memory_45;
  reg          ready_memory_46;
  reg          ready_memory_47;
  reg          ready_memory_48;
  reg          ready_memory_49;
  reg          ready_memory_50;
  reg          ready_memory_51;
  reg          ready_memory_52;
  reg          ready_memory_53;
  reg          ready_memory_54;
  reg          ready_memory_55;
  reg          ready_memory_56;
  reg          ready_memory_57;
  reg          ready_memory_58;
  reg          ready_memory_59;
  reg          ready_memory_60;
  reg          ready_memory_61;
  reg          ready_memory_62;
  reg          ready_memory_63;
  reg          ready_memory_64;
  wire         RD_valid = io_FU_outputs_0_valid & io_FU_outputs_0_bits_RD_valid;
  wire         _GEN_0 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1;
  wire         _GEN_1 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2;
  wire         _GEN_2 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3;
  wire         _GEN_3 = RD_valid & io_FU_outputs_0_bits_RD == 7'h4;
  wire         _GEN_4 = RD_valid & io_FU_outputs_0_bits_RD == 7'h5;
  wire         _GEN_5 = RD_valid & io_FU_outputs_0_bits_RD == 7'h6;
  wire         _GEN_6 = RD_valid & io_FU_outputs_0_bits_RD == 7'h7;
  wire         _GEN_7 = RD_valid & io_FU_outputs_0_bits_RD == 7'h8;
  wire         _GEN_8 = RD_valid & io_FU_outputs_0_bits_RD == 7'h9;
  wire         _GEN_9 = RD_valid & io_FU_outputs_0_bits_RD == 7'hA;
  wire         _GEN_10 = RD_valid & io_FU_outputs_0_bits_RD == 7'hB;
  wire         _GEN_11 = RD_valid & io_FU_outputs_0_bits_RD == 7'hC;
  wire         _GEN_12 = RD_valid & io_FU_outputs_0_bits_RD == 7'hD;
  wire         _GEN_13 = RD_valid & io_FU_outputs_0_bits_RD == 7'hE;
  wire         _GEN_14 = RD_valid & io_FU_outputs_0_bits_RD == 7'hF;
  wire         _GEN_15 = RD_valid & io_FU_outputs_0_bits_RD == 7'h10;
  wire         _GEN_16 = RD_valid & io_FU_outputs_0_bits_RD == 7'h11;
  wire         _GEN_17 = RD_valid & io_FU_outputs_0_bits_RD == 7'h12;
  wire         _GEN_18 = RD_valid & io_FU_outputs_0_bits_RD == 7'h13;
  wire         _GEN_19 = RD_valid & io_FU_outputs_0_bits_RD == 7'h14;
  wire         _GEN_20 = RD_valid & io_FU_outputs_0_bits_RD == 7'h15;
  wire         _GEN_21 = RD_valid & io_FU_outputs_0_bits_RD == 7'h16;
  wire         _GEN_22 = RD_valid & io_FU_outputs_0_bits_RD == 7'h17;
  wire         _GEN_23 = RD_valid & io_FU_outputs_0_bits_RD == 7'h18;
  wire         _GEN_24 = RD_valid & io_FU_outputs_0_bits_RD == 7'h19;
  wire         _GEN_25 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1A;
  wire         _GEN_26 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1B;
  wire         _GEN_27 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1C;
  wire         _GEN_28 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1D;
  wire         _GEN_29 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1E;
  wire         _GEN_30 = RD_valid & io_FU_outputs_0_bits_RD == 7'h1F;
  wire         _GEN_31 = RD_valid & io_FU_outputs_0_bits_RD == 7'h20;
  wire         _GEN_32 = RD_valid & io_FU_outputs_0_bits_RD == 7'h21;
  wire         _GEN_33 = RD_valid & io_FU_outputs_0_bits_RD == 7'h22;
  wire         _GEN_34 = RD_valid & io_FU_outputs_0_bits_RD == 7'h23;
  wire         _GEN_35 = RD_valid & io_FU_outputs_0_bits_RD == 7'h24;
  wire         _GEN_36 = RD_valid & io_FU_outputs_0_bits_RD == 7'h25;
  wire         _GEN_37 = RD_valid & io_FU_outputs_0_bits_RD == 7'h26;
  wire         _GEN_38 = RD_valid & io_FU_outputs_0_bits_RD == 7'h27;
  wire         _GEN_39 = RD_valid & io_FU_outputs_0_bits_RD == 7'h28;
  wire         _GEN_40 = RD_valid & io_FU_outputs_0_bits_RD == 7'h29;
  wire         _GEN_41 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2A;
  wire         _GEN_42 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2B;
  wire         _GEN_43 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2C;
  wire         _GEN_44 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2D;
  wire         _GEN_45 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2E;
  wire         _GEN_46 = RD_valid & io_FU_outputs_0_bits_RD == 7'h2F;
  wire         _GEN_47 = RD_valid & io_FU_outputs_0_bits_RD == 7'h30;
  wire         _GEN_48 = RD_valid & io_FU_outputs_0_bits_RD == 7'h31;
  wire         _GEN_49 = RD_valid & io_FU_outputs_0_bits_RD == 7'h32;
  wire         _GEN_50 = RD_valid & io_FU_outputs_0_bits_RD == 7'h33;
  wire         _GEN_51 = RD_valid & io_FU_outputs_0_bits_RD == 7'h34;
  wire         _GEN_52 = RD_valid & io_FU_outputs_0_bits_RD == 7'h35;
  wire         _GEN_53 = RD_valid & io_FU_outputs_0_bits_RD == 7'h36;
  wire         _GEN_54 = RD_valid & io_FU_outputs_0_bits_RD == 7'h37;
  wire         _GEN_55 = RD_valid & io_FU_outputs_0_bits_RD == 7'h38;
  wire         _GEN_56 = RD_valid & io_FU_outputs_0_bits_RD == 7'h39;
  wire         _GEN_57 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3A;
  wire         _GEN_58 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3B;
  wire         _GEN_59 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3C;
  wire         _GEN_60 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3D;
  wire         _GEN_61 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3E;
  wire         _GEN_62 = RD_valid & io_FU_outputs_0_bits_RD == 7'h3F;
  wire         _GEN_63 = RD_valid & io_FU_outputs_0_bits_RD == 7'h40;
  wire         RD_valid_1 = io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid;
  wire         _GEN_64 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1 | _GEN_0 | ready_memory_1
      : _GEN_0 | ready_memory_1;
  wire         _GEN_65 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2 | _GEN_1 | ready_memory_2
      : _GEN_1 | ready_memory_2;
  wire         _GEN_66 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3 | _GEN_2 | ready_memory_3
      : _GEN_2 | ready_memory_3;
  wire         _GEN_67 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h4 | _GEN_3 | ready_memory_4
      : _GEN_3 | ready_memory_4;
  wire         _GEN_68 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h5 | _GEN_4 | ready_memory_5
      : _GEN_4 | ready_memory_5;
  wire         _GEN_69 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h6 | _GEN_5 | ready_memory_6
      : _GEN_5 | ready_memory_6;
  wire         _GEN_70 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h7 | _GEN_6 | ready_memory_7
      : _GEN_6 | ready_memory_7;
  wire         _GEN_71 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h8 | _GEN_7 | ready_memory_8
      : _GEN_7 | ready_memory_8;
  wire         _GEN_72 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h9 | _GEN_8 | ready_memory_9
      : _GEN_8 | ready_memory_9;
  wire         _GEN_73 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hA | _GEN_9 | ready_memory_10
      : _GEN_9 | ready_memory_10;
  wire         _GEN_74 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hB | _GEN_10 | ready_memory_11
      : _GEN_10 | ready_memory_11;
  wire         _GEN_75 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hC | _GEN_11 | ready_memory_12
      : _GEN_11 | ready_memory_12;
  wire         _GEN_76 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hD | _GEN_12 | ready_memory_13
      : _GEN_12 | ready_memory_13;
  wire         _GEN_77 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hE | _GEN_13 | ready_memory_14
      : _GEN_13 | ready_memory_14;
  wire         _GEN_78 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'hF | _GEN_14 | ready_memory_15
      : _GEN_14 | ready_memory_15;
  wire         _GEN_79 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h10 | _GEN_15 | ready_memory_16
      : _GEN_15 | ready_memory_16;
  wire         _GEN_80 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h11 | _GEN_16 | ready_memory_17
      : _GEN_16 | ready_memory_17;
  wire         _GEN_81 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h12 | _GEN_17 | ready_memory_18
      : _GEN_17 | ready_memory_18;
  wire         _GEN_82 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h13 | _GEN_18 | ready_memory_19
      : _GEN_18 | ready_memory_19;
  wire         _GEN_83 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h14 | _GEN_19 | ready_memory_20
      : _GEN_19 | ready_memory_20;
  wire         _GEN_84 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h15 | _GEN_20 | ready_memory_21
      : _GEN_20 | ready_memory_21;
  wire         _GEN_85 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h16 | _GEN_21 | ready_memory_22
      : _GEN_21 | ready_memory_22;
  wire         _GEN_86 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h17 | _GEN_22 | ready_memory_23
      : _GEN_22 | ready_memory_23;
  wire         _GEN_87 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h18 | _GEN_23 | ready_memory_24
      : _GEN_23 | ready_memory_24;
  wire         _GEN_88 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h19 | _GEN_24 | ready_memory_25
      : _GEN_24 | ready_memory_25;
  wire         _GEN_89 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1A | _GEN_25 | ready_memory_26
      : _GEN_25 | ready_memory_26;
  wire         _GEN_90 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1B | _GEN_26 | ready_memory_27
      : _GEN_26 | ready_memory_27;
  wire         _GEN_91 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1C | _GEN_27 | ready_memory_28
      : _GEN_27 | ready_memory_28;
  wire         _GEN_92 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1D | _GEN_28 | ready_memory_29
      : _GEN_28 | ready_memory_29;
  wire         _GEN_93 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1E | _GEN_29 | ready_memory_30
      : _GEN_29 | ready_memory_30;
  wire         _GEN_94 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h1F | _GEN_30 | ready_memory_31
      : _GEN_30 | ready_memory_31;
  wire         _GEN_95 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h20 | _GEN_31 | ready_memory_32
      : _GEN_31 | ready_memory_32;
  wire         _GEN_96 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h21 | _GEN_32 | ready_memory_33
      : _GEN_32 | ready_memory_33;
  wire         _GEN_97 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h22 | _GEN_33 | ready_memory_34
      : _GEN_33 | ready_memory_34;
  wire         _GEN_98 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h23 | _GEN_34 | ready_memory_35
      : _GEN_34 | ready_memory_35;
  wire         _GEN_99 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h24 | _GEN_35 | ready_memory_36
      : _GEN_35 | ready_memory_36;
  wire         _GEN_100 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h25 | _GEN_36 | ready_memory_37
      : _GEN_36 | ready_memory_37;
  wire         _GEN_101 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h26 | _GEN_37 | ready_memory_38
      : _GEN_37 | ready_memory_38;
  wire         _GEN_102 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h27 | _GEN_38 | ready_memory_39
      : _GEN_38 | ready_memory_39;
  wire         _GEN_103 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h28 | _GEN_39 | ready_memory_40
      : _GEN_39 | ready_memory_40;
  wire         _GEN_104 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h29 | _GEN_40 | ready_memory_41
      : _GEN_40 | ready_memory_41;
  wire         _GEN_105 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2A | _GEN_41 | ready_memory_42
      : _GEN_41 | ready_memory_42;
  wire         _GEN_106 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2B | _GEN_42 | ready_memory_43
      : _GEN_42 | ready_memory_43;
  wire         _GEN_107 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2C | _GEN_43 | ready_memory_44
      : _GEN_43 | ready_memory_44;
  wire         _GEN_108 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2D | _GEN_44 | ready_memory_45
      : _GEN_44 | ready_memory_45;
  wire         _GEN_109 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2E | _GEN_45 | ready_memory_46
      : _GEN_45 | ready_memory_46;
  wire         _GEN_110 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h2F | _GEN_46 | ready_memory_47
      : _GEN_46 | ready_memory_47;
  wire         _GEN_111 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h30 | _GEN_47 | ready_memory_48
      : _GEN_47 | ready_memory_48;
  wire         _GEN_112 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h31 | _GEN_48 | ready_memory_49
      : _GEN_48 | ready_memory_49;
  wire         _GEN_113 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h32 | _GEN_49 | ready_memory_50
      : _GEN_49 | ready_memory_50;
  wire         _GEN_114 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h33 | _GEN_50 | ready_memory_51
      : _GEN_50 | ready_memory_51;
  wire         _GEN_115 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h34 | _GEN_51 | ready_memory_52
      : _GEN_51 | ready_memory_52;
  wire         _GEN_116 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h35 | _GEN_52 | ready_memory_53
      : _GEN_52 | ready_memory_53;
  wire         _GEN_117 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h36 | _GEN_53 | ready_memory_54
      : _GEN_53 | ready_memory_54;
  wire         _GEN_118 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h37 | _GEN_54 | ready_memory_55
      : _GEN_54 | ready_memory_55;
  wire         _GEN_119 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h38 | _GEN_55 | ready_memory_56
      : _GEN_55 | ready_memory_56;
  wire         _GEN_120 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h39 | _GEN_56 | ready_memory_57
      : _GEN_56 | ready_memory_57;
  wire         _GEN_121 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3A | _GEN_57 | ready_memory_58
      : _GEN_57 | ready_memory_58;
  wire         _GEN_122 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3B | _GEN_58 | ready_memory_59
      : _GEN_58 | ready_memory_59;
  wire         _GEN_123 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3C | _GEN_59 | ready_memory_60
      : _GEN_59 | ready_memory_60;
  wire         _GEN_124 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3D | _GEN_60 | ready_memory_61
      : _GEN_60 | ready_memory_61;
  wire         _GEN_125 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3E | _GEN_61 | ready_memory_62
      : _GEN_61 | ready_memory_62;
  wire         _GEN_126 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h3F | _GEN_62 | ready_memory_63
      : _GEN_62 | ready_memory_63;
  wire         _GEN_127 =
    RD_valid_1
      ? io_FU_outputs_1_bits_RD == 7'h40 | _GEN_63 | ready_memory_64
      : _GEN_63 | ready_memory_64;
  wire         RD_valid_2 = io_FU_outputs_2_valid & io_FU_outputs_2_bits_RD_valid;
  wire         _GEN_128 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1;
  wire         _GEN_129 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2;
  wire         _GEN_130 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3;
  wire         _GEN_131 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h4;
  wire         _GEN_132 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h5;
  wire         _GEN_133 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h6;
  wire         _GEN_134 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h7;
  wire         _GEN_135 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h8;
  wire         _GEN_136 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h9;
  wire         _GEN_137 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hA;
  wire         _GEN_138 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hB;
  wire         _GEN_139 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hC;
  wire         _GEN_140 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hD;
  wire         _GEN_141 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hE;
  wire         _GEN_142 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'hF;
  wire         _GEN_143 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h10;
  wire         _GEN_144 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h11;
  wire         _GEN_145 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h12;
  wire         _GEN_146 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h13;
  wire         _GEN_147 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h14;
  wire         _GEN_148 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h15;
  wire         _GEN_149 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h16;
  wire         _GEN_150 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h17;
  wire         _GEN_151 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h18;
  wire         _GEN_152 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h19;
  wire         _GEN_153 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1A;
  wire         _GEN_154 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1B;
  wire         _GEN_155 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1C;
  wire         _GEN_156 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1D;
  wire         _GEN_157 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1E;
  wire         _GEN_158 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h1F;
  wire         _GEN_159 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h20;
  wire         _GEN_160 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h21;
  wire         _GEN_161 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h22;
  wire         _GEN_162 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h23;
  wire         _GEN_163 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h24;
  wire         _GEN_164 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h25;
  wire         _GEN_165 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h26;
  wire         _GEN_166 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h27;
  wire         _GEN_167 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h28;
  wire         _GEN_168 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h29;
  wire         _GEN_169 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2A;
  wire         _GEN_170 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2B;
  wire         _GEN_171 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2C;
  wire         _GEN_172 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2D;
  wire         _GEN_173 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2E;
  wire         _GEN_174 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h2F;
  wire         _GEN_175 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h30;
  wire         _GEN_176 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h31;
  wire         _GEN_177 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h32;
  wire         _GEN_178 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h33;
  wire         _GEN_179 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h34;
  wire         _GEN_180 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h35;
  wire         _GEN_181 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h36;
  wire         _GEN_182 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h37;
  wire         _GEN_183 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h38;
  wire         _GEN_184 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h39;
  wire         _GEN_185 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3A;
  wire         _GEN_186 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3B;
  wire         _GEN_187 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3C;
  wire         _GEN_188 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3D;
  wire         _GEN_189 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3E;
  wire         _GEN_190 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h3F;
  wire         _GEN_191 = RD_valid_2 & io_FU_outputs_2_bits_RD == 7'h40;
  wire         RD_valid_3 = io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire         _GEN_192 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1 | _GEN_128 | _GEN_64
      : _GEN_128 | _GEN_64;
  wire         _GEN_193 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2 | _GEN_129 | _GEN_65
      : _GEN_129 | _GEN_65;
  wire         _GEN_194 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3 | _GEN_130 | _GEN_66
      : _GEN_130 | _GEN_66;
  wire         _GEN_195 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h4 | _GEN_131 | _GEN_67
      : _GEN_131 | _GEN_67;
  wire         _GEN_196 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h5 | _GEN_132 | _GEN_68
      : _GEN_132 | _GEN_68;
  wire         _GEN_197 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h6 | _GEN_133 | _GEN_69
      : _GEN_133 | _GEN_69;
  wire         _GEN_198 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h7 | _GEN_134 | _GEN_70
      : _GEN_134 | _GEN_70;
  wire         _GEN_199 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h8 | _GEN_135 | _GEN_71
      : _GEN_135 | _GEN_71;
  wire         _GEN_200 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h9 | _GEN_136 | _GEN_72
      : _GEN_136 | _GEN_72;
  wire         _GEN_201 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hA | _GEN_137 | _GEN_73
      : _GEN_137 | _GEN_73;
  wire         _GEN_202 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hB | _GEN_138 | _GEN_74
      : _GEN_138 | _GEN_74;
  wire         _GEN_203 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hC | _GEN_139 | _GEN_75
      : _GEN_139 | _GEN_75;
  wire         _GEN_204 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hD | _GEN_140 | _GEN_76
      : _GEN_140 | _GEN_76;
  wire         _GEN_205 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hE | _GEN_141 | _GEN_77
      : _GEN_141 | _GEN_77;
  wire         _GEN_206 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'hF | _GEN_142 | _GEN_78
      : _GEN_142 | _GEN_78;
  wire         _GEN_207 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h10 | _GEN_143 | _GEN_79
      : _GEN_143 | _GEN_79;
  wire         _GEN_208 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h11 | _GEN_144 | _GEN_80
      : _GEN_144 | _GEN_80;
  wire         _GEN_209 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h12 | _GEN_145 | _GEN_81
      : _GEN_145 | _GEN_81;
  wire         _GEN_210 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h13 | _GEN_146 | _GEN_82
      : _GEN_146 | _GEN_82;
  wire         _GEN_211 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h14 | _GEN_147 | _GEN_83
      : _GEN_147 | _GEN_83;
  wire         _GEN_212 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h15 | _GEN_148 | _GEN_84
      : _GEN_148 | _GEN_84;
  wire         _GEN_213 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h16 | _GEN_149 | _GEN_85
      : _GEN_149 | _GEN_85;
  wire         _GEN_214 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h17 | _GEN_150 | _GEN_86
      : _GEN_150 | _GEN_86;
  wire         _GEN_215 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h18 | _GEN_151 | _GEN_87
      : _GEN_151 | _GEN_87;
  wire         _GEN_216 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h19 | _GEN_152 | _GEN_88
      : _GEN_152 | _GEN_88;
  wire         _GEN_217 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1A | _GEN_153 | _GEN_89
      : _GEN_153 | _GEN_89;
  wire         _GEN_218 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1B | _GEN_154 | _GEN_90
      : _GEN_154 | _GEN_90;
  wire         _GEN_219 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1C | _GEN_155 | _GEN_91
      : _GEN_155 | _GEN_91;
  wire         _GEN_220 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1D | _GEN_156 | _GEN_92
      : _GEN_156 | _GEN_92;
  wire         _GEN_221 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1E | _GEN_157 | _GEN_93
      : _GEN_157 | _GEN_93;
  wire         _GEN_222 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h1F | _GEN_158 | _GEN_94
      : _GEN_158 | _GEN_94;
  wire         _GEN_223 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h20 | _GEN_159 | _GEN_95
      : _GEN_159 | _GEN_95;
  wire         _GEN_224 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h21 | _GEN_160 | _GEN_96
      : _GEN_160 | _GEN_96;
  wire         _GEN_225 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h22 | _GEN_161 | _GEN_97
      : _GEN_161 | _GEN_97;
  wire         _GEN_226 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h23 | _GEN_162 | _GEN_98
      : _GEN_162 | _GEN_98;
  wire         _GEN_227 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h24 | _GEN_163 | _GEN_99
      : _GEN_163 | _GEN_99;
  wire         _GEN_228 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h25 | _GEN_164 | _GEN_100
      : _GEN_164 | _GEN_100;
  wire         _GEN_229 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h26 | _GEN_165 | _GEN_101
      : _GEN_165 | _GEN_101;
  wire         _GEN_230 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h27 | _GEN_166 | _GEN_102
      : _GEN_166 | _GEN_102;
  wire         _GEN_231 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h28 | _GEN_167 | _GEN_103
      : _GEN_167 | _GEN_103;
  wire         _GEN_232 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h29 | _GEN_168 | _GEN_104
      : _GEN_168 | _GEN_104;
  wire         _GEN_233 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2A | _GEN_169 | _GEN_105
      : _GEN_169 | _GEN_105;
  wire         _GEN_234 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2B | _GEN_170 | _GEN_106
      : _GEN_170 | _GEN_106;
  wire         _GEN_235 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2C | _GEN_171 | _GEN_107
      : _GEN_171 | _GEN_107;
  wire         _GEN_236 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2D | _GEN_172 | _GEN_108
      : _GEN_172 | _GEN_108;
  wire         _GEN_237 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2E | _GEN_173 | _GEN_109
      : _GEN_173 | _GEN_109;
  wire         _GEN_238 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h2F | _GEN_174 | _GEN_110
      : _GEN_174 | _GEN_110;
  wire         _GEN_239 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h30 | _GEN_175 | _GEN_111
      : _GEN_175 | _GEN_111;
  wire         _GEN_240 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h31 | _GEN_176 | _GEN_112
      : _GEN_176 | _GEN_112;
  wire         _GEN_241 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h32 | _GEN_177 | _GEN_113
      : _GEN_177 | _GEN_113;
  wire         _GEN_242 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h33 | _GEN_178 | _GEN_114
      : _GEN_178 | _GEN_114;
  wire         _GEN_243 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h34 | _GEN_179 | _GEN_115
      : _GEN_179 | _GEN_115;
  wire         _GEN_244 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h35 | _GEN_180 | _GEN_116
      : _GEN_180 | _GEN_116;
  wire         _GEN_245 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h36 | _GEN_181 | _GEN_117
      : _GEN_181 | _GEN_117;
  wire         _GEN_246 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h37 | _GEN_182 | _GEN_118
      : _GEN_182 | _GEN_118;
  wire         _GEN_247 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h38 | _GEN_183 | _GEN_119
      : _GEN_183 | _GEN_119;
  wire         _GEN_248 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h39 | _GEN_184 | _GEN_120
      : _GEN_184 | _GEN_120;
  wire         _GEN_249 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3A | _GEN_185 | _GEN_121
      : _GEN_185 | _GEN_121;
  wire         _GEN_250 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3B | _GEN_186 | _GEN_122
      : _GEN_186 | _GEN_122;
  wire         _GEN_251 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3C | _GEN_187 | _GEN_123
      : _GEN_187 | _GEN_123;
  wire         _GEN_252 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3D | _GEN_188 | _GEN_124
      : _GEN_188 | _GEN_124;
  wire         _GEN_253 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3E | _GEN_189 | _GEN_125
      : _GEN_189 | _GEN_125;
  wire         _GEN_254 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h3F | _GEN_190 | _GEN_126
      : _GEN_190 | _GEN_126;
  wire         _GEN_255 =
    RD_valid_3
      ? io_FU_outputs_3_bits_RD == 7'h40 | _GEN_191 | _GEN_127
      : _GEN_191 | _GEN_127;
  wire         _GEN_256 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_257 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1;
  wire         _GEN_258 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2;
  wire         _GEN_259 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3;
  wire         _GEN_260 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h4;
  wire         _GEN_261 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h5;
  wire         _GEN_262 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h6;
  wire         _GEN_263 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h7;
  wire         _GEN_264 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h8;
  wire         _GEN_265 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h9;
  wire         _GEN_266 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hA;
  wire         _GEN_267 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hB;
  wire         _GEN_268 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hC;
  wire         _GEN_269 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hD;
  wire         _GEN_270 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hE;
  wire         _GEN_271 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'hF;
  wire         _GEN_272 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h10;
  wire         _GEN_273 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h11;
  wire         _GEN_274 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h12;
  wire         _GEN_275 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h13;
  wire         _GEN_276 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h14;
  wire         _GEN_277 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h15;
  wire         _GEN_278 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h16;
  wire         _GEN_279 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h17;
  wire         _GEN_280 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h18;
  wire         _GEN_281 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h19;
  wire         _GEN_282 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1A;
  wire         _GEN_283 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1B;
  wire         _GEN_284 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1C;
  wire         _GEN_285 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1D;
  wire         _GEN_286 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1E;
  wire         _GEN_287 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h1F;
  wire         _GEN_288 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h20;
  wire         _GEN_289 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h21;
  wire         _GEN_290 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h22;
  wire         _GEN_291 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h23;
  wire         _GEN_292 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h24;
  wire         _GEN_293 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h25;
  wire         _GEN_294 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h26;
  wire         _GEN_295 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h27;
  wire         _GEN_296 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h28;
  wire         _GEN_297 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h29;
  wire         _GEN_298 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2A;
  wire         _GEN_299 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2B;
  wire         _GEN_300 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2C;
  wire         _GEN_301 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2D;
  wire         _GEN_302 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2E;
  wire         _GEN_303 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h2F;
  wire         _GEN_304 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h30;
  wire         _GEN_305 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h31;
  wire         _GEN_306 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h32;
  wire         _GEN_307 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h33;
  wire         _GEN_308 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h34;
  wire         _GEN_309 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h35;
  wire         _GEN_310 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h36;
  wire         _GEN_311 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h37;
  wire         _GEN_312 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h38;
  wire         _GEN_313 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h39;
  wire         _GEN_314 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3A;
  wire         _GEN_315 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3B;
  wire         _GEN_316 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3C;
  wire         _GEN_317 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3D;
  wire         _GEN_318 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3E;
  wire         _GEN_319 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h3F;
  wire         _GEN_320 =
    _GEN_256
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD == 7'h40;
  wire         _GEN_321 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_322 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1
          | _GEN_257) & _GEN_192
      : ~_GEN_257 & _GEN_192;
  wire         _GEN_323 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2
          | _GEN_258) & _GEN_193
      : ~_GEN_258 & _GEN_193;
  wire         _GEN_324 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3
          | _GEN_259) & _GEN_194
      : ~_GEN_259 & _GEN_194;
  wire         _GEN_325 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h4
          | _GEN_260) & _GEN_195
      : ~_GEN_260 & _GEN_195;
  wire         _GEN_326 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h5
          | _GEN_261) & _GEN_196
      : ~_GEN_261 & _GEN_196;
  wire         _GEN_327 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h6
          | _GEN_262) & _GEN_197
      : ~_GEN_262 & _GEN_197;
  wire         _GEN_328 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h7
          | _GEN_263) & _GEN_198
      : ~_GEN_263 & _GEN_198;
  wire         _GEN_329 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h8
          | _GEN_264) & _GEN_199
      : ~_GEN_264 & _GEN_199;
  wire         _GEN_330 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h9
          | _GEN_265) & _GEN_200
      : ~_GEN_265 & _GEN_200;
  wire         _GEN_331 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hA
          | _GEN_266) & _GEN_201
      : ~_GEN_266 & _GEN_201;
  wire         _GEN_332 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hB
          | _GEN_267) & _GEN_202
      : ~_GEN_267 & _GEN_202;
  wire         _GEN_333 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hC
          | _GEN_268) & _GEN_203
      : ~_GEN_268 & _GEN_203;
  wire         _GEN_334 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hD
          | _GEN_269) & _GEN_204
      : ~_GEN_269 & _GEN_204;
  wire         _GEN_335 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hE
          | _GEN_270) & _GEN_205
      : ~_GEN_270 & _GEN_205;
  wire         _GEN_336 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'hF
          | _GEN_271) & _GEN_206
      : ~_GEN_271 & _GEN_206;
  wire         _GEN_337 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h10
          | _GEN_272) & _GEN_207
      : ~_GEN_272 & _GEN_207;
  wire         _GEN_338 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h11
          | _GEN_273) & _GEN_208
      : ~_GEN_273 & _GEN_208;
  wire         _GEN_339 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h12
          | _GEN_274) & _GEN_209
      : ~_GEN_274 & _GEN_209;
  wire         _GEN_340 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h13
          | _GEN_275) & _GEN_210
      : ~_GEN_275 & _GEN_210;
  wire         _GEN_341 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h14
          | _GEN_276) & _GEN_211
      : ~_GEN_276 & _GEN_211;
  wire         _GEN_342 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h15
          | _GEN_277) & _GEN_212
      : ~_GEN_277 & _GEN_212;
  wire         _GEN_343 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h16
          | _GEN_278) & _GEN_213
      : ~_GEN_278 & _GEN_213;
  wire         _GEN_344 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h17
          | _GEN_279) & _GEN_214
      : ~_GEN_279 & _GEN_214;
  wire         _GEN_345 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h18
          | _GEN_280) & _GEN_215
      : ~_GEN_280 & _GEN_215;
  wire         _GEN_346 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h19
          | _GEN_281) & _GEN_216
      : ~_GEN_281 & _GEN_216;
  wire         _GEN_347 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1A
          | _GEN_282) & _GEN_217
      : ~_GEN_282 & _GEN_217;
  wire         _GEN_348 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1B
          | _GEN_283) & _GEN_218
      : ~_GEN_283 & _GEN_218;
  wire         _GEN_349 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1C
          | _GEN_284) & _GEN_219
      : ~_GEN_284 & _GEN_219;
  wire         _GEN_350 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1D
          | _GEN_285) & _GEN_220
      : ~_GEN_285 & _GEN_220;
  wire         _GEN_351 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1E
          | _GEN_286) & _GEN_221
      : ~_GEN_286 & _GEN_221;
  wire         _GEN_352 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h1F
          | _GEN_287) & _GEN_222
      : ~_GEN_287 & _GEN_222;
  wire         _GEN_353 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h20
          | _GEN_288) & _GEN_223
      : ~_GEN_288 & _GEN_223;
  wire         _GEN_354 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h21
          | _GEN_289) & _GEN_224
      : ~_GEN_289 & _GEN_224;
  wire         _GEN_355 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h22
          | _GEN_290) & _GEN_225
      : ~_GEN_290 & _GEN_225;
  wire         _GEN_356 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h23
          | _GEN_291) & _GEN_226
      : ~_GEN_291 & _GEN_226;
  wire         _GEN_357 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h24
          | _GEN_292) & _GEN_227
      : ~_GEN_292 & _GEN_227;
  wire         _GEN_358 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h25
          | _GEN_293) & _GEN_228
      : ~_GEN_293 & _GEN_228;
  wire         _GEN_359 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h26
          | _GEN_294) & _GEN_229
      : ~_GEN_294 & _GEN_229;
  wire         _GEN_360 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h27
          | _GEN_295) & _GEN_230
      : ~_GEN_295 & _GEN_230;
  wire         _GEN_361 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h28
          | _GEN_296) & _GEN_231
      : ~_GEN_296 & _GEN_231;
  wire         _GEN_362 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h29
          | _GEN_297) & _GEN_232
      : ~_GEN_297 & _GEN_232;
  wire         _GEN_363 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2A
          | _GEN_298) & _GEN_233
      : ~_GEN_298 & _GEN_233;
  wire         _GEN_364 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2B
          | _GEN_299) & _GEN_234
      : ~_GEN_299 & _GEN_234;
  wire         _GEN_365 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2C
          | _GEN_300) & _GEN_235
      : ~_GEN_300 & _GEN_235;
  wire         _GEN_366 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2D
          | _GEN_301) & _GEN_236
      : ~_GEN_301 & _GEN_236;
  wire         _GEN_367 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2E
          | _GEN_302) & _GEN_237
      : ~_GEN_302 & _GEN_237;
  wire         _GEN_368 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h2F
          | _GEN_303) & _GEN_238
      : ~_GEN_303 & _GEN_238;
  wire         _GEN_369 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h30
          | _GEN_304) & _GEN_239
      : ~_GEN_304 & _GEN_239;
  wire         _GEN_370 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h31
          | _GEN_305) & _GEN_240
      : ~_GEN_305 & _GEN_240;
  wire         _GEN_371 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h32
          | _GEN_306) & _GEN_241
      : ~_GEN_306 & _GEN_241;
  wire         _GEN_372 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h33
          | _GEN_307) & _GEN_242
      : ~_GEN_307 & _GEN_242;
  wire         _GEN_373 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h34
          | _GEN_308) & _GEN_243
      : ~_GEN_308 & _GEN_243;
  wire         _GEN_374 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h35
          | _GEN_309) & _GEN_244
      : ~_GEN_309 & _GEN_244;
  wire         _GEN_375 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h36
          | _GEN_310) & _GEN_245
      : ~_GEN_310 & _GEN_245;
  wire         _GEN_376 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h37
          | _GEN_311) & _GEN_246
      : ~_GEN_311 & _GEN_246;
  wire         _GEN_377 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h38
          | _GEN_312) & _GEN_247
      : ~_GEN_312 & _GEN_247;
  wire         _GEN_378 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h39
          | _GEN_313) & _GEN_248
      : ~_GEN_313 & _GEN_248;
  wire         _GEN_379 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3A
          | _GEN_314) & _GEN_249
      : ~_GEN_314 & _GEN_249;
  wire         _GEN_380 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3B
          | _GEN_315) & _GEN_250
      : ~_GEN_315 & _GEN_250;
  wire         _GEN_381 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3C
          | _GEN_316) & _GEN_251
      : ~_GEN_316 & _GEN_251;
  wire         _GEN_382 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3D
          | _GEN_317) & _GEN_252
      : ~_GEN_317 & _GEN_252;
  wire         _GEN_383 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3E
          | _GEN_318) & _GEN_253
      : ~_GEN_318 & _GEN_253;
  wire         _GEN_384 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h3F
          | _GEN_319) & _GEN_254
      : ~_GEN_319 & _GEN_254;
  wire         _GEN_385 =
    _GEN_321
      ? ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD == 7'h40
          | _GEN_320) & _GEN_255
      : ~_GEN_320 & _GEN_255;
  wire         _GEN_386 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_387 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1;
  wire         _GEN_388 = ~_GEN_387 & _GEN_322;
  wire         _GEN_389 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2;
  wire         _GEN_390 = ~_GEN_389 & _GEN_323;
  wire         _GEN_391 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3;
  wire         _GEN_392 = ~_GEN_391 & _GEN_324;
  wire         _GEN_393 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h4;
  wire         _GEN_394 = ~_GEN_393 & _GEN_325;
  wire         _GEN_395 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h5;
  wire         _GEN_396 = ~_GEN_395 & _GEN_326;
  wire         _GEN_397 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h6;
  wire         _GEN_398 = ~_GEN_397 & _GEN_327;
  wire         _GEN_399 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h7;
  wire         _GEN_400 = ~_GEN_399 & _GEN_328;
  wire         _GEN_401 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h8;
  wire         _GEN_402 = ~_GEN_401 & _GEN_329;
  wire         _GEN_403 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h9;
  wire         _GEN_404 = ~_GEN_403 & _GEN_330;
  wire         _GEN_405 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hA;
  wire         _GEN_406 = ~_GEN_405 & _GEN_331;
  wire         _GEN_407 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hB;
  wire         _GEN_408 = ~_GEN_407 & _GEN_332;
  wire         _GEN_409 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hC;
  wire         _GEN_410 = ~_GEN_409 & _GEN_333;
  wire         _GEN_411 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hD;
  wire         _GEN_412 = ~_GEN_411 & _GEN_334;
  wire         _GEN_413 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hE;
  wire         _GEN_414 = ~_GEN_413 & _GEN_335;
  wire         _GEN_415 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'hF;
  wire         _GEN_416 = ~_GEN_415 & _GEN_336;
  wire         _GEN_417 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h10;
  wire         _GEN_418 = ~_GEN_417 & _GEN_337;
  wire         _GEN_419 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h11;
  wire         _GEN_420 = ~_GEN_419 & _GEN_338;
  wire         _GEN_421 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h12;
  wire         _GEN_422 = ~_GEN_421 & _GEN_339;
  wire         _GEN_423 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h13;
  wire         _GEN_424 = ~_GEN_423 & _GEN_340;
  wire         _GEN_425 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h14;
  wire         _GEN_426 = ~_GEN_425 & _GEN_341;
  wire         _GEN_427 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h15;
  wire         _GEN_428 = ~_GEN_427 & _GEN_342;
  wire         _GEN_429 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h16;
  wire         _GEN_430 = ~_GEN_429 & _GEN_343;
  wire         _GEN_431 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h17;
  wire         _GEN_432 = ~_GEN_431 & _GEN_344;
  wire         _GEN_433 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h18;
  wire         _GEN_434 = ~_GEN_433 & _GEN_345;
  wire         _GEN_435 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h19;
  wire         _GEN_436 = ~_GEN_435 & _GEN_346;
  wire         _GEN_437 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1A;
  wire         _GEN_438 = ~_GEN_437 & _GEN_347;
  wire         _GEN_439 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1B;
  wire         _GEN_440 = ~_GEN_439 & _GEN_348;
  wire         _GEN_441 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1C;
  wire         _GEN_442 = ~_GEN_441 & _GEN_349;
  wire         _GEN_443 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1D;
  wire         _GEN_444 = ~_GEN_443 & _GEN_350;
  wire         _GEN_445 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1E;
  wire         _GEN_446 = ~_GEN_445 & _GEN_351;
  wire         _GEN_447 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h1F;
  wire         _GEN_448 = ~_GEN_447 & _GEN_352;
  wire         _GEN_449 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h20;
  wire         _GEN_450 = ~_GEN_449 & _GEN_353;
  wire         _GEN_451 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h21;
  wire         _GEN_452 = ~_GEN_451 & _GEN_354;
  wire         _GEN_453 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h22;
  wire         _GEN_454 = ~_GEN_453 & _GEN_355;
  wire         _GEN_455 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h23;
  wire         _GEN_456 = ~_GEN_455 & _GEN_356;
  wire         _GEN_457 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h24;
  wire         _GEN_458 = ~_GEN_457 & _GEN_357;
  wire         _GEN_459 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h25;
  wire         _GEN_460 = ~_GEN_459 & _GEN_358;
  wire         _GEN_461 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h26;
  wire         _GEN_462 = ~_GEN_461 & _GEN_359;
  wire         _GEN_463 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h27;
  wire         _GEN_464 = ~_GEN_463 & _GEN_360;
  wire         _GEN_465 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h28;
  wire         _GEN_466 = ~_GEN_465 & _GEN_361;
  wire         _GEN_467 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h29;
  wire         _GEN_468 = ~_GEN_467 & _GEN_362;
  wire         _GEN_469 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2A;
  wire         _GEN_470 = ~_GEN_469 & _GEN_363;
  wire         _GEN_471 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2B;
  wire         _GEN_472 = ~_GEN_471 & _GEN_364;
  wire         _GEN_473 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2C;
  wire         _GEN_474 = ~_GEN_473 & _GEN_365;
  wire         _GEN_475 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2D;
  wire         _GEN_476 = ~_GEN_475 & _GEN_366;
  wire         _GEN_477 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2E;
  wire         _GEN_478 = ~_GEN_477 & _GEN_367;
  wire         _GEN_479 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h2F;
  wire         _GEN_480 = ~_GEN_479 & _GEN_368;
  wire         _GEN_481 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h30;
  wire         _GEN_482 = ~_GEN_481 & _GEN_369;
  wire         _GEN_483 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h31;
  wire         _GEN_484 = ~_GEN_483 & _GEN_370;
  wire         _GEN_485 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h32;
  wire         _GEN_486 = ~_GEN_485 & _GEN_371;
  wire         _GEN_487 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h33;
  wire         _GEN_488 = ~_GEN_487 & _GEN_372;
  wire         _GEN_489 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h34;
  wire         _GEN_490 = ~_GEN_489 & _GEN_373;
  wire         _GEN_491 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h35;
  wire         _GEN_492 = ~_GEN_491 & _GEN_374;
  wire         _GEN_493 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h36;
  wire         _GEN_494 = ~_GEN_493 & _GEN_375;
  wire         _GEN_495 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h37;
  wire         _GEN_496 = ~_GEN_495 & _GEN_376;
  wire         _GEN_497 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h38;
  wire         _GEN_498 = ~_GEN_497 & _GEN_377;
  wire         _GEN_499 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h39;
  wire         _GEN_500 = ~_GEN_499 & _GEN_378;
  wire         _GEN_501 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3A;
  wire         _GEN_502 = ~_GEN_501 & _GEN_379;
  wire         _GEN_503 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3B;
  wire         _GEN_504 = ~_GEN_503 & _GEN_380;
  wire         _GEN_505 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3C;
  wire         _GEN_506 = ~_GEN_505 & _GEN_381;
  wire         _GEN_507 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3D;
  wire         _GEN_508 = ~_GEN_507 & _GEN_382;
  wire         _GEN_509 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3E;
  wire         _GEN_510 = ~_GEN_509 & _GEN_383;
  wire         _GEN_511 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h3F;
  wire         _GEN_512 = ~_GEN_511 & _GEN_384;
  wire         _GEN_513 =
    _GEN_386
    & _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD == 7'h40;
  wire         _GEN_514 = ~_GEN_513 & _GEN_385;
  wire         _GEN_515 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid
    & _renamed_decoded_fetch_packet_Q_io_deq_valid;
  wire         _GEN_516 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1
      | _GEN_387) & _GEN_322;
  wire         _GEN_517 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2
      | _GEN_389) & _GEN_323;
  wire         _GEN_518 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3
      | _GEN_391) & _GEN_324;
  wire         _GEN_519 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h4
      | _GEN_393) & _GEN_325;
  wire         _GEN_520 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h5
      | _GEN_395) & _GEN_326;
  wire         _GEN_521 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h6
      | _GEN_397) & _GEN_327;
  wire         _GEN_522 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h7
      | _GEN_399) & _GEN_328;
  wire         _GEN_523 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h8
      | _GEN_401) & _GEN_329;
  wire         _GEN_524 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h9
      | _GEN_403) & _GEN_330;
  wire         _GEN_525 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hA
      | _GEN_405) & _GEN_331;
  wire         _GEN_526 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hB
      | _GEN_407) & _GEN_332;
  wire         _GEN_527 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hC
      | _GEN_409) & _GEN_333;
  wire         _GEN_528 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hD
      | _GEN_411) & _GEN_334;
  wire         _GEN_529 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hE
      | _GEN_413) & _GEN_335;
  wire         _GEN_530 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'hF
      | _GEN_415) & _GEN_336;
  wire         _GEN_531 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h10
      | _GEN_417) & _GEN_337;
  wire         _GEN_532 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h11
      | _GEN_419) & _GEN_338;
  wire         _GEN_533 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h12
      | _GEN_421) & _GEN_339;
  wire         _GEN_534 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h13
      | _GEN_423) & _GEN_340;
  wire         _GEN_535 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h14
      | _GEN_425) & _GEN_341;
  wire         _GEN_536 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h15
      | _GEN_427) & _GEN_342;
  wire         _GEN_537 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h16
      | _GEN_429) & _GEN_343;
  wire         _GEN_538 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h17
      | _GEN_431) & _GEN_344;
  wire         _GEN_539 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h18
      | _GEN_433) & _GEN_345;
  wire         _GEN_540 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h19
      | _GEN_435) & _GEN_346;
  wire         _GEN_541 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1A
      | _GEN_437) & _GEN_347;
  wire         _GEN_542 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1B
      | _GEN_439) & _GEN_348;
  wire         _GEN_543 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1C
      | _GEN_441) & _GEN_349;
  wire         _GEN_544 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1D
      | _GEN_443) & _GEN_350;
  wire         _GEN_545 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1E
      | _GEN_445) & _GEN_351;
  wire         _GEN_546 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h1F
      | _GEN_447) & _GEN_352;
  wire         _GEN_547 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h20
      | _GEN_449) & _GEN_353;
  wire         _GEN_548 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h21
      | _GEN_451) & _GEN_354;
  wire         _GEN_549 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h22
      | _GEN_453) & _GEN_355;
  wire         _GEN_550 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h23
      | _GEN_455) & _GEN_356;
  wire         _GEN_551 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h24
      | _GEN_457) & _GEN_357;
  wire         _GEN_552 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h25
      | _GEN_459) & _GEN_358;
  wire         _GEN_553 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h26
      | _GEN_461) & _GEN_359;
  wire         _GEN_554 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h27
      | _GEN_463) & _GEN_360;
  wire         _GEN_555 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h28
      | _GEN_465) & _GEN_361;
  wire         _GEN_556 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h29
      | _GEN_467) & _GEN_362;
  wire         _GEN_557 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2A
      | _GEN_469) & _GEN_363;
  wire         _GEN_558 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2B
      | _GEN_471) & _GEN_364;
  wire         _GEN_559 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2C
      | _GEN_473) & _GEN_365;
  wire         _GEN_560 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2D
      | _GEN_475) & _GEN_366;
  wire         _GEN_561 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2E
      | _GEN_477) & _GEN_367;
  wire         _GEN_562 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h2F
      | _GEN_479) & _GEN_368;
  wire         _GEN_563 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h30
      | _GEN_481) & _GEN_369;
  wire         _GEN_564 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h31
      | _GEN_483) & _GEN_370;
  wire         _GEN_565 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h32
      | _GEN_485) & _GEN_371;
  wire         _GEN_566 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h33
      | _GEN_487) & _GEN_372;
  wire         _GEN_567 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h34
      | _GEN_489) & _GEN_373;
  wire         _GEN_568 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h35
      | _GEN_491) & _GEN_374;
  wire         _GEN_569 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h36
      | _GEN_493) & _GEN_375;
  wire         _GEN_570 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h37
      | _GEN_495) & _GEN_376;
  wire         _GEN_571 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h38
      | _GEN_497) & _GEN_377;
  wire         _GEN_572 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h39
      | _GEN_499) & _GEN_378;
  wire         _GEN_573 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3A
      | _GEN_501) & _GEN_379;
  wire         _GEN_574 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3B
      | _GEN_503) & _GEN_380;
  wire         _GEN_575 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3C
      | _GEN_505) & _GEN_381;
  wire         _GEN_576 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3D
      | _GEN_507) & _GEN_382;
  wire         _GEN_577 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3E
      | _GEN_509) & _GEN_383;
  wire         _GEN_578 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h3F
      | _GEN_511) & _GEN_384;
  wire         _GEN_579 =
    ~(_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD == 7'h40
      | _GEN_513) & _GEN_385;
  wire [127:0] _GEN_580 =
    {_GEN,
     {{_GEN_515 ? _GEN_579 : _GEN_514},
      {_GEN_515 ? _GEN_578 : _GEN_512},
      {_GEN_515 ? _GEN_577 : _GEN_510},
      {_GEN_515 ? _GEN_576 : _GEN_508},
      {_GEN_515 ? _GEN_575 : _GEN_506},
      {_GEN_515 ? _GEN_574 : _GEN_504},
      {_GEN_515 ? _GEN_573 : _GEN_502},
      {_GEN_515 ? _GEN_572 : _GEN_500},
      {_GEN_515 ? _GEN_571 : _GEN_498},
      {_GEN_515 ? _GEN_570 : _GEN_496},
      {_GEN_515 ? _GEN_569 : _GEN_494},
      {_GEN_515 ? _GEN_568 : _GEN_492},
      {_GEN_515 ? _GEN_567 : _GEN_490},
      {_GEN_515 ? _GEN_566 : _GEN_488},
      {_GEN_515 ? _GEN_565 : _GEN_486},
      {_GEN_515 ? _GEN_564 : _GEN_484},
      {_GEN_515 ? _GEN_563 : _GEN_482},
      {_GEN_515 ? _GEN_562 : _GEN_480},
      {_GEN_515 ? _GEN_561 : _GEN_478},
      {_GEN_515 ? _GEN_560 : _GEN_476},
      {_GEN_515 ? _GEN_559 : _GEN_474},
      {_GEN_515 ? _GEN_558 : _GEN_472},
      {_GEN_515 ? _GEN_557 : _GEN_470},
      {_GEN_515 ? _GEN_556 : _GEN_468},
      {_GEN_515 ? _GEN_555 : _GEN_466},
      {_GEN_515 ? _GEN_554 : _GEN_464},
      {_GEN_515 ? _GEN_553 : _GEN_462},
      {_GEN_515 ? _GEN_552 : _GEN_460},
      {_GEN_515 ? _GEN_551 : _GEN_458},
      {_GEN_515 ? _GEN_550 : _GEN_456},
      {_GEN_515 ? _GEN_549 : _GEN_454},
      {_GEN_515 ? _GEN_548 : _GEN_452},
      {_GEN_515 ? _GEN_547 : _GEN_450},
      {_GEN_515 ? _GEN_546 : _GEN_448},
      {_GEN_515 ? _GEN_545 : _GEN_446},
      {_GEN_515 ? _GEN_544 : _GEN_444},
      {_GEN_515 ? _GEN_543 : _GEN_442},
      {_GEN_515 ? _GEN_542 : _GEN_440},
      {_GEN_515 ? _GEN_541 : _GEN_438},
      {_GEN_515 ? _GEN_540 : _GEN_436},
      {_GEN_515 ? _GEN_539 : _GEN_434},
      {_GEN_515 ? _GEN_538 : _GEN_432},
      {_GEN_515 ? _GEN_537 : _GEN_430},
      {_GEN_515 ? _GEN_536 : _GEN_428},
      {_GEN_515 ? _GEN_535 : _GEN_426},
      {_GEN_515 ? _GEN_534 : _GEN_424},
      {_GEN_515 ? _GEN_533 : _GEN_422},
      {_GEN_515 ? _GEN_532 : _GEN_420},
      {_GEN_515 ? _GEN_531 : _GEN_418},
      {_GEN_515 ? _GEN_530 : _GEN_416},
      {_GEN_515 ? _GEN_529 : _GEN_414},
      {_GEN_515 ? _GEN_528 : _GEN_412},
      {_GEN_515 ? _GEN_527 : _GEN_410},
      {_GEN_515 ? _GEN_526 : _GEN_408},
      {_GEN_515 ? _GEN_525 : _GEN_406},
      {_GEN_515 ? _GEN_524 : _GEN_404},
      {_GEN_515 ? _GEN_523 : _GEN_402},
      {_GEN_515 ? _GEN_522 : _GEN_400},
      {_GEN_515 ? _GEN_521 : _GEN_398},
      {_GEN_515 ? _GEN_520 : _GEN_396},
      {_GEN_515 ? _GEN_519 : _GEN_394},
      {_GEN_515 ? _GEN_518 : _GEN_392},
      {_GEN_515 ? _GEN_517 : _GEN_390},
      {_GEN_515 ? _GEN_516 : _GEN_388},
      {1'h1}}};
  always @(posedge clock) begin
    automatic logic outputs_ready =
      _free_list_io_can_allocate & io_renamed_decoded_fetch_packet_ready
      & io_predictions_out_ready;
    if (reset) begin
      ready_memory_1 <= 1'h0;
      ready_memory_2 <= 1'h0;
      ready_memory_3 <= 1'h0;
      ready_memory_4 <= 1'h0;
      ready_memory_5 <= 1'h0;
      ready_memory_6 <= 1'h0;
      ready_memory_7 <= 1'h0;
      ready_memory_8 <= 1'h0;
      ready_memory_9 <= 1'h0;
      ready_memory_10 <= 1'h0;
      ready_memory_11 <= 1'h0;
      ready_memory_12 <= 1'h0;
      ready_memory_13 <= 1'h0;
      ready_memory_14 <= 1'h0;
      ready_memory_15 <= 1'h0;
      ready_memory_16 <= 1'h0;
      ready_memory_17 <= 1'h0;
      ready_memory_18 <= 1'h0;
      ready_memory_19 <= 1'h0;
      ready_memory_20 <= 1'h0;
      ready_memory_21 <= 1'h0;
      ready_memory_22 <= 1'h0;
      ready_memory_23 <= 1'h0;
      ready_memory_24 <= 1'h0;
      ready_memory_25 <= 1'h0;
      ready_memory_26 <= 1'h0;
      ready_memory_27 <= 1'h0;
      ready_memory_28 <= 1'h0;
      ready_memory_29 <= 1'h0;
      ready_memory_30 <= 1'h0;
      ready_memory_31 <= 1'h0;
      ready_memory_32 <= 1'h0;
      ready_memory_33 <= 1'h0;
      ready_memory_34 <= 1'h0;
      ready_memory_35 <= 1'h0;
      ready_memory_36 <= 1'h0;
      ready_memory_37 <= 1'h0;
      ready_memory_38 <= 1'h0;
      ready_memory_39 <= 1'h0;
      ready_memory_40 <= 1'h0;
      ready_memory_41 <= 1'h0;
      ready_memory_42 <= 1'h0;
      ready_memory_43 <= 1'h0;
      ready_memory_44 <= 1'h0;
      ready_memory_45 <= 1'h0;
      ready_memory_46 <= 1'h0;
      ready_memory_47 <= 1'h0;
      ready_memory_48 <= 1'h0;
      ready_memory_49 <= 1'h0;
      ready_memory_50 <= 1'h0;
      ready_memory_51 <= 1'h0;
      ready_memory_52 <= 1'h0;
      ready_memory_53 <= 1'h0;
      ready_memory_54 <= 1'h0;
      ready_memory_55 <= 1'h0;
      ready_memory_56 <= 1'h0;
      ready_memory_57 <= 1'h0;
      ready_memory_58 <= 1'h0;
      ready_memory_59 <= 1'h0;
      ready_memory_60 <= 1'h0;
      ready_memory_61 <= 1'h0;
      ready_memory_62 <= 1'h0;
      ready_memory_63 <= 1'h0;
      ready_memory_64 <= 1'h0;
    end
    else if (_GEN_515) begin
      ready_memory_1 <= _GEN_516;
      ready_memory_2 <= _GEN_517;
      ready_memory_3 <= _GEN_518;
      ready_memory_4 <= _GEN_519;
      ready_memory_5 <= _GEN_520;
      ready_memory_6 <= _GEN_521;
      ready_memory_7 <= _GEN_522;
      ready_memory_8 <= _GEN_523;
      ready_memory_9 <= _GEN_524;
      ready_memory_10 <= _GEN_525;
      ready_memory_11 <= _GEN_526;
      ready_memory_12 <= _GEN_527;
      ready_memory_13 <= _GEN_528;
      ready_memory_14 <= _GEN_529;
      ready_memory_15 <= _GEN_530;
      ready_memory_16 <= _GEN_531;
      ready_memory_17 <= _GEN_532;
      ready_memory_18 <= _GEN_533;
      ready_memory_19 <= _GEN_534;
      ready_memory_20 <= _GEN_535;
      ready_memory_21 <= _GEN_536;
      ready_memory_22 <= _GEN_537;
      ready_memory_23 <= _GEN_538;
      ready_memory_24 <= _GEN_539;
      ready_memory_25 <= _GEN_540;
      ready_memory_26 <= _GEN_541;
      ready_memory_27 <= _GEN_542;
      ready_memory_28 <= _GEN_543;
      ready_memory_29 <= _GEN_544;
      ready_memory_30 <= _GEN_545;
      ready_memory_31 <= _GEN_546;
      ready_memory_32 <= _GEN_547;
      ready_memory_33 <= _GEN_548;
      ready_memory_34 <= _GEN_549;
      ready_memory_35 <= _GEN_550;
      ready_memory_36 <= _GEN_551;
      ready_memory_37 <= _GEN_552;
      ready_memory_38 <= _GEN_553;
      ready_memory_39 <= _GEN_554;
      ready_memory_40 <= _GEN_555;
      ready_memory_41 <= _GEN_556;
      ready_memory_42 <= _GEN_557;
      ready_memory_43 <= _GEN_558;
      ready_memory_44 <= _GEN_559;
      ready_memory_45 <= _GEN_560;
      ready_memory_46 <= _GEN_561;
      ready_memory_47 <= _GEN_562;
      ready_memory_48 <= _GEN_563;
      ready_memory_49 <= _GEN_564;
      ready_memory_50 <= _GEN_565;
      ready_memory_51 <= _GEN_566;
      ready_memory_52 <= _GEN_567;
      ready_memory_53 <= _GEN_568;
      ready_memory_54 <= _GEN_569;
      ready_memory_55 <= _GEN_570;
      ready_memory_56 <= _GEN_571;
      ready_memory_57 <= _GEN_572;
      ready_memory_58 <= _GEN_573;
      ready_memory_59 <= _GEN_574;
      ready_memory_60 <= _GEN_575;
      ready_memory_61 <= _GEN_576;
      ready_memory_62 <= _GEN_577;
      ready_memory_63 <= _GEN_578;
      ready_memory_64 <= _GEN_579;
    end
    else begin
      ready_memory_1 <= _GEN_388;
      ready_memory_2 <= _GEN_390;
      ready_memory_3 <= _GEN_392;
      ready_memory_4 <= _GEN_394;
      ready_memory_5 <= _GEN_396;
      ready_memory_6 <= _GEN_398;
      ready_memory_7 <= _GEN_400;
      ready_memory_8 <= _GEN_402;
      ready_memory_9 <= _GEN_404;
      ready_memory_10 <= _GEN_406;
      ready_memory_11 <= _GEN_408;
      ready_memory_12 <= _GEN_410;
      ready_memory_13 <= _GEN_412;
      ready_memory_14 <= _GEN_414;
      ready_memory_15 <= _GEN_416;
      ready_memory_16 <= _GEN_418;
      ready_memory_17 <= _GEN_420;
      ready_memory_18 <= _GEN_422;
      ready_memory_19 <= _GEN_424;
      ready_memory_20 <= _GEN_426;
      ready_memory_21 <= _GEN_428;
      ready_memory_22 <= _GEN_430;
      ready_memory_23 <= _GEN_432;
      ready_memory_24 <= _GEN_434;
      ready_memory_25 <= _GEN_436;
      ready_memory_26 <= _GEN_438;
      ready_memory_27 <= _GEN_440;
      ready_memory_28 <= _GEN_442;
      ready_memory_29 <= _GEN_444;
      ready_memory_30 <= _GEN_446;
      ready_memory_31 <= _GEN_448;
      ready_memory_32 <= _GEN_450;
      ready_memory_33 <= _GEN_452;
      ready_memory_34 <= _GEN_454;
      ready_memory_35 <= _GEN_456;
      ready_memory_36 <= _GEN_458;
      ready_memory_37 <= _GEN_460;
      ready_memory_38 <= _GEN_462;
      ready_memory_39 <= _GEN_464;
      ready_memory_40 <= _GEN_466;
      ready_memory_41 <= _GEN_468;
      ready_memory_42 <= _GEN_470;
      ready_memory_43 <= _GEN_472;
      ready_memory_44 <= _GEN_474;
      ready_memory_45 <= _GEN_476;
      ready_memory_46 <= _GEN_478;
      ready_memory_47 <= _GEN_480;
      ready_memory_48 <= _GEN_482;
      ready_memory_49 <= _GEN_484;
      ready_memory_50 <= _GEN_486;
      ready_memory_51 <= _GEN_488;
      ready_memory_52 <= _GEN_490;
      ready_memory_53 <= _GEN_492;
      ready_memory_54 <= _GEN_494;
      ready_memory_55 <= _GEN_496;
      ready_memory_56 <= _GEN_498;
      ready_memory_57 <= _GEN_500;
      ready_memory_58 <= _GEN_502;
      ready_memory_59 <= _GEN_504;
      ready_memory_60 <= _GEN_506;
      ready_memory_61 <= _GEN_508;
      ready_memory_62 <= _GEN_510;
      ready_memory_63 <= _GEN_512;
      ready_memory_64 <= _GEN_514;
    end
    io_decoded_fetch_packet_ready_REG <= outputs_ready;
    io_predictions_in_ready_REG <= outputs_ready;
  end // always @(posedge)
  free_list free_list (
    .clock                                  (clock),
    .reset                                  (reset),
    .io_rename_valid_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_0_RD) & fire),
    .io_rename_valid_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_1_RD) & fire),
    .io_rename_valid_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_2_RD) & fire),
    .io_rename_valid_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
       & (|io_decoded_fetch_packet_bits_decoded_instruction_3_RD) & fire),
    .io_renamed_values_0                    (_free_list_io_renamed_values_0),
    .io_renamed_values_1                    (_free_list_io_renamed_values_1),
    .io_renamed_values_2                    (_free_list_io_renamed_values_2),
    .io_renamed_values_3                    (_free_list_io_renamed_values_3),
    .io_renamed_valid_0                     (/* unused */),
    .io_renamed_valid_1                     (/* unused */),
    .io_renamed_valid_2                     (/* unused */),
    .io_renamed_valid_3                     (/* unused */),
    .io_commit_valid                        (io_commit_valid),
    .io_commit_bits_fetch_PC                (io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                    (io_commit_bits_T_NT),
    .io_commit_bits_ROB_index               (io_commit_bits_ROB_index),
    .io_commit_bits_br_type                 (io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index      (io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction        (io_commit_bits_is_misprediction),
    .io_commit_bits_exception               (io_commit_bits_exception),
    .io_commit_bits_expected_PC             (io_commit_bits_expected_PC),
    .io_commit_bits_GHR                     (io_commit_bits_GHR),
    .io_commit_bits_TOS                     (io_commit_bits_TOS),
    .io_commit_bits_NEXT                    (io_commit_bits_NEXT),
    .io_commit_bits_free_list_front_pointer (io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RDold_0                 (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1                 (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2                 (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3                 (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0                    (io_commit_bits_RD_0),
    .io_commit_bits_RD_1                    (io_commit_bits_RD_1),
    .io_commit_bits_RD_2                    (io_commit_bits_RD_2),
    .io_commit_bits_RD_3                    (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0              (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1              (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2              (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3              (io_commit_bits_RD_valid_3),
    .io_free_list_front_pointer             (_free_list_io_free_list_front_pointer),
    .io_can_reallocate                      (/* unused */),
    .io_can_allocate                        (_free_list_io_can_allocate)
  );
  WAW_handler WAW_handler (
    .io_decoder_RD_valid_bits_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid & fire),
    .io_decoder_RD_valid_bits_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid & fire),
    .io_decoder_RD_valid_bits_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid & fire),
    .io_decoder_RD_valid_bits_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid & fire),
    .io_decoder_RD_values_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD[4:0]),
    .io_decoder_RD_values_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD[4:0]),
    .io_decoder_RD_values_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD[4:0]),
    .io_decoder_RD_values_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD[4:0]),
    .io_free_list_RD_values_0   (_free_list_io_renamed_values_0),
    .io_free_list_RD_values_1   (_free_list_io_renamed_values_1),
    .io_free_list_RD_values_2   (_free_list_io_renamed_values_2),
    .io_free_list_RD_values_3   (_free_list_io_renamed_values_3),
    .io_RAT_wr_en_0             (_WAW_handler_io_RAT_wr_en_0),
    .io_RAT_wr_en_1             (_WAW_handler_io_RAT_wr_en_1),
    .io_RAT_wr_en_2             (_WAW_handler_io_RAT_wr_en_2),
    .io_RAT_wr_en_3             (_WAW_handler_io_RAT_wr_en_3),
    .io_RAT_RD_values_0         (_WAW_handler_io_RAT_RD_values_0),
    .io_RAT_RD_values_1         (_WAW_handler_io_RAT_RD_values_1),
    .io_RAT_RD_values_2         (_WAW_handler_io_RAT_RD_values_2),
    .io_RAT_RD_values_3         (_WAW_handler_io_RAT_RD_values_3),
    .io_FL_RD_values_0          (_WAW_handler_io_FL_RD_values_0),
    .io_FL_RD_values_1          (_WAW_handler_io_FL_RD_values_1),
    .io_FL_RD_values_2          (_WAW_handler_io_FL_RD_values_2),
    .io_FL_RD_values_3          (_WAW_handler_io_FL_RD_values_3)
  );
  RAT RAT (
    .clock                           (clock),
    .reset                           (reset),
    .io_instruction_RS1_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1[4:0]),
    .io_instruction_RS1_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1[4:0]),
    .io_instruction_RS1_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1[4:0]),
    .io_instruction_RS1_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1[4:0]),
    .io_instruction_RS2_0
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2[4:0]),
    .io_instruction_RS2_1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2[4:0]),
    .io_instruction_RS2_2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2[4:0]),
    .io_instruction_RS2_3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2[4:0]),
    .io_instruction_RD_0             (_WAW_handler_io_RAT_RD_values_0),
    .io_instruction_RD_1             (_WAW_handler_io_RAT_RD_values_1),
    .io_instruction_RD_2             (_WAW_handler_io_RAT_RD_values_2),
    .io_instruction_RD_3             (_WAW_handler_io_RAT_RD_values_3),
    .io_free_list_wr_en_0            (_WAW_handler_io_RAT_wr_en_0),
    .io_free_list_wr_en_1            (_WAW_handler_io_RAT_wr_en_1),
    .io_free_list_wr_en_2            (_WAW_handler_io_RAT_wr_en_2),
    .io_free_list_wr_en_3            (_WAW_handler_io_RAT_wr_en_3),
    .io_free_list_RD_0               (_WAW_handler_io_FL_RD_values_0),
    .io_free_list_RD_1               (_WAW_handler_io_FL_RD_values_1),
    .io_free_list_RD_2               (_WAW_handler_io_FL_RD_values_2),
    .io_free_list_RD_3               (_WAW_handler_io_FL_RD_values_3),
    .io_commit_valid                 (io_commit_valid),
    .io_commit_bits_is_misprediction (io_commit_bits_is_misprediction),
    .io_commit_bits_exception        (io_commit_bits_exception),
    .io_commit_bits_RDold_0          (io_commit_bits_RDold_0),
    .io_commit_bits_RDold_1          (io_commit_bits_RDold_1),
    .io_commit_bits_RDold_2          (io_commit_bits_RDold_2),
    .io_commit_bits_RDold_3          (io_commit_bits_RDold_3),
    .io_commit_bits_RD_0             (io_commit_bits_RD_0),
    .io_commit_bits_RD_1             (io_commit_bits_RD_1),
    .io_commit_bits_RD_2             (io_commit_bits_RD_2),
    .io_commit_bits_RD_3             (io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0       (io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1       (io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2       (io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3       (io_commit_bits_RD_valid_3),
    .io_RAT_RS1_0                    (_RAT_io_RAT_RS1_0),
    .io_RAT_RS1_1                    (_RAT_io_RAT_RS1_1),
    .io_RAT_RS1_2                    (_RAT_io_RAT_RS1_2),
    .io_RAT_RS1_3                    (_RAT_io_RAT_RS1_3),
    .io_RAT_RS2_0                    (_RAT_io_RAT_RS2_0),
    .io_RAT_RS2_1                    (_RAT_io_RAT_RS2_1),
    .io_RAT_RS2_2                    (_RAT_io_RAT_RS2_2),
    .io_RAT_RS2_3                    (_RAT_io_RAT_RS2_3)
  );
  Queue2_FTQ_entry predictions_out_Q (
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid
      (_predictions_out_Q_io_enq_valid_T & _predictions_out_Q_io_enq_valid_T_1
       & ~io_flush),
    .io_enq_bits_valid            (io_predictions_in_bits_valid),
    .io_enq_bits_fetch_PC         (io_predictions_in_bits_fetch_PC),
    .io_enq_bits_is_misprediction (io_predictions_in_bits_is_misprediction),
    .io_enq_bits_predicted_PC     (io_predictions_in_bits_predicted_PC),
    .io_enq_bits_ROB_index        (io_predictions_in_bits_ROB_index),
    .io_enq_bits_T_NT             (io_predictions_in_bits_T_NT),
    .io_enq_bits_br_type          (io_predictions_in_bits_br_type),
    .io_enq_bits_dominant_index   (io_predictions_in_bits_dominant_index),
    .io_enq_bits_resolved_PC      (io_predictions_in_bits_resolved_PC),
    .io_deq_ready                 (io_predictions_out_ready),
    .io_deq_valid                 (io_predictions_out_valid),
    .io_deq_bits_valid            (io_predictions_out_bits_valid),
    .io_deq_bits_fetch_PC         (io_predictions_out_bits_fetch_PC),
    .io_deq_bits_is_misprediction (io_predictions_out_bits_is_misprediction),
    .io_deq_bits_predicted_PC     (io_predictions_out_bits_predicted_PC),
    .io_deq_bits_ROB_index        (io_predictions_out_bits_ROB_index),
    .io_deq_bits_T_NT             (io_predictions_out_bits_T_NT),
    .io_deq_bits_br_type          (io_predictions_out_bits_br_type),
    .io_deq_bits_dominant_index   (io_predictions_out_bits_dominant_index),
    .io_deq_bits_resolved_PC      (io_predictions_out_bits_resolved_PC),
    .io_flush                     (io_flush)
  );
  Queue2_decoded_fetch_packet_1 renamed_decoded_fetch_packet_Q (
    .clock                                                  (clock),
    .reset                                                  (reset),
    .io_enq_valid
      (_predictions_out_Q_io_enq_valid_T_1
       & (_predictions_out_Q_io_enq_valid_T | ~io_predictions_in_valid) & ~io_flush),
    .io_enq_bits_fetch_PC
      (io_decoded_fetch_packet_bits_fetch_PC),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_0_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_enq_bits_decoded_instruction_0_RD
      (_free_list_io_renamed_values_0),
    .io_enq_bits_decoded_instruction_0_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_enq_bits_decoded_instruction_0_RS1                  (_RAT_io_RAT_RS1_0),
    .io_enq_bits_decoded_instruction_0_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_enq_bits_decoded_instruction_0_RS2                  (_RAT_io_RAT_RS2_0),
    .io_enq_bits_decoded_instruction_0_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_enq_bits_decoded_instruction_0_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_enq_bits_decoded_instruction_0_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_enq_bits_decoded_instruction_0_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_enq_bits_decoded_instruction_0_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_enq_bits_decoded_instruction_0_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_enq_bits_decoded_instruction_0_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_enq_bits_decoded_instruction_0_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_enq_bits_decoded_instruction_0_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_enq_bits_decoded_instruction_0_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_enq_bits_decoded_instruction_0_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_enq_bits_decoded_instruction_0_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_enq_bits_decoded_instruction_0_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_enq_bits_decoded_instruction_0_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_enq_bits_decoded_instruction_0_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_enq_bits_decoded_instruction_0_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_enq_bits_decoded_instruction_0_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_enq_bits_decoded_instruction_0_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_1_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_enq_bits_decoded_instruction_1_RD
      (_free_list_io_renamed_values_1),
    .io_enq_bits_decoded_instruction_1_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_enq_bits_decoded_instruction_1_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
         ? _free_list_io_renamed_values_0
         : _RAT_io_RAT_RS1_1),
    .io_enq_bits_decoded_instruction_1_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_enq_bits_decoded_instruction_1_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
         ? _free_list_io_renamed_values_0
         : _RAT_io_RAT_RS2_1),
    .io_enq_bits_decoded_instruction_1_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_enq_bits_decoded_instruction_1_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_enq_bits_decoded_instruction_1_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_enq_bits_decoded_instruction_1_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_enq_bits_decoded_instruction_1_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_enq_bits_decoded_instruction_1_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_enq_bits_decoded_instruction_1_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_enq_bits_decoded_instruction_1_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_enq_bits_decoded_instruction_1_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_enq_bits_decoded_instruction_1_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_enq_bits_decoded_instruction_1_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_enq_bits_decoded_instruction_1_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_enq_bits_decoded_instruction_1_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_enq_bits_decoded_instruction_1_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_enq_bits_decoded_instruction_1_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_enq_bits_decoded_instruction_1_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_enq_bits_decoded_instruction_1_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_enq_bits_decoded_instruction_1_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_2_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_enq_bits_decoded_instruction_2_RD
      (_free_list_io_renamed_values_2),
    .io_enq_bits_decoded_instruction_2_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_enq_bits_decoded_instruction_2_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
         ? _free_list_io_renamed_values_1
         : io_decoded_fetch_packet_bits_decoded_instruction_2_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
             ? _free_list_io_renamed_values_0
             : _RAT_io_RAT_RS1_2),
    .io_enq_bits_decoded_instruction_2_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_enq_bits_decoded_instruction_2_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
         ? _free_list_io_renamed_values_1
         : io_decoded_fetch_packet_bits_decoded_instruction_2_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
             ? _free_list_io_renamed_values_0
             : _RAT_io_RAT_RS2_2),
    .io_enq_bits_decoded_instruction_2_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_enq_bits_decoded_instruction_2_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_enq_bits_decoded_instruction_2_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_enq_bits_decoded_instruction_2_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_enq_bits_decoded_instruction_2_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_enq_bits_decoded_instruction_2_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_enq_bits_decoded_instruction_2_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_enq_bits_decoded_instruction_2_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_enq_bits_decoded_instruction_2_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_enq_bits_decoded_instruction_2_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_enq_bits_decoded_instruction_2_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_enq_bits_decoded_instruction_2_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_enq_bits_decoded_instruction_2_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_enq_bits_decoded_instruction_2_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_enq_bits_decoded_instruction_2_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_enq_bits_decoded_instruction_2_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_enq_bits_decoded_instruction_2_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_enq_bits_decoded_instruction_2_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_enq_bits_decoded_instruction_3_RDold
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_enq_bits_decoded_instruction_3_RD
      (_free_list_io_renamed_values_3),
    .io_enq_bits_decoded_instruction_3_RD_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_enq_bits_decoded_instruction_3_RS1
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_2_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
         ? _free_list_io_renamed_values_2
         : io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
             ? _free_list_io_renamed_values_1
             : io_decoded_fetch_packet_bits_decoded_instruction_3_RS1 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
               & io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
               & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
                 ? _free_list_io_renamed_values_0
                 : _RAT_io_RAT_RS1_3),
    .io_enq_bits_decoded_instruction_3_RS1_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_enq_bits_decoded_instruction_3_RS2
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_2_RD
       & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
       & io_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
         ? _free_list_io_renamed_values_2
         : io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_1_RD
           & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
           & io_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
             ? _free_list_io_renamed_values_1
             : io_decoded_fetch_packet_bits_decoded_instruction_3_RS2 == io_decoded_fetch_packet_bits_decoded_instruction_0_RD
               & io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
               & io_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
                 ? _free_list_io_renamed_values_0
                 : _RAT_io_RAT_RS2_3),
    .io_enq_bits_decoded_instruction_3_RS2_valid
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_enq_bits_decoded_instruction_3_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_enq_bits_decoded_instruction_3_FUNCT3
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_enq_bits_decoded_instruction_3_packet_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_enq_bits_decoded_instruction_3_ROB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_enq_bits_decoded_instruction_3_MOB_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_enq_bits_decoded_instruction_3_FTQ_index
      (io_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_enq_bits_decoded_instruction_3_instructionType
      (io_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_enq_bits_decoded_instruction_3_portID
      (io_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_enq_bits_decoded_instruction_3_RS_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_enq_bits_decoded_instruction_3_needs_ALU
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_enq_bits_decoded_instruction_3_needs_branch_unit
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_enq_bits_decoded_instruction_3_needs_CSRs
      (io_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_enq_bits_decoded_instruction_3_SUBTRACT
      (io_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_enq_bits_decoded_instruction_3_MULTIPLY
      (io_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_enq_bits_decoded_instruction_3_IS_IMM
      (io_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_enq_bits_decoded_instruction_3_memory_type
      (io_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_enq_bits_decoded_instruction_3_access_width
      (io_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_enq_bits_valid_bits_0
      (io_decoded_fetch_packet_bits_valid_bits_0),
    .io_enq_bits_valid_bits_1
      (io_decoded_fetch_packet_bits_valid_bits_1),
    .io_enq_bits_valid_bits_2
      (io_decoded_fetch_packet_bits_valid_bits_2),
    .io_enq_bits_valid_bits_3
      (io_decoded_fetch_packet_bits_valid_bits_3),
    .io_enq_bits_GHR
      (io_decoded_fetch_packet_bits_GHR),
    .io_enq_bits_TOS
      (io_decoded_fetch_packet_bits_TOS),
    .io_enq_bits_NEXT
      (io_decoded_fetch_packet_bits_NEXT),
    .io_enq_bits_free_list_front_pointer
      ({1'h0, _free_list_io_free_list_front_pointer}),
    .io_deq_ready
      (io_renamed_decoded_fetch_packet_ready),
    .io_deq_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_valid),
    .io_deq_bits_fetch_PC
      (io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_deq_bits_decoded_instruction_0_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RDold),
    .io_deq_bits_decoded_instruction_0_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD),
    .io_deq_bits_decoded_instruction_0_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid),
    .io_deq_bits_decoded_instruction_0_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1),
    .io_deq_bits_decoded_instruction_0_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_deq_bits_decoded_instruction_0_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2),
    .io_deq_bits_decoded_instruction_0_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_deq_bits_decoded_instruction_0_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_deq_bits_decoded_instruction_0_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_deq_bits_decoded_instruction_0_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_deq_bits_decoded_instruction_0_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_deq_bits_decoded_instruction_0_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_deq_bits_decoded_instruction_0_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_deq_bits_decoded_instruction_0_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_deq_bits_decoded_instruction_0_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_deq_bits_decoded_instruction_0_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_deq_bits_decoded_instruction_0_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_deq_bits_decoded_instruction_0_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_deq_bits_decoded_instruction_0_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_deq_bits_decoded_instruction_0_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_deq_bits_decoded_instruction_0_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_deq_bits_decoded_instruction_0_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_deq_bits_decoded_instruction_0_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_deq_bits_decoded_instruction_0_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_deq_bits_decoded_instruction_1_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RDold),
    .io_deq_bits_decoded_instruction_1_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD),
    .io_deq_bits_decoded_instruction_1_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid),
    .io_deq_bits_decoded_instruction_1_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1),
    .io_deq_bits_decoded_instruction_1_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_deq_bits_decoded_instruction_1_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2),
    .io_deq_bits_decoded_instruction_1_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_deq_bits_decoded_instruction_1_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_deq_bits_decoded_instruction_1_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_deq_bits_decoded_instruction_1_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_deq_bits_decoded_instruction_1_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_deq_bits_decoded_instruction_1_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_deq_bits_decoded_instruction_1_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_deq_bits_decoded_instruction_1_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_deq_bits_decoded_instruction_1_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_deq_bits_decoded_instruction_1_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_deq_bits_decoded_instruction_1_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_deq_bits_decoded_instruction_1_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_deq_bits_decoded_instruction_1_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_deq_bits_decoded_instruction_1_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_deq_bits_decoded_instruction_1_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_deq_bits_decoded_instruction_1_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_deq_bits_decoded_instruction_1_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_deq_bits_decoded_instruction_1_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_deq_bits_decoded_instruction_2_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RDold),
    .io_deq_bits_decoded_instruction_2_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD),
    .io_deq_bits_decoded_instruction_2_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid),
    .io_deq_bits_decoded_instruction_2_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1),
    .io_deq_bits_decoded_instruction_2_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_deq_bits_decoded_instruction_2_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2),
    .io_deq_bits_decoded_instruction_2_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_deq_bits_decoded_instruction_2_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_deq_bits_decoded_instruction_2_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_deq_bits_decoded_instruction_2_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_deq_bits_decoded_instruction_2_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_deq_bits_decoded_instruction_2_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_deq_bits_decoded_instruction_2_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_deq_bits_decoded_instruction_2_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_deq_bits_decoded_instruction_2_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_deq_bits_decoded_instruction_2_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_deq_bits_decoded_instruction_2_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_deq_bits_decoded_instruction_2_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_deq_bits_decoded_instruction_2_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_deq_bits_decoded_instruction_2_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_deq_bits_decoded_instruction_2_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_deq_bits_decoded_instruction_2_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_deq_bits_decoded_instruction_2_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_deq_bits_decoded_instruction_2_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_deq_bits_decoded_instruction_3_RDold
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RDold),
    .io_deq_bits_decoded_instruction_3_RD
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD),
    .io_deq_bits_decoded_instruction_3_RD_valid
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid),
    .io_deq_bits_decoded_instruction_3_RS1
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1),
    .io_deq_bits_decoded_instruction_3_RS1_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_deq_bits_decoded_instruction_3_RS2
      (_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2),
    .io_deq_bits_decoded_instruction_3_RS2_valid
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_deq_bits_decoded_instruction_3_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_deq_bits_decoded_instruction_3_FUNCT3
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_deq_bits_decoded_instruction_3_packet_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_deq_bits_decoded_instruction_3_ROB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_deq_bits_decoded_instruction_3_MOB_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_deq_bits_decoded_instruction_3_FTQ_index
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_deq_bits_decoded_instruction_3_instructionType
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_deq_bits_decoded_instruction_3_portID
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_deq_bits_decoded_instruction_3_RS_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_deq_bits_decoded_instruction_3_needs_ALU
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_deq_bits_decoded_instruction_3_needs_branch_unit
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_deq_bits_decoded_instruction_3_needs_CSRs
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_deq_bits_decoded_instruction_3_SUBTRACT
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_deq_bits_decoded_instruction_3_MULTIPLY
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_deq_bits_decoded_instruction_3_IS_IMM
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_deq_bits_decoded_instruction_3_memory_type
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_deq_bits_decoded_instruction_3_access_width
      (io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_deq_bits_valid_bits_0
      (io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_deq_bits_valid_bits_1
      (io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_deq_bits_valid_bits_2
      (io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_deq_bits_valid_bits_3
      (io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_deq_bits_GHR
      (io_renamed_decoded_fetch_packet_bits_GHR),
    .io_deq_bits_TOS
      (io_renamed_decoded_fetch_packet_bits_TOS),
    .io_deq_bits_NEXT
      (io_renamed_decoded_fetch_packet_bits_NEXT),
    .io_deq_bits_free_list_front_pointer
      (io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_flush                                               (io_flush)
  );
  assign io_predictions_in_ready = io_predictions_in_ready_REG;
  assign io_decoded_fetch_packet_ready = io_decoded_fetch_packet_ready_REG;
  assign io_renamed_decoded_fetch_packet_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_0_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_1_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_2_RS2;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready =
    _GEN_580[_renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2];
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RD_valid;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS1;
  assign io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2 =
    _renamed_decoded_fetch_packet_Q_io_deq_bits_decoded_instruction_3_RS2;
endmodule

