
styrmodulen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000a88  00000b1c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a88  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000046  0080010e  0080010e  00000b2a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000b2a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b5c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000128  00000000  00000000  00000b9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b61  00000000  00000000  00000cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002e5  00000000  00000000  00001825  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013dd  00000000  00000000  00001b0a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000304  00000000  00000000  00002ee8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0001069c  00000000  00000000  000031ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000070c  00000000  00000000  00013888  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000150  00000000  00000000  00013f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003f0e  00000000  00000000  000140e4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	55 c0       	rjmp	.+170    	; 0xac <__ctors_end>
   2:	00 00       	nop
   4:	e0 c3       	rjmp	.+1984   	; 0x7c6 <__vector_1>
   6:	00 00       	nop
   8:	9e c2       	rjmp	.+1340   	; 0x546 <__vector_2>
   a:	00 00       	nop
   c:	c4 c2       	rjmp	.+1416   	; 0x596 <__vector_3>
   e:	00 00       	nop
  10:	6a c0       	rjmp	.+212    	; 0xe6 <__bad_interrupt>
  12:	00 00       	nop
  14:	68 c0       	rjmp	.+208    	; 0xe6 <__bad_interrupt>
  16:	00 00       	nop
  18:	66 c0       	rjmp	.+204    	; 0xe6 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	64 c0       	rjmp	.+200    	; 0xe6 <__bad_interrupt>
  1e:	00 00       	nop
  20:	62 c0       	rjmp	.+196    	; 0xe6 <__bad_interrupt>
  22:	00 00       	nop
  24:	60 c0       	rjmp	.+192    	; 0xe6 <__bad_interrupt>
  26:	00 00       	nop
  28:	5e c0       	rjmp	.+188    	; 0xe6 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	5c c0       	rjmp	.+184    	; 0xe6 <__bad_interrupt>
  2e:	00 00       	nop
  30:	5a c0       	rjmp	.+180    	; 0xe6 <__bad_interrupt>
  32:	00 00       	nop
  34:	4e c2       	rjmp	.+1180   	; 0x4d2 <__vector_13>
  36:	00 00       	nop
  38:	56 c0       	rjmp	.+172    	; 0xe6 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	54 c0       	rjmp	.+168    	; 0xe6 <__bad_interrupt>
  3e:	00 00       	nop
  40:	52 c0       	rjmp	.+164    	; 0xe6 <__bad_interrupt>
  42:	00 00       	nop
  44:	50 c0       	rjmp	.+160    	; 0xe6 <__bad_interrupt>
  46:	00 00       	nop
  48:	4e c0       	rjmp	.+156    	; 0xe6 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	4c c0       	rjmp	.+152    	; 0xe6 <__bad_interrupt>
  4e:	00 00       	nop
  50:	4a c0       	rjmp	.+148    	; 0xe6 <__bad_interrupt>
  52:	00 00       	nop
  54:	48 c0       	rjmp	.+144    	; 0xe6 <__bad_interrupt>
  56:	00 00       	nop
  58:	46 c0       	rjmp	.+140    	; 0xe6 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	44 c0       	rjmp	.+136    	; 0xe6 <__bad_interrupt>
  5e:	00 00       	nop
  60:	42 c0       	rjmp	.+132    	; 0xe6 <__bad_interrupt>
  62:	00 00       	nop
  64:	40 c0       	rjmp	.+128    	; 0xe6 <__bad_interrupt>
  66:	00 00       	nop
  68:	3e c0       	rjmp	.+124    	; 0xe6 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	3c c0       	rjmp	.+120    	; 0xe6 <__bad_interrupt>
  6e:	00 00       	nop
  70:	3a c0       	rjmp	.+116    	; 0xe6 <__bad_interrupt>
  72:	00 00       	nop
  74:	38 c0       	rjmp	.+112    	; 0xe6 <__bad_interrupt>
  76:	00 00       	nop
  78:	36 c0       	rjmp	.+108    	; 0xe6 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	34 c0       	rjmp	.+104    	; 0xe6 <__bad_interrupt>
  7e:	00 00       	nop
  80:	32 c0       	rjmp	.+100    	; 0xe6 <__bad_interrupt>
  82:	00 00       	nop
  84:	30 c0       	rjmp	.+96     	; 0xe6 <__bad_interrupt>
  86:	00 00       	nop
  88:	2e c0       	rjmp	.+92     	; 0xe6 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	31 04       	cpc	r3, r1
  8e:	36 04       	cpc	r3, r6
  90:	48 04       	cpc	r4, r8
  92:	56 04       	cpc	r5, r6
  94:	5a 04       	cpc	r5, r10
  96:	5e 04       	cpc	r5, r14
  98:	cf 04       	cpc	r12, r15
  9a:	62 04       	cpc	r6, r2
  9c:	66 04       	cpc	r6, r6
  9e:	6b 04       	cpc	r6, r11
  a0:	72 04       	cpc	r7, r2
  a2:	79 04       	cpc	r7, r9
  a4:	80 04       	cpc	r8, r0
  a6:	87 04       	cpc	r8, r7
  a8:	8e 04       	cpc	r8, r14
  aa:	95 04       	cpc	r9, r5

000000ac <__ctors_end>:
  ac:	11 24       	eor	r1, r1
  ae:	1f be       	out	0x3f, r1	; 63
  b0:	cf ef       	ldi	r28, 0xFF	; 255
  b2:	d0 e4       	ldi	r29, 0x40	; 64
  b4:	de bf       	out	0x3e, r29	; 62
  b6:	cd bf       	out	0x3d, r28	; 61

000000b8 <__do_copy_data>:
  b8:	11 e0       	ldi	r17, 0x01	; 1
  ba:	a0 e0       	ldi	r26, 0x00	; 0
  bc:	b1 e0       	ldi	r27, 0x01	; 1
  be:	e8 e8       	ldi	r30, 0x88	; 136
  c0:	fa e0       	ldi	r31, 0x0A	; 10
  c2:	00 e0       	ldi	r16, 0x00	; 0
  c4:	0b bf       	out	0x3b, r16	; 59
  c6:	02 c0       	rjmp	.+4      	; 0xcc <__do_copy_data+0x14>
  c8:	07 90       	elpm	r0, Z+
  ca:	0d 92       	st	X+, r0
  cc:	ae 30       	cpi	r26, 0x0E	; 14
  ce:	b1 07       	cpc	r27, r17
  d0:	d9 f7       	brne	.-10     	; 0xc8 <__do_copy_data+0x10>

000000d2 <__do_clear_bss>:
  d2:	21 e0       	ldi	r18, 0x01	; 1
  d4:	ae e0       	ldi	r26, 0x0E	; 14
  d6:	b1 e0       	ldi	r27, 0x01	; 1
  d8:	01 c0       	rjmp	.+2      	; 0xdc <.do_clear_bss_start>

000000da <.do_clear_bss_loop>:
  da:	1d 92       	st	X+, r1

000000dc <.do_clear_bss_start>:
  dc:	a4 35       	cpi	r26, 0x54	; 84
  de:	b2 07       	cpc	r27, r18
  e0:	e1 f7       	brne	.-8      	; 0xda <.do_clear_bss_loop>
  e2:	5f d4       	rcall	.+2238   	; 0x9a2 <main>
  e4:	cf c4       	rjmp	.+2462   	; 0xa84 <_exit>

000000e6 <__bad_interrupt>:
  e6:	8c cf       	rjmp	.-232    	; 0x0 <__vectors>

000000e8 <board_init>:
  e8:	08 95       	ret

000000ea <linje_get_error>:

void twoway_turn_lab(void){// roboten kommer fram till ett vägskäl där den antingen kan svänga åt höger/vänster eller köra raktfram
	if(!ongoing_turn ){    //---kör fram i korsningen för att prepa sväng
		sensor_front_tmp=sensor_front;
		drive_forward();
		turn_done=false;
  ea:	a0 91 45 01 	lds	r26, 0x0145
  ee:	b0 91 46 01 	lds	r27, 0x0146
  f2:	95 e0       	ldi	r25, 0x05	; 5
  f4:	40 e0       	ldi	r20, 0x00	; 0
  f6:	50 e0       	ldi	r21, 0x00	; 0
  f8:	60 e0       	ldi	r22, 0x00	; 0
  fa:	70 e0       	ldi	r23, 0x00	; 0
  fc:	80 e0       	ldi	r24, 0x00	; 0
  fe:	9d 01       	movw	r18, r26
 100:	04 2e       	mov	r0, r20
 102:	02 c0       	rjmp	.+4      	; 0x108 <linje_get_error+0x1e>
 104:	35 95       	asr	r19
 106:	27 95       	ror	r18
 108:	0a 94       	dec	r0
 10a:	e2 f7       	brpl	.-8      	; 0x104 <linje_get_error+0x1a>
 10c:	e2 2f       	mov	r30, r18
 10e:	e3 70       	andi	r30, 0x03	; 3
 110:	e9 9f       	mul	r30, r25
 112:	80 0d       	add	r24, r0
 114:	11 24       	eor	r1, r1
 116:	23 70       	andi	r18, 0x03	; 3
 118:	33 27       	eor	r19, r19
 11a:	62 0f       	add	r22, r18
 11c:	73 1f       	adc	r23, r19
 11e:	4e 5f       	subi	r20, 0xFE	; 254
 120:	5f 4f       	sbci	r21, 0xFF	; 255
 122:	91 50       	subi	r25, 0x01	; 1
 124:	46 31       	cpi	r20, 0x16	; 22
 126:	51 05       	cpc	r21, r1
 128:	51 f7       	brne	.-44     	; 0xfe <linje_get_error+0x14>
 12a:	08 2e       	mov	r0, r24
 12c:	00 0c       	add	r0, r0
 12e:	99 0b       	sbc	r25, r25
 130:	79 d4       	rcall	.+2290   	; 0xa24 <__divmodhi4>
 132:	86 2f       	mov	r24, r22
 134:	08 95       	ret

00000136 <manual_drive>:
 136:	80 91 25 01 	lds	r24, 0x0125
 13a:	90 91 26 01 	lds	r25, 0x0126
 13e:	00 97       	sbiw	r24, 0x00	; 0
 140:	29 f4       	brne	.+10     	; 0x14c <manual_drive+0x16>
 142:	2d 98       	cbi	0x05, 5	; 5
 144:	2e 98       	cbi	0x05, 6	; 5
 146:	17 bc       	out	0x27, r1	; 39
 148:	18 bc       	out	0x28, r1	; 40
 14a:	08 95       	ret
 14c:	81 30       	cpi	r24, 0x01	; 1
 14e:	91 05       	cpc	r25, r1
 150:	49 f4       	brne	.+18     	; 0x164 <manual_drive+0x2e>
 152:	2d 98       	cbi	0x05, 5	; 5
 154:	2e 98       	cbi	0x05, 6	; 5
 156:	80 91 2d 01 	lds	r24, 0x012D
 15a:	87 bd       	out	0x27, r24	; 39
 15c:	80 91 2b 01 	lds	r24, 0x012B
 160:	88 bd       	out	0x28, r24	; 40
 162:	08 95       	ret
 164:	82 30       	cpi	r24, 0x02	; 2
 166:	91 05       	cpc	r25, r1
 168:	59 f4       	brne	.+22     	; 0x180 <manual_drive+0x4a>
 16a:	85 b1       	in	r24, 0x05	; 5
 16c:	80 66       	ori	r24, 0x60	; 96
 16e:	85 b9       	out	0x05, r24	; 5
 170:	80 91 2d 01 	lds	r24, 0x012D
 174:	8d 50       	subi	r24, 0x0D	; 13
 176:	87 bd       	out	0x27, r24	; 39
 178:	80 91 2b 01 	lds	r24, 0x012B
 17c:	88 bd       	out	0x28, r24	; 40
 17e:	08 95       	ret
 180:	83 30       	cpi	r24, 0x03	; 3
 182:	91 05       	cpc	r25, r1
 184:	81 f4       	brne	.+32     	; 0x1a6 <manual_drive+0x70>
 186:	2d 98       	cbi	0x05, 5	; 5
 188:	2e 98       	cbi	0x05, 6	; 5
 18a:	80 91 2d 01 	lds	r24, 0x012D
 18e:	87 bd       	out	0x27, r24	; 39
 190:	20 91 2b 01 	lds	r18, 0x012B
 194:	90 91 2c 01 	lds	r25, 0x012C
 198:	82 2f       	mov	r24, r18
 19a:	63 e0       	ldi	r22, 0x03	; 3
 19c:	70 e0       	ldi	r23, 0x00	; 0
 19e:	42 d4       	rcall	.+2180   	; 0xa24 <__divmodhi4>
 1a0:	26 1b       	sub	r18, r22
 1a2:	28 bd       	out	0x28, r18	; 40
 1a4:	08 95       	ret
 1a6:	84 30       	cpi	r24, 0x04	; 4
 1a8:	91 05       	cpc	r25, r1
 1aa:	81 f4       	brne	.+32     	; 0x1cc <manual_drive+0x96>
 1ac:	2d 98       	cbi	0x05, 5	; 5
 1ae:	2e 98       	cbi	0x05, 6	; 5
 1b0:	20 91 2d 01 	lds	r18, 0x012D
 1b4:	90 91 2e 01 	lds	r25, 0x012E
 1b8:	82 2f       	mov	r24, r18
 1ba:	63 e0       	ldi	r22, 0x03	; 3
 1bc:	70 e0       	ldi	r23, 0x00	; 0
 1be:	32 d4       	rcall	.+2148   	; 0xa24 <__divmodhi4>
 1c0:	26 1b       	sub	r18, r22
 1c2:	27 bd       	out	0x27, r18	; 39
 1c4:	80 91 2b 01 	lds	r24, 0x012B
 1c8:	88 bd       	out	0x28, r24	; 40
 1ca:	08 95       	ret
 1cc:	85 30       	cpi	r24, 0x05	; 5
 1ce:	91 05       	cpc	r25, r1
 1d0:	49 f4       	brne	.+18     	; 0x1e4 <manual_drive+0xae>
 1d2:	2d 98       	cbi	0x05, 5	; 5
 1d4:	2e 9a       	sbi	0x05, 6	; 5
 1d6:	80 91 2d 01 	lds	r24, 0x012D
 1da:	87 bd       	out	0x27, r24	; 39
 1dc:	80 91 2b 01 	lds	r24, 0x012B
 1e0:	88 bd       	out	0x28, r24	; 40
 1e2:	08 95       	ret
 1e4:	06 97       	sbiw	r24, 0x06	; 6
 1e6:	49 f4       	brne	.+18     	; 0x1fa <manual_drive+0xc4>
 1e8:	2e 98       	cbi	0x05, 6	; 5
 1ea:	2d 9a       	sbi	0x05, 5	; 5
 1ec:	80 91 2d 01 	lds	r24, 0x012D
 1f0:	87 bd       	out	0x27, r24	; 39
 1f2:	80 91 2b 01 	lds	r24, 0x012B
 1f6:	88 bd       	out	0x28, r24	; 40
 1f8:	08 95       	ret
 1fa:	10 92 26 01 	sts	0x0126, r1
 1fe:	10 92 25 01 	sts	0x0125, r1
 202:	08 95       	ret

00000204 <labyreg>:
 204:	f8 94       	cli
 206:	20 91 47 01 	lds	r18, 0x0147
 20a:	30 91 48 01 	lds	r19, 0x0148
 20e:	78 94       	sei
 210:	80 91 06 01 	lds	r24, 0x0106
 214:	90 91 07 01 	lds	r25, 0x0107
 218:	82 1b       	sub	r24, r18
 21a:	93 0b       	sbc	r25, r19
 21c:	90 93 51 01 	sts	0x0151, r25
 220:	80 93 50 01 	sts	0x0150, r24
 224:	20 91 23 01 	lds	r18, 0x0123
 228:	30 91 24 01 	lds	r19, 0x0124
 22c:	ac 01       	movw	r20, r24
 22e:	42 1b       	sub	r20, r18
 230:	53 0b       	sbc	r21, r19
 232:	50 93 22 01 	sts	0x0122, r21
 236:	40 93 21 01 	sts	0x0121, r20
 23a:	20 91 0a 01 	lds	r18, 0x010A
 23e:	30 91 0b 01 	lds	r19, 0x010B
 242:	82 9f       	mul	r24, r18
 244:	b0 01       	movw	r22, r0
 246:	83 9f       	mul	r24, r19
 248:	70 0d       	add	r23, r0
 24a:	92 9f       	mul	r25, r18
 24c:	70 0d       	add	r23, r0
 24e:	11 24       	eor	r1, r1
 250:	e0 91 08 01 	lds	r30, 0x0108
 254:	f0 91 09 01 	lds	r31, 0x0109
 258:	4e 9f       	mul	r20, r30
 25a:	90 01       	movw	r18, r0
 25c:	4f 9f       	mul	r20, r31
 25e:	30 0d       	add	r19, r0
 260:	5e 9f       	mul	r21, r30
 262:	30 0d       	add	r19, r0
 264:	11 24       	eor	r1, r1
 266:	26 0f       	add	r18, r22
 268:	37 1f       	adc	r19, r23
 26a:	30 93 4e 01 	sts	0x014E, r19
 26e:	20 93 4d 01 	sts	0x014D, r18
 272:	90 93 24 01 	sts	0x0124, r25
 276:	80 93 23 01 	sts	0x0123, r24
 27a:	87 b5       	in	r24, 0x27	; 39
 27c:	86 95       	lsr	r24
 27e:	86 95       	lsr	r24
 280:	90 e0       	ldi	r25, 0x00	; 0
 282:	28 17       	cp	r18, r24
 284:	39 07       	cpc	r19, r25
 286:	44 f0       	brlt	.+16     	; 0x298 <labyreg+0x94>
 288:	87 b5       	in	r24, 0x27	; 39
 28a:	86 95       	lsr	r24
 28c:	86 95       	lsr	r24
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	90 93 4e 01 	sts	0x014E, r25
 294:	80 93 4d 01 	sts	0x014D, r24
 298:	88 b5       	in	r24, 0x28	; 40
 29a:	90 e0       	ldi	r25, 0x00	; 0
 29c:	91 95       	neg	r25
 29e:	81 95       	neg	r24
 2a0:	91 09       	sbc	r25, r1
 2a2:	0a f4       	brpl	.+2      	; 0x2a6 <labyreg+0xa2>
 2a4:	03 96       	adiw	r24, 0x03	; 3
 2a6:	95 95       	asr	r25
 2a8:	87 95       	ror	r24
 2aa:	95 95       	asr	r25
 2ac:	87 95       	ror	r24
 2ae:	20 91 4d 01 	lds	r18, 0x014D
 2b2:	30 91 4e 01 	lds	r19, 0x014E
 2b6:	82 17       	cp	r24, r18
 2b8:	93 07       	cpc	r25, r19
 2ba:	7c f0       	brlt	.+30     	; 0x2da <labyreg+0xd6>
 2bc:	88 b5       	in	r24, 0x28	; 40
 2be:	90 e0       	ldi	r25, 0x00	; 0
 2c0:	91 95       	neg	r25
 2c2:	81 95       	neg	r24
 2c4:	91 09       	sbc	r25, r1
 2c6:	0a f4       	brpl	.+2      	; 0x2ca <labyreg+0xc6>
 2c8:	03 96       	adiw	r24, 0x03	; 3
 2ca:	95 95       	asr	r25
 2cc:	87 95       	ror	r24
 2ce:	95 95       	asr	r25
 2d0:	87 95       	ror	r24
 2d2:	90 93 4e 01 	sts	0x014E, r25
 2d6:	80 93 4d 01 	sts	0x014D, r24
 2da:	80 91 4d 01 	lds	r24, 0x014D
 2de:	90 91 4e 01 	lds	r25, 0x014E
 2e2:	18 16       	cp	r1, r24
 2e4:	19 06       	cpc	r1, r25
 2e6:	44 f4       	brge	.+16     	; 0x2f8 <labyreg+0xf4>
 2e8:	90 91 2d 01 	lds	r25, 0x012D
 2ec:	98 1b       	sub	r25, r24
 2ee:	97 bd       	out	0x27, r25	; 39
 2f0:	80 91 2b 01 	lds	r24, 0x012B
 2f4:	88 bd       	out	0x28, r24	; 40
 2f6:	08 95       	ret
 2f8:	99 23       	and	r25, r25
 2fa:	54 f4       	brge	.+20     	; 0x310 <labyreg+0x10c>
 2fc:	80 91 2d 01 	lds	r24, 0x012D
 300:	87 bd       	out	0x27, r24	; 39
 302:	90 91 4d 01 	lds	r25, 0x014D
 306:	80 91 2b 01 	lds	r24, 0x012B
 30a:	89 0f       	add	r24, r25
 30c:	88 bd       	out	0x28, r24	; 40
 30e:	08 95       	ret
 310:	89 2b       	or	r24, r25
 312:	31 f4       	brne	.+12     	; 0x320 <labyreg+0x11c>
 314:	80 91 2d 01 	lds	r24, 0x012D
 318:	87 bd       	out	0x27, r24	; 39
 31a:	80 91 2b 01 	lds	r24, 0x012B
 31e:	88 bd       	out	0x28, r24	; 40
 320:	08 95       	ret

00000322 <linje>:
 322:	84 e1       	ldi	r24, 0x14	; 20
 324:	90 e0       	ldi	r25, 0x00	; 0
 326:	90 93 16 01 	sts	0x0116, r25
 32a:	80 93 15 01 	sts	0x0115, r24
 32e:	f8 94       	cli
 330:	80 91 17 01 	lds	r24, 0x0117
 334:	90 91 18 01 	lds	r25, 0x0118
 338:	78 94       	sei
 33a:	20 91 1f 01 	lds	r18, 0x011F
 33e:	30 91 20 01 	lds	r19, 0x0120
 342:	28 1b       	sub	r18, r24
 344:	39 0b       	sbc	r19, r25
 346:	30 93 1e 01 	sts	0x011E, r19
 34a:	20 93 1d 01 	sts	0x011D, r18
 34e:	80 91 19 01 	lds	r24, 0x0119
 352:	90 91 1a 01 	lds	r25, 0x011A
 356:	b9 01       	movw	r22, r18
 358:	68 1b       	sub	r22, r24
 35a:	79 0b       	sbc	r23, r25
 35c:	80 91 00 01 	lds	r24, 0x0100
 360:	90 91 01 01 	lds	r25, 0x0101
 364:	68 9f       	mul	r22, r24
 366:	a0 01       	movw	r20, r0
 368:	69 9f       	mul	r22, r25
 36a:	50 0d       	add	r21, r0
 36c:	78 9f       	mul	r23, r24
 36e:	50 0d       	add	r21, r0
 370:	11 24       	eor	r1, r1
 372:	50 93 22 01 	sts	0x0122, r21
 376:	40 93 21 01 	sts	0x0121, r20
 37a:	80 91 04 01 	lds	r24, 0x0104
 37e:	90 91 05 01 	lds	r25, 0x0105
 382:	28 9f       	mul	r18, r24
 384:	b0 01       	movw	r22, r0
 386:	29 9f       	mul	r18, r25
 388:	70 0d       	add	r23, r0
 38a:	38 9f       	mul	r19, r24
 38c:	70 0d       	add	r23, r0
 38e:	11 24       	eor	r1, r1
 390:	e0 91 02 01 	lds	r30, 0x0102
 394:	f0 91 03 01 	lds	r31, 0x0103
 398:	4e 9f       	mul	r20, r30
 39a:	c0 01       	movw	r24, r0
 39c:	4f 9f       	mul	r20, r31
 39e:	90 0d       	add	r25, r0
 3a0:	5e 9f       	mul	r21, r30
 3a2:	90 0d       	add	r25, r0
 3a4:	11 24       	eor	r1, r1
 3a6:	86 0f       	add	r24, r22
 3a8:	97 1f       	adc	r25, r23
 3aa:	60 91 15 01 	lds	r22, 0x0115
 3ae:	70 91 16 01 	lds	r23, 0x0116
 3b2:	38 d3       	rcall	.+1648   	; 0xa24 <__divmodhi4>
 3b4:	cb 01       	movw	r24, r22
 3b6:	70 93 1c 01 	sts	0x011C, r23
 3ba:	60 93 1b 01 	sts	0x011B, r22
 3be:	30 93 1a 01 	sts	0x011A, r19
 3c2:	20 93 19 01 	sts	0x0119, r18
 3c6:	99 23       	and	r25, r25
 3c8:	fc f4       	brge	.+62     	; 0x408 <linje+0xe6>
 3ca:	99 23       	and	r25, r25
 3cc:	24 f4       	brge	.+8      	; 0x3d6 <linje+0xb4>
 3ce:	88 27       	eor	r24, r24
 3d0:	99 27       	eor	r25, r25
 3d2:	86 1b       	sub	r24, r22
 3d4:	97 0b       	sbc	r25, r23
 3d6:	20 91 2b 01 	lds	r18, 0x012B
 3da:	30 91 2c 01 	lds	r19, 0x012C
 3de:	82 17       	cp	r24, r18
 3e0:	93 07       	cpc	r25, r19
 3e2:	44 f0       	brlt	.+16     	; 0x3f4 <linje+0xd2>
 3e4:	10 92 1c 01 	sts	0x011C, r1
 3e8:	10 92 1b 01 	sts	0x011B, r1
 3ec:	80 91 2d 01 	lds	r24, 0x012D
 3f0:	87 bd       	out	0x27, r24	; 39
 3f2:	35 c0       	rjmp	.+106    	; 0x45e <linje+0x13c>
 3f4:	80 91 2d 01 	lds	r24, 0x012D
 3f8:	87 bd       	out	0x27, r24	; 39
 3fa:	90 91 1b 01 	lds	r25, 0x011B
 3fe:	80 91 2b 01 	lds	r24, 0x012B
 402:	89 0f       	add	r24, r25
 404:	88 bd       	out	0x28, r24	; 40
 406:	2b c0       	rjmp	.+86     	; 0x45e <linje+0x13c>
 408:	18 16       	cp	r1, r24
 40a:	19 06       	cpc	r1, r25
 40c:	04 f5       	brge	.+64     	; 0x44e <linje+0x12c>
 40e:	cb 01       	movw	r24, r22
 410:	99 23       	and	r25, r25
 412:	24 f4       	brge	.+8      	; 0x41c <linje+0xfa>
 414:	88 27       	eor	r24, r24
 416:	99 27       	eor	r25, r25
 418:	86 1b       	sub	r24, r22
 41a:	97 0b       	sbc	r25, r23
 41c:	20 91 2d 01 	lds	r18, 0x012D
 420:	30 91 2e 01 	lds	r19, 0x012E
 424:	82 17       	cp	r24, r18
 426:	93 07       	cpc	r25, r19
 428:	44 f0       	brlt	.+16     	; 0x43a <linje+0x118>
 42a:	10 92 1c 01 	sts	0x011C, r1
 42e:	10 92 1b 01 	sts	0x011B, r1
 432:	80 91 2b 01 	lds	r24, 0x012B
 436:	87 bd       	out	0x27, r24	; 39
 438:	12 c0       	rjmp	.+36     	; 0x45e <linje+0x13c>
 43a:	80 91 2b 01 	lds	r24, 0x012B
 43e:	88 bd       	out	0x28, r24	; 40
 440:	80 91 2d 01 	lds	r24, 0x012D
 444:	90 91 1b 01 	lds	r25, 0x011B
 448:	89 1b       	sub	r24, r25
 44a:	87 bd       	out	0x27, r24	; 39
 44c:	08 c0       	rjmp	.+16     	; 0x45e <linje+0x13c>
 44e:	89 2b       	or	r24, r25
 450:	31 f4       	brne	.+12     	; 0x45e <linje+0x13c>
 452:	80 91 2d 01 	lds	r24, 0x012D
 456:	87 bd       	out	0x27, r24	; 39
 458:	80 91 2b 01 	lds	r24, 0x012B
 45c:	88 bd       	out	0x28, r24	; 40
 45e:	9b b1       	in	r25, 0x0b	; 11
 460:	82 e0       	ldi	r24, 0x02	; 2
 462:	89 27       	eor	r24, r25
 464:	8b b9       	out	0x0b, r24	; 11
 466:	08 95       	ret

00000468 <linje_main>:
 468:	40 de       	rcall	.-896    	; 0xea <linje_get_error>
 46a:	08 2e       	mov	r0, r24
 46c:	00 0c       	add	r0, r0
 46e:	99 0b       	sbc	r25, r25
 470:	90 93 18 01 	sts	0x0118, r25
 474:	80 93 17 01 	sts	0x0117, r24
 478:	54 cf       	rjmp	.-344    	; 0x322 <linje>
 47a:	08 95       	ret

0000047c <regulator>:
 47c:	80 91 0c 01 	lds	r24, 0x010C
 480:	90 91 0d 01 	lds	r25, 0x010D
 484:	01 97       	sbiw	r24, 0x01	; 1
 486:	11 f4       	brne	.+4      	; 0x48c <regulator+0x10>
 488:	ef cf       	rjmp	.-34     	; 0x468 <linje_main>
 48a:	08 95       	ret
 48c:	bb ce       	rjmp	.-650    	; 0x204 <labyreg>
 48e:	08 95       	ret

00000490 <initengine>:

// ------------------------------------------------------------------------------------------------------
// -- Init first time for engine/ motors
// ------------------------------------------------------------------------------------------------------
void initengine(void){
	TCCR0A |= (1 << COM0A1) | (1 << COM0B1) | (1 << WGM01) | (1 << WGM00);  //0xA3; // Initiate fast PWM so that it goes high longer for bigger values on OCR0A and OCR0B
 490:	84 b5       	in	r24, 0x24	; 36
 492:	83 6a       	ori	r24, 0xA3	; 163
 494:	84 bd       	out	0x24, r24	; 36
	motor_left=0;      // Initiate speed=0 on both engines
 496:	17 bc       	out	0x27, r1	; 39
	motor_right=0;
 498:	18 bc       	out	0x28, r1	; 40
	TCCR0B |= (1 << CS00) | (1 << CS01) ;       //0x0B;// test differnt values shouldnt matter what it is imo (clk freq for the PWM 1/8 main clk)
 49a:	85 b5       	in	r24, 0x25	; 37
 49c:	83 60       	ori	r24, 0x03	; 3
 49e:	85 bd       	out	0x25, r24	; 37
	
	DDRB = 0x78;								//set I/0 ports
 4a0:	88 e7       	ldi	r24, 0x78	; 120
 4a2:	84 b9       	out	0x04, r24	; 4
	PORTB &=  (0 << motor_dir_left) | (0 << motor_dir_right);			//set motors to move forward as default
 4a4:	85 b1       	in	r24, 0x05	; 5
 4a6:	15 b8       	out	0x05, r1	; 5
 4a8:	08 95       	ret

000004aa <timerinit>:
}
// ------------------------------------------------------------------------------------------------------
// -- Timer init with interrupt, first time
// ------------------------------------------------------------------------------------------------------
void timerinit(void){
	DDRD = 0x03; // set dport 0&1 to output
 4aa:	83 e0       	ldi	r24, 0x03	; 3
 4ac:	8a b9       	out	0x0a, r24	; 10
	TCCR1B |= (1 << WGM12) | (1 << CS12) | (1 << CS10); // enable timer compare and prescale 1/1024
 4ae:	e1 e8       	ldi	r30, 0x81	; 129
 4b0:	f0 e0       	ldi	r31, 0x00	; 0
 4b2:	80 81       	ld	r24, Z
 4b4:	8d 60       	ori	r24, 0x0D	; 13
 4b6:	80 83       	st	Z, r24
	OCR1A = 1440; // compare if timer count up to 1440 (0,1*14745600/1024=1440)
 4b8:	80 ea       	ldi	r24, 0xA0	; 160
 4ba:	95 e0       	ldi	r25, 0x05	; 5
 4bc:	90 93 89 00 	sts	0x0089, r25
 4c0:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 |= (1 << OCIE1A);
 4c4:	ef e6       	ldi	r30, 0x6F	; 111
 4c6:	f0 e0       	ldi	r31, 0x00	; 0
 4c8:	80 81       	ld	r24, Z
 4ca:	82 60       	ori	r24, 0x02	; 2
 4cc:	80 83       	st	Z, r24
	TIFR1 |= (1 << OCF1A); // enable timer compare interrupt
 4ce:	b1 9a       	sbi	0x16, 1	; 22
 4d0:	08 95       	ret

000004d2 <__vector_13>:
}
// -- Interrupt
ISR(TIMER1_COMPA_vect){
 4d2:	1f 92       	push	r1
 4d4:	0f 92       	push	r0
 4d6:	0f b6       	in	r0, 0x3f	; 63
 4d8:	0f 92       	push	r0
 4da:	11 24       	eor	r1, r1
 4dc:	2f 93       	push	r18
 4de:	3f 93       	push	r19
 4e0:	8f 93       	push	r24
 4e2:	9f 93       	push	r25
	regler_ready=1;
 4e4:	81 e0       	ldi	r24, 0x01	; 1
 4e6:	90 e0       	ldi	r25, 0x00	; 0
 4e8:	90 93 2a 01 	sts	0x012A, r25
 4ec:	80 93 29 01 	sts	0x0129, r24
	//if(counter_timer<10)
	//counter_timer++;
	count_arre++;				//array räknare
 4f0:	80 91 12 01 	lds	r24, 0x0112
 4f4:	90 91 13 01 	lds	r25, 0x0113
 4f8:	01 96       	adiw	r24, 0x01	; 1
 4fa:	90 93 13 01 	sts	0x0113, r25
 4fe:	80 93 12 01 	sts	0x0112, r24
	count_waypoint++;			//räknare för att köra ur svängar i labyrinter
 502:	20 91 27 01 	lds	r18, 0x0127
 506:	30 91 28 01 	lds	r19, 0x0128
 50a:	2f 5f       	subi	r18, 0xFF	; 255
 50c:	3f 4f       	sbci	r19, 0xFF	; 255
 50e:	30 93 28 01 	sts	0x0128, r19
 512:	20 93 27 01 	sts	0x0127, r18
	if(count_arre >= 29){
 516:	4d 97       	sbiw	r24, 0x1d	; 29
 518:	24 f0       	brlt	.+8      	; 0x522 <__vector_13+0x50>
		count_arre = 0;
 51a:	10 92 13 01 	sts	0x0113, r1
 51e:	10 92 12 01 	sts	0x0112, r1
	}
}
 522:	9f 91       	pop	r25
 524:	8f 91       	pop	r24
 526:	3f 91       	pop	r19
 528:	2f 91       	pop	r18
 52a:	0f 90       	pop	r0
 52c:	0f be       	out	0x3f, r0	; 63
 52e:	0f 90       	pop	r0
 530:	1f 90       	pop	r1
 532:	18 95       	reti

00000534 <interrupt_init>:
// ------------------------------------------------------------------------------------------------------
// -- External interrupt for INT1 and INT2
// ------------------------------------------------------------------------------------------------------
void interrupt_init(void){
	EIMSK |= (1 << INT1) | (1 << INT2);			//Enable INT1 and INT2
 534:	8d b3       	in	r24, 0x1d	; 29
 536:	86 60       	ori	r24, 0x06	; 6
 538:	8d bb       	out	0x1d, r24	; 29
	EICRA |= (1 << ISC11) | (1 << ISC21);		//The falling edge of INTn generates asynchronously an interrupt request.
 53a:	e9 e6       	ldi	r30, 0x69	; 105
 53c:	f0 e0       	ldi	r31, 0x00	; 0
 53e:	80 81       	ld	r24, Z
 540:	88 62       	ori	r24, 0x28	; 40
 542:	80 83       	st	Z, r24
 544:	08 95       	ret

00000546 <__vector_2>:
}
// -- External interrupt for INT1
ISR(INT1_vect){						// INT1 is Manual/ auto button
 546:	1f 92       	push	r1
 548:	0f 92       	push	r0
 54a:	0f b6       	in	r0, 0x3f	; 63
 54c:	0f 92       	push	r0
 54e:	11 24       	eor	r1, r1
 550:	8f 93       	push	r24
 552:	9f 93       	push	r25
	if(drive_mode==1){
 554:	80 91 31 01 	lds	r24, 0x0131
 558:	90 91 32 01 	lds	r25, 0x0132
 55c:	01 97       	sbiw	r24, 0x01	; 1
 55e:	39 f4       	brne	.+14     	; 0x56e <__vector_2+0x28>
		drive_mode=0;
 560:	10 92 32 01 	sts	0x0132, r1
 564:	10 92 31 01 	sts	0x0131, r1
		PORTD |= (1 << PD1);
 568:	59 9a       	sbi	0x0b, 1	; 11
		PORTD &= ~(1 << PD0);
 56a:	58 98       	cbi	0x0b, 0	; 11
 56c:	0c c0       	rjmp	.+24     	; 0x586 <__vector_2+0x40>
	}
	else{
		start=0;
 56e:	10 92 30 01 	sts	0x0130, r1
 572:	10 92 2f 01 	sts	0x012F, r1
		drive_mode=1;
 576:	81 e0       	ldi	r24, 0x01	; 1
 578:	90 e0       	ldi	r25, 0x00	; 0
 57a:	90 93 32 01 	sts	0x0132, r25
 57e:	80 93 31 01 	sts	0x0131, r24
		PORTD |= (1 << PD0);
 582:	58 9a       	sbi	0x0b, 0	; 11
		PORTD &= ~(1 << PD1);
 584:	59 98       	cbi	0x0b, 1	; 11
	}
	EIFR |= (1<< INTF1);
 586:	e1 9a       	sbi	0x1c, 1	; 28
}
 588:	9f 91       	pop	r25
 58a:	8f 91       	pop	r24
 58c:	0f 90       	pop	r0
 58e:	0f be       	out	0x3f, r0	; 63
 590:	0f 90       	pop	r0
 592:	1f 90       	pop	r1
 594:	18 95       	reti

00000596 <__vector_3>:
// -- External interrupt for INT2
ISR(INT2_vect){						// INT2 is start and turn off
 596:	1f 92       	push	r1
 598:	0f 92       	push	r0
 59a:	0f b6       	in	r0, 0x3f	; 63
 59c:	0f 92       	push	r0
 59e:	11 24       	eor	r1, r1
 5a0:	8f 93       	push	r24
 5a2:	9f 93       	push	r25
	if(start==0){
 5a4:	80 91 2f 01 	lds	r24, 0x012F
 5a8:	90 91 30 01 	lds	r25, 0x0130
 5ac:	89 2b       	or	r24, r25
 5ae:	39 f4       	brne	.+14     	; 0x5be <__vector_3+0x28>
		start=1;
 5b0:	81 e0       	ldi	r24, 0x01	; 1
 5b2:	90 e0       	ldi	r25, 0x00	; 0
 5b4:	90 93 30 01 	sts	0x0130, r25
 5b8:	80 93 2f 01 	sts	0x012F, r24
 5bc:	04 c0       	rjmp	.+8      	; 0x5c6 <__vector_3+0x30>
	}
	else{
		start=0;
 5be:	10 92 30 01 	sts	0x0130, r1
 5c2:	10 92 2f 01 	sts	0x012F, r1
	}
	EIFR |= (1<< INTF2);
 5c6:	e2 9a       	sbi	0x1c, 2	; 28
}
 5c8:	9f 91       	pop	r25
 5ca:	8f 91       	pop	r24
 5cc:	0f 90       	pop	r0
 5ce:	0f be       	out	0x3f, r0	; 63
 5d0:	0f 90       	pop	r0
 5d2:	1f 90       	pop	r1
 5d4:	18 95       	reti

000005d6 <i2c_setup>:
		i2c_store_data(i2c_recive(0x06)); // processor 3
	}
}

void i2c_setup(bool master) {
	if (master){
 5d6:	88 23       	and	r24, r24
 5d8:	69 f0       	breq	.+26     	; 0x5f4 <i2c_setup+0x1e>
		DDRC &=~(1<<PC6);
 5da:	3e 98       	cbi	0x07, 6	; 7
		//PORTC = 1 <<PC6;
		
		DDRC &=~(1<<PC7);
 5dc:	3f 98       	cbi	0x07, 7	; 7
		//PORTC = 1 <<PC7;
		
		EIMSK  |= 1<<INT0;					// Enable INT0
 5de:	e8 9a       	sbi	0x1d, 0	; 29
		EICRA |= (1<<ISC01)|(1<<ISC00); // Trigger INT0 on rising edge
 5e0:	e9 e6       	ldi	r30, 0x69	; 105
 5e2:	f0 e0       	ldi	r31, 0x00	; 0
 5e4:	80 81       	ld	r24, Z
 5e6:	83 60       	ori	r24, 0x03	; 3
 5e8:	80 83       	st	Z, r24
		TWBR = 0x10;
 5ea:	80 e1       	ldi	r24, 0x10	; 16
 5ec:	80 93 b8 00 	sts	0x00B8, r24
		TWSR = (0<<TWPS1)|(0<<TWPS0);
 5f0:	10 92 b9 00 	sts	0x00B9, r1
 5f4:	08 95       	ret

000005f6 <i2c_send>:

	}
	
};
	
bool i2c_send(byte prossesor,byte data[]){
 5f6:	8f 92       	push	r8
 5f8:	9f 92       	push	r9
 5fa:	af 92       	push	r10
 5fc:	bf 92       	push	r11
 5fe:	cf 92       	push	r12
 600:	df 92       	push	r13
 602:	ef 92       	push	r14
 604:	ff 92       	push	r15
 606:	0f 93       	push	r16
 608:	1f 93       	push	r17
 60a:	cf 93       	push	r28
 60c:	df 93       	push	r29
	int number_bytes =(( data[0]>>4 ) & 0x0f);
 60e:	eb 01       	movw	r28, r22
 610:	08 81       	ld	r16, Y
 612:	02 95       	swap	r16
 614:	0f 70       	andi	r16, 0x0F	; 15
 616:	10 e0       	ldi	r17, 0x00	; 0
 618:	4b 01       	movw	r8, r22
	int counter = 0;
	int start = TW_START;
 61a:	68 94       	set
 61c:	ee 24       	eor	r14, r14
 61e:	e3 f8       	bld	r14, 3
 620:	f1 2c       	mov	r15, r1
	
};
	
bool i2c_send(byte prossesor,byte data[]){
	int number_bytes =(( data[0]>>4 ) & 0x0f);
	int counter = 0;
 622:	40 e0       	ldi	r20, 0x00	; 0
 624:	50 e0       	ldi	r21, 0x00	; 0
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 626:	ec eb       	ldi	r30, 0xBC	; 188
 628:	f0 e0       	ldi	r31, 0x00	; 0
 62a:	0f 2e       	mov	r0, r31
 62c:	f4 ea       	ldi	r31, 0xA4	; 164
 62e:	df 2e       	mov	r13, r31
 630:	f0 2d       	mov	r31, r0
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
 632:	a9 eb       	ldi	r26, 0xB9	; 185
 634:	b0 e0       	ldi	r27, 0x00	; 0
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 636:	8e 7f       	andi	r24, 0xFE	; 254
 638:	c8 2e       	mov	r12, r24
 63a:	6b eb       	ldi	r22, 0xBB	; 187
 63c:	70 e0       	ldi	r23, 0x00	; 0
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 63e:	84 e8       	ldi	r24, 0x84	; 132
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
		return false;
	}
	counter++;
	
	start=TW_REP_START;
 640:	68 94       	set
 642:	aa 24       	eor	r10, r10
 644:	a4 f8       	bld	r10, 4
 646:	b1 2c       	mov	r11, r1
	int counter = 0;
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 648:	d0 82       	st	Z, r13
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 64a:	90 81       	ld	r25, Z
 64c:	99 23       	and	r25, r25
 64e:	ec f7       	brge	.-6      	; 0x64a <i2c_send+0x54>
	
	if((TWSR & 0xF8) != start) // om status en start
 650:	2c 91       	ld	r18, X
 652:	28 7f       	andi	r18, 0xF8	; 248
 654:	30 e0       	ldi	r19, 0x00	; 0
 656:	2e 15       	cp	r18, r14
 658:	3f 05       	cpc	r19, r15
 65a:	69 f5       	brne	.+90     	; 0x6b6 <i2c_send+0xc0>
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 65c:	eb 01       	movw	r28, r22
 65e:	c8 82       	st	Y, r12
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 660:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+W transmited and ACK/NACK recived
 662:	90 81       	ld	r25, Z
 664:	99 23       	and	r25, r25
 666:	ec f7       	brge	.-6      	; 0x662 <i2c_send+0x6c>
	if((TWSR & 0xF8) !=0x18)
 668:	9c 91       	ld	r25, X
 66a:	98 7f       	andi	r25, 0xF8	; 248
 66c:	98 31       	cpi	r25, 0x18	; 24
 66e:	29 f0       	breq	.+10     	; 0x67a <i2c_send+0x84>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 670:	84 e9       	ldi	r24, 0x94	; 148
 672:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 676:	80 e0       	ldi	r24, 0x00	; 0
 678:	1f c0       	rjmp	.+62     	; 0x6b8 <i2c_send+0xc2>
	}
		
	TWDR = data[counter];
 67a:	e4 01       	movw	r28, r8
 67c:	99 91       	ld	r25, Y+
 67e:	4e 01       	movw	r8, r28
 680:	eb 01       	movw	r28, r22
 682:	98 83       	st	Y, r25
	TWCR = (1<<TWINT) | (1<<TWEN);	// start send data	
 684:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); //wait for data transmitted and ACK/NACK	
 686:	90 81       	ld	r25, Z
 688:	99 23       	and	r25, r25
 68a:	ec f7       	brge	.-6      	; 0x686 <i2c_send+0x90>
	if((TWSR & 0xF8) != TW_MT_DATA_ACK)
 68c:	9c 91       	ld	r25, X
 68e:	98 7f       	andi	r25, 0xF8	; 248
 690:	98 32       	cpi	r25, 0x28	; 40
 692:	29 f0       	breq	.+10     	; 0x69e <i2c_send+0xa8>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 694:	84 e9       	ldi	r24, 0x94	; 148
 696:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 69a:	80 e0       	ldi	r24, 0x00	; 0
 69c:	0d c0       	rjmp	.+26     	; 0x6b8 <i2c_send+0xc2>
	}
	counter++;
 69e:	4f 5f       	subi	r20, 0xFF	; 255
 6a0:	5f 4f       	sbci	r21, 0xFF	; 255
	
	start=TW_REP_START;
 6a2:	ea 2c       	mov	r14, r10
 6a4:	fb 2c       	mov	r15, r11
	}while (counter <= number_bytes);
 6a6:	04 17       	cp	r16, r20
 6a8:	15 07       	cpc	r17, r21
 6aa:	74 f6       	brge	.-100    	; 0x648 <i2c_send+0x52>
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 6ac:	84 e9       	ldi	r24, 0x94	; 148
 6ae:	80 93 bc 00 	sts	0x00BC, r24
	return true;
 6b2:	81 e0       	ldi	r24, 0x01	; 1
 6b4:	01 c0       	rjmp	.+2      	; 0x6b8 <i2c_send+0xc2>
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
		return false;		
 6b6:	80 e0       	ldi	r24, 0x00	; 0
	
	start=TW_REP_START;
	}while (counter <= number_bytes);
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
	return true;
};
 6b8:	df 91       	pop	r29
 6ba:	cf 91       	pop	r28
 6bc:	1f 91       	pop	r17
 6be:	0f 91       	pop	r16
 6c0:	ff 90       	pop	r15
 6c2:	ef 90       	pop	r14
 6c4:	df 90       	pop	r13
 6c6:	cf 90       	pop	r12
 6c8:	bf 90       	pop	r11
 6ca:	af 90       	pop	r10
 6cc:	9f 90       	pop	r9
 6ce:	8f 90       	pop	r8
 6d0:	08 95       	ret

000006d2 <i2c_recive>:
	byte* data;
	int counter=0;
	int start =TW_START;
	//int size = 0;

	TWCR |= (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);//START
 6d2:	ec eb       	ldi	r30, 0xBC	; 188
 6d4:	f0 e0       	ldi	r31, 0x00	; 0
 6d6:	90 81       	ld	r25, Z
 6d8:	94 6a       	ori	r25, 0xA4	; 164
 6da:	90 83       	st	Z, r25
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 6dc:	90 81       	ld	r25, Z
 6de:	99 23       	and	r25, r25
 6e0:	ec f7       	brge	.-6      	; 0x6dc <i2c_recive+0xa>
	if((TWSR & 0xF8) != start) // om status en start eventuellt bara tw_start
 6e2:	90 91 b9 00 	lds	r25, 0x00B9
 6e6:	98 7f       	andi	r25, 0xF8	; 248
 6e8:	98 30       	cpi	r25, 0x08	; 8
 6ea:	29 f0       	breq	.+10     	; 0x6f6 <i2c_recive+0x24>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 6ec:	84 e9       	ldi	r24, 0x94	; 148
 6ee:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 6f2:	80 e0       	ldi	r24, 0x00	; 0
 6f4:	08 95       	ret
	}
	TWDR = prossesor | 0x01;
 6f6:	81 60       	ori	r24, 0x01	; 1
 6f8:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
 6fc:	84 e8       	ldi	r24, 0x84	; 132
 6fe:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+R transmited and ACK/NACK recived
 702:	ec eb       	ldi	r30, 0xBC	; 188
 704:	f0 e0       	ldi	r31, 0x00	; 0
 706:	80 81       	ld	r24, Z
 708:	88 23       	and	r24, r24
 70a:	ec f7       	brge	.-6      	; 0x706 <i2c_recive+0x34>
	if((TWSR & 0xF8) != TW_MR_SLA_ACK)
 70c:	80 91 b9 00 	lds	r24, 0x00B9
 710:	88 7f       	andi	r24, 0xF8	; 248
 712:	80 34       	cpi	r24, 0x40	; 64
 714:	29 f0       	breq	.+10     	; 0x720 <i2c_recive+0x4e>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 716:	84 e9       	ldi	r24, 0x94	; 148
 718:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 71c:	80 e0       	ldi	r24, 0x00	; 0
 71e:	08 95       	ret
	}
	
	TWCR |= (1<<TWINT)|(1<<TWEN);
 720:	ec eb       	ldi	r30, 0xBC	; 188
 722:	f0 e0       	ldi	r31, 0x00	; 0
 724:	80 81       	ld	r24, Z
 726:	84 68       	ori	r24, 0x84	; 132
 728:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT)));
 72a:	80 81       	ld	r24, Z
 72c:	88 23       	and	r24, r24
 72e:	ec f7       	brge	.-6      	; 0x72a <i2c_recive+0x58>
	}*/
	/*if(counter == 0){
		data = data[(TWDR>>4) & 0x0f];
		size= (TWDR>>4) & 0x0f;
	}*/
	data=TWDR;
 730:	80 91 bb 00 	lds	r24, 0x00BB
	counter++;	
	start=TW_REP_START;
	//TWCR = (1<<TWINT);
	//while(!(TWCR & (1<<TWINT)));
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 734:	94 e9       	ldi	r25, 0x94	; 148
 736:	90 93 bc 00 	sts	0x00BC, r25
	return data;
}
 73a:	08 95       	ret

0000073c <i2c_store_data>:

void i2c_store_data(byte data)
{
	static int counter;
	static int size;
	if(counter == 0){
 73c:	20 91 10 01 	lds	r18, 0x0110
 740:	30 91 11 01 	lds	r19, 0x0111
 744:	21 15       	cp	r18, r1
 746:	31 05       	cpc	r19, r1
 748:	89 f4       	brne	.+34     	; 0x76c <i2c_store_data+0x30>
		size = (data>>4) & 0x0f;
 74a:	28 2f       	mov	r18, r24
 74c:	22 95       	swap	r18
 74e:	2f 70       	andi	r18, 0x0F	; 15
 750:	30 e0       	ldi	r19, 0x00	; 0
 752:	30 93 0f 01 	sts	0x010F, r19
 756:	20 93 0e 01 	sts	0x010E, r18
		i2c_data[counter] = data;
 75a:	80 93 36 01 	sts	0x0136, r24
		counter++;
 75e:	81 e0       	ldi	r24, 0x01	; 1
 760:	90 e0       	ldi	r25, 0x00	; 0
 762:	90 93 11 01 	sts	0x0111, r25
 766:	80 93 10 01 	sts	0x0110, r24
 76a:	18 c0       	rjmp	.+48     	; 0x79c <i2c_store_data+0x60>
	}
	else if(counter < size+1){
 76c:	40 91 0e 01 	lds	r20, 0x010E
 770:	50 91 0f 01 	lds	r21, 0x010F
 774:	4f 5f       	subi	r20, 0xFF	; 255
 776:	5f 4f       	sbci	r21, 0xFF	; 255
 778:	24 17       	cp	r18, r20
 77a:	35 07       	cpc	r19, r21
 77c:	5c f4       	brge	.+22     	; 0x794 <i2c_store_data+0x58>
		i2c_data[counter] = data;
 77e:	f9 01       	movw	r30, r18
 780:	ea 5c       	subi	r30, 0xCA	; 202
 782:	fe 4f       	sbci	r31, 0xFE	; 254
 784:	80 83       	st	Z, r24
		counter++;
 786:	2f 5f       	subi	r18, 0xFF	; 255
 788:	3f 4f       	sbci	r19, 0xFF	; 255
 78a:	30 93 11 01 	sts	0x0111, r19
 78e:	20 93 10 01 	sts	0x0110, r18
 792:	04 c0       	rjmp	.+8      	; 0x79c <i2c_store_data+0x60>
	}
	else{
		i2c_data[counter] = data;
 794:	f9 01       	movw	r30, r18
 796:	ea 5c       	subi	r30, 0xCA	; 202
 798:	fe 4f       	sbci	r31, 0xFE	; 254
 79a:	80 83       	st	Z, r24
	}
	if(counter>=size+1){
 79c:	80 91 0e 01 	lds	r24, 0x010E
 7a0:	90 91 0f 01 	lds	r25, 0x010F
 7a4:	01 96       	adiw	r24, 0x01	; 1
 7a6:	20 91 10 01 	lds	r18, 0x0110
 7aa:	30 91 11 01 	lds	r19, 0x0111
 7ae:	28 17       	cp	r18, r24
 7b0:	39 07       	cpc	r19, r25
 7b2:	44 f0       	brlt	.+16     	; 0x7c4 <i2c_store_data+0x88>
		i2c_newdata = true;
 7b4:	81 e0       	ldi	r24, 0x01	; 1
 7b6:	80 93 14 01 	sts	0x0114, r24
		counter = 0;
 7ba:	10 92 11 01 	sts	0x0111, r1
 7be:	10 92 10 01 	sts	0x0110, r1
		EIMSK &= ~(1<<INT0);
 7c2:	e8 98       	cbi	0x1d, 0	; 29
 7c4:	08 95       	ret

000007c6 <__vector_1>:
byte i2c_data[15];
bool i2c_newdata=false;
int Reflex_data;
//aidshub was here
ISR(INT0_vect)
{	
 7c6:	1f 92       	push	r1
 7c8:	0f 92       	push	r0
 7ca:	0f b6       	in	r0, 0x3f	; 63
 7cc:	0f 92       	push	r0
 7ce:	11 24       	eor	r1, r1
 7d0:	0b b6       	in	r0, 0x3b	; 59
 7d2:	0f 92       	push	r0
 7d4:	2f 93       	push	r18
 7d6:	3f 93       	push	r19
 7d8:	4f 93       	push	r20
 7da:	5f 93       	push	r21
 7dc:	6f 93       	push	r22
 7de:	7f 93       	push	r23
 7e0:	8f 93       	push	r24
 7e2:	9f 93       	push	r25
 7e4:	af 93       	push	r26
 7e6:	bf 93       	push	r27
 7e8:	ef 93       	push	r30
 7ea:	ff 93       	push	r31
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 7ec:	00 00       	nop
	_delay_us(1);
	if (PINC&(1<< PC6)){	//komunikation vill skicka
 7ee:	36 9b       	sbis	0x06, 6	; 6
 7f0:	04 c0       	rjmp	.+8      	; 0x7fa <__vector_1+0x34>
		i2c_store_data(i2c_recive(0x02)); // processor 1
 7f2:	82 e0       	ldi	r24, 0x02	; 2
 7f4:	6e df       	rcall	.-292    	; 0x6d2 <i2c_recive>
 7f6:	a2 df       	rcall	.-188    	; 0x73c <i2c_store_data>
 7f8:	05 c0       	rjmp	.+10     	; 0x804 <__vector_1+0x3e>
		//PORTD ^=(1 << PD0);
	}
	else if(PINC&(1<< PC7)){ //sensor vill skicka  PINC&(1<< PC7)>0
 7fa:	37 9b       	sbis	0x06, 7	; 6
 7fc:	03 c0       	rjmp	.+6      	; 0x804 <__vector_1+0x3e>
		i2c_store_data(i2c_recive(0x06)); // processor 3
 7fe:	86 e0       	ldi	r24, 0x06	; 6
 800:	68 df       	rcall	.-304    	; 0x6d2 <i2c_recive>
 802:	9c df       	rcall	.-200    	; 0x73c <i2c_store_data>
	}
}
 804:	ff 91       	pop	r31
 806:	ef 91       	pop	r30
 808:	bf 91       	pop	r27
 80a:	af 91       	pop	r26
 80c:	9f 91       	pop	r25
 80e:	8f 91       	pop	r24
 810:	7f 91       	pop	r23
 812:	6f 91       	pop	r22
 814:	5f 91       	pop	r21
 816:	4f 91       	pop	r20
 818:	3f 91       	pop	r19
 81a:	2f 91       	pop	r18
 81c:	0f 90       	pop	r0
 81e:	0b be       	out	0x3b, r0	; 59
 820:	0f 90       	pop	r0
 822:	0f be       	out	0x3f, r0	; 63
 824:	0f 90       	pop	r0
 826:	1f 90       	pop	r1
 828:	18 95       	reti

0000082a <i2c_handel_data>:
	}

}

void i2c_handel_data(void){
	if(i2c_newdata==true)
 82a:	80 91 14 01 	lds	r24, 0x0114
 82e:	88 23       	and	r24, r24
 830:	09 f4       	brne	.+2      	; 0x834 <i2c_handel_data+0xa>
 832:	b6 c0       	rjmp	.+364    	; 0x9a0 <i2c_handel_data+0x176>
	{
		i2c_newdata=false;
 834:	10 92 14 01 	sts	0x0114, r1
		if(!((i2c_data[0]>>3)&0x01)){
 838:	80 91 36 01 	lds	r24, 0x0136
 83c:	83 fd       	sbrc	r24, 3
 83e:	07 c0       	rjmp	.+14     	; 0x84e <i2c_handel_data+0x24>
 840:	84 e6       	ldi	r24, 0x64	; 100
 842:	8a 95       	dec	r24
 844:	f1 f7       	brne	.-4      	; 0x842 <i2c_handel_data+0x18>
			_delay_us(300);
			i2c_send(0x02,i2c_data);// send to komunikation
 846:	66 e3       	ldi	r22, 0x36	; 54
 848:	71 e0       	ldi	r23, 0x01	; 1
 84a:	82 e0       	ldi	r24, 0x02	; 2
 84c:	d4 de       	rcall	.-600    	; 0x5f6 <i2c_send>
		}
		switch (i2c_data[0] & 0x0f){
 84e:	80 91 36 01 	lds	r24, 0x0136
 852:	e8 2f       	mov	r30, r24
 854:	ef 70       	andi	r30, 0x0F	; 15
 856:	8e 2f       	mov	r24, r30
 858:	90 e0       	ldi	r25, 0x00	; 0
 85a:	fc 01       	movw	r30, r24
 85c:	ea 5b       	subi	r30, 0xBA	; 186
 85e:	ff 4f       	sbci	r31, 0xFF	; 255
 860:	f4 c0       	rjmp	.+488    	; 0xa4a <__tablejump2__>
			case 0x00 :
				batteri=i2c_data[1],i2c_data[2];
 862:	80 91 37 01 	lds	r24, 0x0137
 866:	80 93 4f 01 	sts	0x014F, r24
				break;
 86a:	99 c0       	rjmp	.+306    	; 0x99e <i2c_handel_data+0x174>
			case 0x01 :
				//PORTD ^= (1 << PD0);
				sensor_right = i2c_data[3];
 86c:	e6 e3       	ldi	r30, 0x36	; 54
 86e:	f1 e0       	ldi	r31, 0x01	; 1
 870:	83 81       	ldd	r24, Z+3	; 0x03
 872:	90 e0       	ldi	r25, 0x00	; 0
 874:	90 93 48 01 	sts	0x0148, r25
 878:	80 93 47 01 	sts	0x0147, r24
				//distans_right=i2c_data[3];
				distans_fram = i2c_data[2];
 87c:	82 81       	ldd	r24, Z+2	; 0x02
 87e:	80 93 49 01 	sts	0x0149, r24
				sensor_left = i2c_data[1];
 882:	81 81       	ldd	r24, Z+1	; 0x01
 884:	90 e0       	ldi	r25, 0x00	; 0
 886:	90 93 34 01 	sts	0x0134, r25
 88a:	80 93 33 01 	sts	0x0133, r24
				//else if(sensor_right > 30)
					//PORTD &= ~(1 << PD0);
				//else
				//PORTD &= ~(1 << PD0);
				//distans_left=i2c_data[1];
				break;
 88e:	87 c0       	rjmp	.+270    	; 0x99e <i2c_handel_data+0x174>
			case 0x02 :
				Reflex_data=(i2c_data[3]<<16)+(i2c_data[2]<<8)+i2c_data[1];
 890:	e6 e3       	ldi	r30, 0x36	; 54
 892:	f1 e0       	ldi	r31, 0x01	; 1
 894:	82 81       	ldd	r24, Z+2	; 0x02
 896:	90 e0       	ldi	r25, 0x00	; 0
 898:	98 2f       	mov	r25, r24
 89a:	88 27       	eor	r24, r24
 89c:	21 81       	ldd	r18, Z+1	; 0x01
 89e:	82 0f       	add	r24, r18
 8a0:	91 1d       	adc	r25, r1
 8a2:	90 93 46 01 	sts	0x0146, r25
 8a6:	80 93 45 01 	sts	0x0145, r24
				//PORTD ^= (1 << PD0); // heej
				break;
 8aa:	79 c0       	rjmp	.+242    	; 0x99e <i2c_handel_data+0x174>
			case 0x03 :
				RGB_data=1;//"röd";"
 8ac:	81 e0       	ldi	r24, 0x01	; 1
 8ae:	80 93 52 01 	sts	0x0152, r24
				break;
 8b2:	75 c0       	rjmp	.+234    	; 0x99e <i2c_handel_data+0x174>
			case 0x04 :
				RGB_data=2;//"grön";
 8b4:	82 e0       	ldi	r24, 0x02	; 2
 8b6:	80 93 52 01 	sts	0x0152, r24
				break;		
 8ba:	71 c0       	rjmp	.+226    	; 0x99e <i2c_handel_data+0x174>
			case 0x05 :
				RGB_data=3;//"blå";
 8bc:	83 e0       	ldi	r24, 0x03	; 3
 8be:	80 93 52 01 	sts	0x0152, r24
				break;
 8c2:	6d c0       	rjmp	.+218    	; 0x99e <i2c_handel_data+0x174>
			case 0x06 :
			
				break;
			case 0x07 :
				gyro_90=true;
 8c4:	81 e0       	ldi	r24, 0x01	; 1
 8c6:	80 93 35 01 	sts	0x0135, r24
				break;
 8ca:	69 c0       	rjmp	.+210    	; 0x99e <i2c_handel_data+0x174>
			case 0x08 :
				manual_function=0;
 8cc:	10 92 26 01 	sts	0x0126, r1
 8d0:	10 92 25 01 	sts	0x0125, r1
				break;
 8d4:	64 c0       	rjmp	.+200    	; 0x99e <i2c_handel_data+0x174>
			case 0x09 :
				manual_function=1;
 8d6:	81 e0       	ldi	r24, 0x01	; 1
 8d8:	90 e0       	ldi	r25, 0x00	; 0
 8da:	90 93 26 01 	sts	0x0126, r25
 8de:	80 93 25 01 	sts	0x0125, r24
				
				//PORTD |= (1 << PD0); // heej
				break;
 8e2:	5d c0       	rjmp	.+186    	; 0x99e <i2c_handel_data+0x174>
			case 0x0a :
			//PORTD |= (1 << PD0); // heej
				manual_function=2;
 8e4:	82 e0       	ldi	r24, 0x02	; 2
 8e6:	90 e0       	ldi	r25, 0x00	; 0
 8e8:	90 93 26 01 	sts	0x0126, r25
 8ec:	80 93 25 01 	sts	0x0125, r24
				
				break;
 8f0:	56 c0       	rjmp	.+172    	; 0x99e <i2c_handel_data+0x174>
			case 0x0b :
			//PORTD |= (1 << PD0); // heej
				manual_function=4;
 8f2:	84 e0       	ldi	r24, 0x04	; 4
 8f4:	90 e0       	ldi	r25, 0x00	; 0
 8f6:	90 93 26 01 	sts	0x0126, r25
 8fa:	80 93 25 01 	sts	0x0125, r24
				
				break;
 8fe:	4f c0       	rjmp	.+158    	; 0x99e <i2c_handel_data+0x174>
			case 0x0c :
			//PORTD |= (1 << PD0); // heej
				manual_function=3;
 900:	83 e0       	ldi	r24, 0x03	; 3
 902:	90 e0       	ldi	r25, 0x00	; 0
 904:	90 93 26 01 	sts	0x0126, r25
 908:	80 93 25 01 	sts	0x0125, r24
				
				break;
 90c:	48 c0       	rjmp	.+144    	; 0x99e <i2c_handel_data+0x174>
			case 0x0d :
			//PORTD |= (1 << PD0); // heej
				manual_function=6;
 90e:	86 e0       	ldi	r24, 0x06	; 6
 910:	90 e0       	ldi	r25, 0x00	; 0
 912:	90 93 26 01 	sts	0x0126, r25
 916:	80 93 25 01 	sts	0x0125, r24
				
				break;
 91a:	41 c0       	rjmp	.+130    	; 0x99e <i2c_handel_data+0x174>
			case 0x0e :
			//PORTD |= (1 << PD0); // heej
				manual_function=5;
 91c:	85 e0       	ldi	r24, 0x05	; 5
 91e:	90 e0       	ldi	r25, 0x00	; 0
 920:	90 93 26 01 	sts	0x0126, r25
 924:	80 93 25 01 	sts	0x0125, r24
				
				break;
 928:	3a c0       	rjmp	.+116    	; 0x99e <i2c_handel_data+0x174>
			case 0x0f :							// GUI skickar en extra byte där vi behandlar knapparna "man/auto" samt "start" (av/på)
				if(i2c_data[1]==0xf0){
 92a:	80 91 37 01 	lds	r24, 0x0137
 92e:	80 3f       	cpi	r24, 0xF0	; 240
 930:	91 f4       	brne	.+36     	; 0x956 <i2c_handel_data+0x12c>
					if(start==1){
 932:	80 91 2f 01 	lds	r24, 0x012F
 936:	90 91 30 01 	lds	r25, 0x0130
 93a:	01 97       	sbiw	r24, 0x01	; 1
 93c:	29 f4       	brne	.+10     	; 0x948 <i2c_handel_data+0x11e>
						start=0;
 93e:	10 92 30 01 	sts	0x0130, r1
 942:	10 92 2f 01 	sts	0x012F, r1
 946:	2b c0       	rjmp	.+86     	; 0x99e <i2c_handel_data+0x174>
					}
					else{
						start=1;
 948:	81 e0       	ldi	r24, 0x01	; 1
 94a:	90 e0       	ldi	r25, 0x00	; 0
 94c:	90 93 30 01 	sts	0x0130, r25
 950:	80 93 2f 01 	sts	0x012F, r24
 954:	24 c0       	rjmp	.+72     	; 0x99e <i2c_handel_data+0x174>
					}
				}
				else if(i2c_data[1]==0x0f){
 956:	8f 30       	cpi	r24, 0x0F	; 15
 958:	91 f4       	brne	.+36     	; 0x97e <i2c_handel_data+0x154>
					if(drive_mode==1){
 95a:	80 91 31 01 	lds	r24, 0x0131
 95e:	90 91 32 01 	lds	r25, 0x0132
 962:	01 97       	sbiw	r24, 0x01	; 1
 964:	29 f4       	brne	.+10     	; 0x970 <i2c_handel_data+0x146>
						drive_mode=0;
 966:	10 92 32 01 	sts	0x0132, r1
 96a:	10 92 31 01 	sts	0x0131, r1
 96e:	17 c0       	rjmp	.+46     	; 0x99e <i2c_handel_data+0x174>
					}
					else{
						drive_mode=1;
 970:	81 e0       	ldi	r24, 0x01	; 1
 972:	90 e0       	ldi	r25, 0x00	; 0
 974:	90 93 32 01 	sts	0x0132, r25
 978:	80 93 31 01 	sts	0x0131, r24
 97c:	10 c0       	rjmp	.+32     	; 0x99e <i2c_handel_data+0x174>
					}
				}
				else if(i2c_data[1]==0x00){			// Ändra P och D konstant för linje
 97e:	81 11       	cpse	r24, r1
 980:	0e c0       	rjmp	.+28     	; 0x99e <i2c_handel_data+0x174>
					d_constant = i2c_data[2];
 982:	e6 e3       	ldi	r30, 0x36	; 54
 984:	f1 e0       	ldi	r31, 0x01	; 1
 986:	82 81       	ldd	r24, Z+2	; 0x02
 988:	90 e0       	ldi	r25, 0x00	; 0
 98a:	90 93 03 01 	sts	0x0103, r25
 98e:	80 93 02 01 	sts	0x0102, r24
					p_constant = i2c_data[3];
 992:	83 81       	ldd	r24, Z+3	; 0x03
 994:	90 e0       	ldi	r25, 0x00	; 0
 996:	90 93 05 01 	sts	0x0105, r25
 99a:	80 93 04 01 	sts	0x0104, r24
				}
				break;		
			default :
				break;
		}
		EIMSK |= (1<<INT0);
 99e:	e8 9a       	sbi	0x1d, 0	; 29
 9a0:	08 95       	ret

000009a2 <main>:
				5,  4,  3,  2, 0 };
//*********************************for test only

int main(void)
{
	interrupt_init();
 9a2:	c8 dd       	rcall	.-1136   	; 0x534 <interrupt_init>
	board_init();
 9a4:	a1 db       	rcall	.-2238   	; 0xe8 <board_init>
	initengine();
 9a6:	74 dd       	rcall	.-1304   	; 0x490 <initengine>
	timerinit();
 9a8:	80 dd       	rcall	.-1280   	; 0x4aa <timerinit>
	i2c_setup(1);
 9aa:	81 e0       	ldi	r24, 0x01	; 1
 9ac:	14 de       	rcall	.-984    	; 0x5d6 <i2c_setup>
	sei();
 9ae:	78 94       	sei
	//***********Set motors speed value here *****************
	left=50;//100;				// kanske räcker med en variable för båda om båda kör exakt lika fort
 9b0:	82 e3       	ldi	r24, 0x32	; 50
 9b2:	90 e0       	ldi	r25, 0x00	; 0
 9b4:	90 93 2e 01 	sts	0x012E, r25
 9b8:	80 93 2d 01 	sts	0x012D, r24
	right=47;//93;
 9bc:	8f e2       	ldi	r24, 0x2F	; 47
 9be:	90 e0       	ldi	r25, 0x00	; 0
 9c0:	90 93 2c 01 	sts	0x012C, r25
 9c4:	80 93 2b 01 	sts	0x012B, r24
	//********************************************************
	motor_left=left;      
 9c8:	82 e3       	ldi	r24, 0x32	; 50
 9ca:	87 bd       	out	0x27, r24	; 39
	motor_right=right;
 9cc:	80 91 2b 01 	lds	r24, 0x012B
 9d0:	88 bd       	out	0x28, r24	; 40
	while(1){
		i2c_handel_data();  //test av fregulito	
 9d2:	2b df       	rcall	.-426    	; 0x82a <i2c_handel_data>
			if(drive_mode == 1){						// Drivemode is auto    // (drive_mode == 1 && start == 1)
 9d4:	80 91 31 01 	lds	r24, 0x0131
 9d8:	90 91 32 01 	lds	r25, 0x0132
 9dc:	81 30       	cpi	r24, 0x01	; 1
 9de:	91 05       	cpc	r25, r1
 9e0:	e9 f4       	brne	.+58     	; 0xa1c <main+0x7a>
				PORTB &= ~(1 << motor_dir_left);		// Set motor direction to forward
 9e2:	2d 98       	cbi	0x05, 5	; 5
				PORTB &= ~(1 << motor_dir_right);		// Set motor direction to forward
 9e4:	2e 98       	cbi	0x05, 6	; 5
				//current_position = arre[count_arre];	// används för att simulera linjeföljning, arrayen ändras i globala
				if(regler_ready==1 && start == 1){
 9e6:	80 91 29 01 	lds	r24, 0x0129
 9ea:	90 91 2a 01 	lds	r25, 0x012A
 9ee:	01 97       	sbiw	r24, 0x01	; 1
 9f0:	61 f4       	brne	.+24     	; 0xa0a <main+0x68>
 9f2:	80 91 2f 01 	lds	r24, 0x012F
 9f6:	90 91 30 01 	lds	r25, 0x0130
 9fa:	01 97       	sbiw	r24, 0x01	; 1
 9fc:	31 f4       	brne	.+12     	; 0xa0a <main+0x68>
					regulator();
 9fe:	3e dd       	rcall	.-1412   	; 0x47c <regulator>
					regler_ready=0;	
 a00:	10 92 2a 01 	sts	0x012A, r1
 a04:	10 92 29 01 	sts	0x0129, r1
 a08:	e4 cf       	rjmp	.-56     	; 0x9d2 <main+0x30>
				}
				else if(start == 0){					// if start is zero then turn off the auto, stops motors
 a0a:	80 91 2f 01 	lds	r24, 0x012F
 a0e:	90 91 30 01 	lds	r25, 0x0130
 a12:	89 2b       	or	r24, r25
 a14:	f1 f6       	brne	.-68     	; 0x9d2 <main+0x30>
					motor_left=0;
 a16:	17 bc       	out	0x27, r1	; 39
					motor_right=0;
 a18:	18 bc       	out	0x28, r1	; 40
 a1a:	db cf       	rjmp	.-74     	; 0x9d2 <main+0x30>
				}
			}
			else if(drive_mode==0){										// Drivemode is manual
 a1c:	89 2b       	or	r24, r25
 a1e:	c9 f6       	brne	.-78     	; 0x9d2 <main+0x30>
				manual_drive();
 a20:	8a db       	rcall	.-2284   	; 0x136 <manual_drive>
 a22:	d7 cf       	rjmp	.-82     	; 0x9d2 <main+0x30>

00000a24 <__divmodhi4>:
 a24:	97 fb       	bst	r25, 7
 a26:	07 2e       	mov	r0, r23
 a28:	16 f4       	brtc	.+4      	; 0xa2e <__divmodhi4+0xa>
 a2a:	00 94       	com	r0
 a2c:	06 d0       	rcall	.+12     	; 0xa3a <__divmodhi4_neg1>
 a2e:	77 fd       	sbrc	r23, 7
 a30:	08 d0       	rcall	.+16     	; 0xa42 <__divmodhi4_neg2>
 a32:	14 d0       	rcall	.+40     	; 0xa5c <__udivmodhi4>
 a34:	07 fc       	sbrc	r0, 7
 a36:	05 d0       	rcall	.+10     	; 0xa42 <__divmodhi4_neg2>
 a38:	3e f4       	brtc	.+14     	; 0xa48 <__divmodhi4_exit>

00000a3a <__divmodhi4_neg1>:
 a3a:	90 95       	com	r25
 a3c:	81 95       	neg	r24
 a3e:	9f 4f       	sbci	r25, 0xFF	; 255
 a40:	08 95       	ret

00000a42 <__divmodhi4_neg2>:
 a42:	70 95       	com	r23
 a44:	61 95       	neg	r22
 a46:	7f 4f       	sbci	r23, 0xFF	; 255

00000a48 <__divmodhi4_exit>:
 a48:	08 95       	ret

00000a4a <__tablejump2__>:
 a4a:	ee 0f       	add	r30, r30
 a4c:	ff 1f       	adc	r31, r31
 a4e:	00 24       	eor	r0, r0
 a50:	00 1c       	adc	r0, r0
 a52:	0b be       	out	0x3b, r0	; 59
 a54:	07 90       	elpm	r0, Z+
 a56:	f6 91       	elpm	r31, Z
 a58:	e0 2d       	mov	r30, r0
 a5a:	09 94       	ijmp

00000a5c <__udivmodhi4>:
 a5c:	aa 1b       	sub	r26, r26
 a5e:	bb 1b       	sub	r27, r27
 a60:	51 e1       	ldi	r21, 0x11	; 17
 a62:	07 c0       	rjmp	.+14     	; 0xa72 <__udivmodhi4_ep>

00000a64 <__udivmodhi4_loop>:
 a64:	aa 1f       	adc	r26, r26
 a66:	bb 1f       	adc	r27, r27
 a68:	a6 17       	cp	r26, r22
 a6a:	b7 07       	cpc	r27, r23
 a6c:	10 f0       	brcs	.+4      	; 0xa72 <__udivmodhi4_ep>
 a6e:	a6 1b       	sub	r26, r22
 a70:	b7 0b       	sbc	r27, r23

00000a72 <__udivmodhi4_ep>:
 a72:	88 1f       	adc	r24, r24
 a74:	99 1f       	adc	r25, r25
 a76:	5a 95       	dec	r21
 a78:	a9 f7       	brne	.-22     	; 0xa64 <__udivmodhi4_loop>
 a7a:	80 95       	com	r24
 a7c:	90 95       	com	r25
 a7e:	bc 01       	movw	r22, r24
 a80:	cd 01       	movw	r24, r26
 a82:	08 95       	ret

00000a84 <_exit>:
 a84:	f8 94       	cli

00000a86 <__stop_program>:
 a86:	ff cf       	rjmp	.-2      	; 0xa86 <__stop_program>
