 
****************************************
Report : area
Design : Convnet_top
Version: O-2018.06
Date   : Wed Dec 12 12:25:39 2018
****************************************

Library(s) Used:

    saed32hvt_ss0p95v125c (File: /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                         1422
Number of nets:                         16977
Number of cells:                        14276
Number of combinational cells:          12596
Number of sequential cells:              1635
Number of macros/black boxes:               0
Number of buf/inv:                       3439
Number of references:                      43

Combinational area:              28152.801596
Buf/Inv area:                     4422.613902
Noncombinational area:           11588.966213
Macro/Black Box area:                0.000000
Net Interconnect area:           11485.135334

Total cell area:                 39741.767809
Total area:                      51226.903142

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------------------------------------------
Convnet_top                       39741.7678    100.0   5587.3559   4297.8291  0.0000  Convnet_top
clk_gate_cnt_3D_reg                   8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_Convnet_top_mydesign_0
clk_gate_cnt_3D_reg_0                 8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_Convnet_top_mydesign_2
clk_gate_cnt_weight_reg               8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_Convnet_top_mydesign_1
my_convolution                    26490.4456     66.7  20648.6917   5841.7539  0.0000  convolution_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4
my_quantize                        3340.9770      8.4   1774.6875   1230.8194  0.0000  quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4
my_quantize/clk_gate_bias_2_reg_0_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_21
my_quantize/clk_gate_bias_2_reg_10_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_31
my_quantize/clk_gate_bias_2_reg_11_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_32
my_quantize/clk_gate_bias_2_reg_12_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_33
my_quantize/clk_gate_bias_2_reg_13_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_34
my_quantize/clk_gate_bias_2_reg_14_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_35
my_quantize/clk_gate_bias_2_reg_15_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_36
my_quantize/clk_gate_bias_2_reg_16_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_37
my_quantize/clk_gate_bias_2_reg_17_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_38
my_quantize/clk_gate_bias_2_reg_18_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_39
my_quantize/clk_gate_bias_2_reg_19_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_0
my_quantize/clk_gate_bias_2_reg_1_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_22
my_quantize/clk_gate_bias_2_reg_2_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_23
my_quantize/clk_gate_bias_2_reg_3_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_24
my_quantize/clk_gate_bias_2_reg_4_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_25
my_quantize/clk_gate_bias_2_reg_5_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_26
my_quantize/clk_gate_bias_2_reg_6_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_27
my_quantize/clk_gate_bias_2_reg_7_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_28
my_quantize/clk_gate_bias_2_reg_8_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_29
my_quantize/clk_gate_bias_2_reg_9_
                                      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_30
my_quantize/clk_gate_bias_reg_0_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_1
my_quantize/clk_gate_bias_reg_10_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_11
my_quantize/clk_gate_bias_reg_11_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_12
my_quantize/clk_gate_bias_reg_12_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_13
my_quantize/clk_gate_bias_reg_13_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_14
my_quantize/clk_gate_bias_reg_14_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_15
my_quantize/clk_gate_bias_reg_15_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_16
my_quantize/clk_gate_bias_reg_16_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_17
my_quantize/clk_gate_bias_reg_17_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_18
my_quantize/clk_gate_bias_reg_18_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_19
my_quantize/clk_gate_bias_reg_19_     8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_20
my_quantize/clk_gate_bias_reg_1_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_2
my_quantize/clk_gate_bias_reg_2_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_3
my_quantize/clk_gate_bias_reg_3_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_4
my_quantize/clk_gate_bias_reg_4_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_5
my_quantize/clk_gate_bias_reg_5_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_6
my_quantize/clk_gate_bias_reg_6_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_7
my_quantize/clk_gate_bias_reg_7_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_8
my_quantize/clk_gate_bias_reg_8_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_9
my_quantize/clk_gate_bias_reg_9_      8.3868      0.0      3.3039      5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_quantize_PARAM_WIDTH4_PARAM_NUM9_DATA_WIDTH8_DATA_NUM_PER_SRAM_ADDR4_mydesign_10
--------------------------------  ----------  -------  ----------  ----------  ------  -----------------------------------------------------------------------------------------------------
Total                                                  28152.8016  11588.9662  0.0000

1
