// Seed: 4083337241
module module_0 (
    output logic   id_0,
    input  supply0 id_1,
    output logic   id_2
);
  initial id_2 = -1;
  always @(posedge id_1) begin : LABEL_0
    id_0 <= #id_1 -1;
  end
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1
    , id_13,
    output logic id_2,
    input tri id_3,
    input wor id_4,
    output wand id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output supply0 id_9,
    input tri1 id_10,
    input supply1 id_11
);
  for (id_14 = -1; -1 == id_11; id_2 = id_14) logic id_15;
  ;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_2
  );
endmodule
