
AinShamsGP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a22  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001fc  00800060  00004a22  00004ab6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000008e  0080025c  0080025c  00004cb2  2**0
                  ALLOC
  3 .stab         00005760  00000000  00000000  00004cb4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00004039  00000000  00000000  0000a414  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  0000e44d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  0000e5ed  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000e7df  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  00010bea  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  00011f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  00013148  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  00013308  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  000135fe  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00013f6c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 33 1c 	jmp	0x3866	; 0x3866 <__vector_1>
       8:	0c 94 42 1f 	jmp	0x3e84	; 0x3e84 <__vector_2>
       c:	0c 94 60 1c 	jmp	0x38c0	; 0x38c0 <__vector_3>
      10:	0c 94 dd 15 	jmp	0x2bba	; 0x2bba <__vector_4>
      14:	0c 94 aa 15 	jmp	0x2b54	; 0x2b54 <__vector_5>
      18:	0c 94 a9 16 	jmp	0x2d52	; 0x2d52 <__vector_6>
      1c:	0c 94 43 16 	jmp	0x2c86	; 0x2c86 <__vector_7>
      20:	0c 94 76 16 	jmp	0x2cec	; 0x2cec <__vector_8>
      24:	0c 94 10 16 	jmp	0x2c20	; 0x2c20 <__vector_9>
      28:	0c 94 77 15 	jmp	0x2aee	; 0x2aee <__vector_10>
      2c:	0c 94 c3 1f 	jmp	0x3f86	; 0x3f86 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 c8 07 	jmp	0xf90	; 0xf90 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 fb 07 	jmp	0xff6	; 0xff6 <__vector_15>
      40:	0c 94 73 0f 	jmp	0x1ee6	; 0x1ee6 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	12 e0       	ldi	r17, 0x02	; 2
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 e2       	ldi	r30, 0x22	; 34
      68:	fa e4       	ldi	r31, 0x4A	; 74
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 35       	cpi	r26, 0x5C	; 92
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	ac e5       	ldi	r26, 0x5C	; 92
      7a:	b2 e0       	ldi	r27, 0x02	; 2
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 3e       	cpi	r26, 0xEA	; 234
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 22 	call	0x44ea	; 0x44ea <main>
      8a:	0c 94 0f 25 	jmp	0x4a1e	; 0x4a1e <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 d8 24 	jmp	0x49b0	; 0x49b0 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a9 ed       	ldi	r26, 0xD9	; 217
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f4 24 	jmp	0x49e8	; 0x49e8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e4 24 	jmp	0x49c8	; 0x49c8 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e4 24 	jmp	0x49c8	; 0x49c8 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 d8 24 	jmp	0x49b0	; 0x49b0 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	89 ed       	ldi	r24, 0xD9	; 217
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f4 24 	jmp	0x49e8	; 0x49e8 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e0 24 	jmp	0x49c0	; 0x49c0 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	69 ed       	ldi	r22, 0xD9	; 217
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 fc 24 	jmp	0x49f8	; 0x49f8 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e4 24 	jmp	0x49c8	; 0x49c8 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e4 24 	jmp	0x49c8	; 0x49c8 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e4 24 	jmp	0x49c8	; 0x49c8 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 e8 24 	jmp	0x49d0	; 0x49d0 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 04 25 	jmp	0x4a08	; 0x4a08 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 e0 24 	jmp	0x49c0	; 0x49c0 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 fc 24 	jmp	0x49f8	; 0x49f8 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	ef 51       	subi	r30, 0x1F	; 31
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <UART_Init>:
const uint16 BaudRateArray[TOTAL_SPEED_MODE][TOTAL_CPU_F][TOTAL_BAUD_RATE]=
{{{25,12,6,3,2,1},{103, 51, 25, 16, 12,  8},{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34}},
		{{207,103, 51, 34, 25, 16},{416,207,103, 68 ,51, 34},{832,416,207,138,103, 68}}};

void UART_Init(void)
{
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	00 d0       	rcall	.+0      	; 0xe34 <UART_Init+0x6>
     e34:	0f 92       	push	r0
     e36:	cd b7       	in	r28, 0x3d	; 61
     e38:	de b7       	in	r29, 0x3e	; 62
	volatile uint8  UCSRC_var=0;
     e3a:	1b 82       	std	Y+3, r1	; 0x03
	uint16 UBRR_var=0; 
     e3c:	1a 82       	std	Y+2, r1	; 0x02
     e3e:	19 82       	std	Y+1, r1	; 0x01
	/***************************** transmission speed***************************/
#if (SPEED_MODE==NORMAL_SPEED)
	CLEAR_BIT(UCSRA,U2X);
     e40:	ab e2       	ldi	r26, 0x2B	; 43
     e42:	b0 e0       	ldi	r27, 0x00	; 0
     e44:	eb e2       	ldi	r30, 0x2B	; 43
     e46:	f0 e0       	ldi	r31, 0x00	; 0
     e48:	80 81       	ld	r24, Z
     e4a:	8d 7f       	andi	r24, 0xFD	; 253
     e4c:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	//******************set URSEL to write data to UCSRC register***************/
	SET_BIT(UCSRC_var,7);
     e4e:	8b 81       	ldd	r24, Y+3	; 0x03
     e50:	80 68       	ori	r24, 0x80	; 128
     e52:	8b 83       	std	Y+3, r24	; 0x03

	//********************************synch***********************************/
#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLEAR_BIT(UCSRC_var,UMSEL);
     e54:	8b 81       	ldd	r24, Y+3	; 0x03
     e56:	8f 7b       	andi	r24, 0xBF	; 191
     e58:	8b 83       	std	Y+3, r24	; 0x03
#endif
	//*****************************parity mode*******************************/

#if (PARITY_MODE==NO_PARITY)
	CLEAR_BIT(UCSRC_var,UPM0);
     e5a:	8b 81       	ldd	r24, Y+3	; 0x03
     e5c:	8f 7e       	andi	r24, 0xEF	; 239
     e5e:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRC_var,UPM1);
     e60:	8b 81       	ldd	r24, Y+3	; 0x03
     e62:	8f 7d       	andi	r24, 0xDF	; 223
     e64:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLEAR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLEAR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     e66:	8b 81       	ldd	r24, Y+3	; 0x03
     e68:	82 60       	ori	r24, 0x02	; 2
     e6a:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     e6c:	8b 81       	ldd	r24, Y+3	; 0x03
     e6e:	84 60       	ori	r24, 0x04	; 4
     e70:	8b 83       	std	Y+3, r24	; 0x03
	CLEAR_BIT(UCSRB,UCSZ2);
     e72:	aa e2       	ldi	r26, 0x2A	; 42
     e74:	b0 e0       	ldi	r27, 0x00	; 0
     e76:	ea e2       	ldi	r30, 0x2A	; 42
     e78:	f0 e0       	ldi	r31, 0x00	; 0
     e7a:	80 81       	ld	r24, Z
     e7c:	8b 7f       	andi	r24, 0xFB	; 251
     e7e:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif
	//************************Stop bits*******************************/
#if (N_STOP_BITS==ONE_STOP_BIT)
	CLEAR_BIT(UCSRC_var,USBS);
     e80:	8b 81       	ldd	r24, Y+3	; 0x03
     e82:	87 7f       	andi	r24, 0xF7	; 247
     e84:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_STOP_BITS==TWO_STOP_BIT)
	SET_BIT(UCSRC_var,USBS);
#endif
	//*****************set UCSRC value   *******************************/
	UCSRC=UCSRC_var;
     e86:	e0 e4       	ldi	r30, 0x40	; 64
     e88:	f0 e0       	ldi	r31, 0x00	; 0
     e8a:	8b 81       	ldd	r24, Y+3	; 0x03
     e8c:	80 83       	st	Z, r24

	//************************Baud rate *******************************/

	UBRR_var=BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     e8e:	80 91 17 02 	lds	r24, 0x0217
     e92:	90 91 18 02 	lds	r25, 0x0218
     e96:	9a 83       	std	Y+2, r25	; 0x02
     e98:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (uint8)(UBRR_var>>8);
     e9a:	e0 e4       	ldi	r30, 0x40	; 64
     e9c:	f0 e0       	ldi	r31, 0x00	; 0
     e9e:	89 81       	ldd	r24, Y+1	; 0x01
     ea0:	9a 81       	ldd	r25, Y+2	; 0x02
     ea2:	89 2f       	mov	r24, r25
     ea4:	99 27       	eor	r25, r25
     ea6:	80 83       	st	Z, r24
	UBRRL = (uint8)UBRR_var;
     ea8:	e9 e2       	ldi	r30, 0x29	; 41
     eaa:	f0 e0       	ldi	r31, 0x00	; 0
     eac:	89 81       	ldd	r24, Y+1	; 0x01
     eae:	80 83       	st	Z, r24

	//************************Enable  *******************************/
	//enable UART  receiver.
	SET_BIT(UCSRB,RXEN);
     eb0:	aa e2       	ldi	r26, 0x2A	; 42
     eb2:	b0 e0       	ldi	r27, 0x00	; 0
     eb4:	ea e2       	ldi	r30, 0x2A	; 42
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	80 61       	ori	r24, 0x10	; 16
     ebc:	8c 93       	st	X, r24
	//enable UART  transmitter .
	SET_BIT(UCSRB,TXEN);
     ebe:	aa e2       	ldi	r26, 0x2A	; 42
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	ea e2       	ldi	r30, 0x2A	; 42
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	88 60       	ori	r24, 0x08	; 8
     eca:	8c 93       	st	X, r24
}
     ecc:	0f 90       	pop	r0
     ece:	0f 90       	pop	r0
     ed0:	0f 90       	pop	r0
     ed2:	cf 91       	pop	r28
     ed4:	df 91       	pop	r29
     ed6:	08 95       	ret

00000ed8 <UART_RX_InterruptEnable>:

/*****************************************Interrupt functions*********************************************/


void UART_RX_InterruptEnable(void)
{
     ed8:	df 93       	push	r29
     eda:	cf 93       	push	r28
     edc:	cd b7       	in	r28, 0x3d	; 61
     ede:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     ee0:	aa e2       	ldi	r26, 0x2A	; 42
     ee2:	b0 e0       	ldi	r27, 0x00	; 0
     ee4:	ea e2       	ldi	r30, 0x2A	; 42
     ee6:	f0 e0       	ldi	r31, 0x00	; 0
     ee8:	80 81       	ld	r24, Z
     eea:	80 68       	ori	r24, 0x80	; 128
     eec:	8c 93       	st	X, r24
}
     eee:	cf 91       	pop	r28
     ef0:	df 91       	pop	r29
     ef2:	08 95       	ret

00000ef4 <UART_RX_InterruptDisable>:

void UART_RX_InterruptDisable(void)
{
     ef4:	df 93       	push	r29
     ef6:	cf 93       	push	r28
     ef8:	cd b7       	in	r28, 0x3d	; 61
     efa:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,RXCIE);
     efc:	aa e2       	ldi	r26, 0x2A	; 42
     efe:	b0 e0       	ldi	r27, 0x00	; 0
     f00:	ea e2       	ldi	r30, 0x2A	; 42
     f02:	f0 e0       	ldi	r31, 0x00	; 0
     f04:	80 81       	ld	r24, Z
     f06:	8f 77       	andi	r24, 0x7F	; 127
     f08:	8c 93       	st	X, r24
}
     f0a:	cf 91       	pop	r28
     f0c:	df 91       	pop	r29
     f0e:	08 95       	ret

00000f10 <UART_TX_InterruptEnable>:

void UART_TX_InterruptEnable(void)
{
     f10:	df 93       	push	r29
     f12:	cf 93       	push	r28
     f14:	cd b7       	in	r28, 0x3d	; 61
     f16:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
     f18:	aa e2       	ldi	r26, 0x2A	; 42
     f1a:	b0 e0       	ldi	r27, 0x00	; 0
     f1c:	ea e2       	ldi	r30, 0x2A	; 42
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	80 64       	ori	r24, 0x40	; 64
     f24:	8c 93       	st	X, r24
}
     f26:	cf 91       	pop	r28
     f28:	df 91       	pop	r29
     f2a:	08 95       	ret

00000f2c <UART_TX_InterruptDisable>:

void UART_TX_InterruptDisable(void)
{
     f2c:	df 93       	push	r29
     f2e:	cf 93       	push	r28
     f30:	cd b7       	in	r28, 0x3d	; 61
     f32:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(UCSRB,TXCIE);
     f34:	aa e2       	ldi	r26, 0x2A	; 42
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	ea e2       	ldi	r30, 0x2A	; 42
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	8f 7b       	andi	r24, 0xBF	; 191
     f40:	8c 93       	st	X, r24
}
     f42:	cf 91       	pop	r28
     f44:	df 91       	pop	r29
     f46:	08 95       	ret

00000f48 <UART_RX_SetCallBack>:
/*****************************************Set Call Back Functions*********************************************/	
void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
     f48:	df 93       	push	r29
     f4a:	cf 93       	push	r28
     f4c:	00 d0       	rcall	.+0      	; 0xf4e <UART_RX_SetCallBack+0x6>
     f4e:	cd b7       	in	r28, 0x3d	; 61
     f50:	de b7       	in	r29, 0x3e	; 62
     f52:	9a 83       	std	Y+2, r25	; 0x02
     f54:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
     f56:	89 81       	ldd	r24, Y+1	; 0x01
     f58:	9a 81       	ldd	r25, Y+2	; 0x02
     f5a:	90 93 5d 02 	sts	0x025D, r25
     f5e:	80 93 5c 02 	sts	0x025C, r24
}
     f62:	0f 90       	pop	r0
     f64:	0f 90       	pop	r0
     f66:	cf 91       	pop	r28
     f68:	df 91       	pop	r29
     f6a:	08 95       	ret

00000f6c <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
     f6c:	df 93       	push	r29
     f6e:	cf 93       	push	r28
     f70:	00 d0       	rcall	.+0      	; 0xf72 <UART_TX_SetCallBack+0x6>
     f72:	cd b7       	in	r28, 0x3d	; 61
     f74:	de b7       	in	r29, 0x3e	; 62
     f76:	9a 83       	std	Y+2, r25	; 0x02
     f78:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
     f7a:	89 81       	ldd	r24, Y+1	; 0x01
     f7c:	9a 81       	ldd	r25, Y+2	; 0x02
     f7e:	90 93 5f 02 	sts	0x025F, r25
     f82:	80 93 5e 02 	sts	0x025E, r24
}
     f86:	0f 90       	pop	r0
     f88:	0f 90       	pop	r0
     f8a:	cf 91       	pop	r28
     f8c:	df 91       	pop	r29
     f8e:	08 95       	ret

00000f90 <__vector_13>:
/***********************************************ISR ************************************************************/
ISR(USART_RXC_vect)
{
     f90:	1f 92       	push	r1
     f92:	0f 92       	push	r0
     f94:	0f b6       	in	r0, 0x3f	; 63
     f96:	0f 92       	push	r0
     f98:	11 24       	eor	r1, r1
     f9a:	2f 93       	push	r18
     f9c:	3f 93       	push	r19
     f9e:	4f 93       	push	r20
     fa0:	5f 93       	push	r21
     fa2:	6f 93       	push	r22
     fa4:	7f 93       	push	r23
     fa6:	8f 93       	push	r24
     fa8:	9f 93       	push	r25
     faa:	af 93       	push	r26
     fac:	bf 93       	push	r27
     fae:	ef 93       	push	r30
     fb0:	ff 93       	push	r31
     fb2:	df 93       	push	r29
     fb4:	cf 93       	push	r28
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
	if (UART_RX_Fptr!=NULLPTR)
     fba:	80 91 5c 02 	lds	r24, 0x025C
     fbe:	90 91 5d 02 	lds	r25, 0x025D
     fc2:	00 97       	sbiw	r24, 0x00	; 0
     fc4:	29 f0       	breq	.+10     	; 0xfd0 <__vector_13+0x40>
	{
		UART_RX_Fptr();
     fc6:	e0 91 5c 02 	lds	r30, 0x025C
     fca:	f0 91 5d 02 	lds	r31, 0x025D
     fce:	09 95       	icall
	}
}
     fd0:	cf 91       	pop	r28
     fd2:	df 91       	pop	r29
     fd4:	ff 91       	pop	r31
     fd6:	ef 91       	pop	r30
     fd8:	bf 91       	pop	r27
     fda:	af 91       	pop	r26
     fdc:	9f 91       	pop	r25
     fde:	8f 91       	pop	r24
     fe0:	7f 91       	pop	r23
     fe2:	6f 91       	pop	r22
     fe4:	5f 91       	pop	r21
     fe6:	4f 91       	pop	r20
     fe8:	3f 91       	pop	r19
     fea:	2f 91       	pop	r18
     fec:	0f 90       	pop	r0
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	0f 90       	pop	r0
     ff2:	1f 90       	pop	r1
     ff4:	18 95       	reti

00000ff6 <__vector_15>:

ISR(USART_TXC_vect)
{
     ff6:	1f 92       	push	r1
     ff8:	0f 92       	push	r0
     ffa:	0f b6       	in	r0, 0x3f	; 63
     ffc:	0f 92       	push	r0
     ffe:	11 24       	eor	r1, r1
    1000:	2f 93       	push	r18
    1002:	3f 93       	push	r19
    1004:	4f 93       	push	r20
    1006:	5f 93       	push	r21
    1008:	6f 93       	push	r22
    100a:	7f 93       	push	r23
    100c:	8f 93       	push	r24
    100e:	9f 93       	push	r25
    1010:	af 93       	push	r26
    1012:	bf 93       	push	r27
    1014:	ef 93       	push	r30
    1016:	ff 93       	push	r31
    1018:	df 93       	push	r29
    101a:	cf 93       	push	r28
    101c:	cd b7       	in	r28, 0x3d	; 61
    101e:	de b7       	in	r29, 0x3e	; 62
	if (UART_TX_Fptr!=NULLPTR)
    1020:	80 91 5e 02 	lds	r24, 0x025E
    1024:	90 91 5f 02 	lds	r25, 0x025F
    1028:	00 97       	sbiw	r24, 0x00	; 0
    102a:	29 f0       	breq	.+10     	; 0x1036 <__vector_15+0x40>
	{
		UART_TX_Fptr();
    102c:	e0 91 5e 02 	lds	r30, 0x025E
    1030:	f0 91 5f 02 	lds	r31, 0x025F
    1034:	09 95       	icall
	}
}
    1036:	cf 91       	pop	r28
    1038:	df 91       	pop	r29
    103a:	ff 91       	pop	r31
    103c:	ef 91       	pop	r30
    103e:	bf 91       	pop	r27
    1040:	af 91       	pop	r26
    1042:	9f 91       	pop	r25
    1044:	8f 91       	pop	r24
    1046:	7f 91       	pop	r23
    1048:	6f 91       	pop	r22
    104a:	5f 91       	pop	r21
    104c:	4f 91       	pop	r20
    104e:	3f 91       	pop	r19
    1050:	2f 91       	pop	r18
    1052:	0f 90       	pop	r0
    1054:	0f be       	out	0x3f, r0	; 63
    1056:	0f 90       	pop	r0
    1058:	1f 90       	pop	r1
    105a:	18 95       	reti

0000105c <UART_SendByteNoBlock>:


/****************************************Send and receive functions with no ckecking********************************/

void UART_SendByteNoBlock(uint8 data)
{
    105c:	df 93       	push	r29
    105e:	cf 93       	push	r28
    1060:	0f 92       	push	r0
    1062:	cd b7       	in	r28, 0x3d	; 61
    1064:	de b7       	in	r29, 0x3e	; 62
    1066:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
    1068:	ec e2       	ldi	r30, 0x2C	; 44
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	89 81       	ldd	r24, Y+1	; 0x01
    106e:	80 83       	st	Z, r24
}
    1070:	0f 90       	pop	r0
    1072:	cf 91       	pop	r28
    1074:	df 91       	pop	r29
    1076:	08 95       	ret

00001078 <UART_ReceiveByteNoBlock>:

uint8 UART_ReceiveByteNoBlock(void)
{
    1078:	df 93       	push	r29
    107a:	cf 93       	push	r28
    107c:	cd b7       	in	r28, 0x3d	; 61
    107e:	de b7       	in	r29, 0x3e	; 62
	return UDR;
    1080:	ec e2       	ldi	r30, 0x2C	; 44
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	80 81       	ld	r24, Z
}
    1086:	cf 91       	pop	r28
    1088:	df 91       	pop	r29
    108a:	08 95       	ret

0000108c <UART_SendByte>:
/****************************************Send and receive functions with polling     ********************************/
void UART_SendByte(uint8 data)
{
    108c:	df 93       	push	r29
    108e:	cf 93       	push	r28
    1090:	0f 92       	push	r0
    1092:	cd b7       	in	r28, 0x3d	; 61
    1094:	de b7       	in	r29, 0x3e	; 62
    1096:	89 83       	std	Y+1, r24	; 0x01
	/*UDRE flag is set when the buffer is empty and ready
	for transmitting a new byte so wait until this flag is set to one 
	and it will cleared by hardware when u write  new data to puffer.*/
	while(!(GET_BIT(UCSRA,UDRE)));  
    1098:	eb e2       	ldi	r30, 0x2B	; 43
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	82 95       	swap	r24
    10a0:	86 95       	lsr	r24
    10a2:	87 70       	andi	r24, 0x07	; 7
    10a4:	88 2f       	mov	r24, r24
    10a6:	90 e0       	ldi	r25, 0x00	; 0
    10a8:	81 70       	andi	r24, 0x01	; 1
    10aa:	90 70       	andi	r25, 0x00	; 0
    10ac:	00 97       	sbiw	r24, 0x00	; 0
    10ae:	a1 f3       	breq	.-24     	; 0x1098 <UART_SendByte+0xc>
	UDR = data;
    10b0:	ec e2       	ldi	r30, 0x2C	; 44
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
    10b6:	80 83       	st	Z, r24
}
    10b8:	0f 90       	pop	r0
    10ba:	cf 91       	pop	r28
    10bc:	df 91       	pop	r29
    10be:	08 95       	ret

000010c0 <UART_ReceiveByte>:

uint8 UART_ReceiveByte(void)
{
    10c0:	df 93       	push	r29
    10c2:	cf 93       	push	r28
    10c4:	cd b7       	in	r28, 0x3d	; 61
    10c6:	de b7       	in	r29, 0x3e	; 62
	/*RXC flag is set when the UART receive data so  wait until this flag is set to one
	and it will cleared by hardware when u read the data*/
	while(!(GET_BIT(UCSRA,RXC)));  
    10c8:	eb e2       	ldi	r30, 0x2B	; 43
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	88 23       	and	r24, r24
    10d0:	dc f7       	brge	.-10     	; 0x10c8 <UART_ReceiveByte+0x8>
	return UDR;
    10d2:	ec e2       	ldi	r30, 0x2C	; 44
    10d4:	f0 e0       	ldi	r31, 0x00	; 0
    10d6:	80 81       	ld	r24, Z
}
    10d8:	cf 91       	pop	r28
    10da:	df 91       	pop	r29
    10dc:	08 95       	ret

000010de <UART_Receive_NoBlock>:


uint8 UART_Receive_NoBlock(uint8*pdata)
{
    10de:	df 93       	push	r29
    10e0:	cf 93       	push	r28
    10e2:	00 d0       	rcall	.+0      	; 0x10e4 <UART_Receive_NoBlock+0x6>
    10e4:	0f 92       	push	r0
    10e6:	cd b7       	in	r28, 0x3d	; 61
    10e8:	de b7       	in	r29, 0x3e	; 62
    10ea:	9b 83       	std	Y+3, r25	; 0x03
    10ec:	8a 83       	std	Y+2, r24	; 0x02
	uint8 status=0;
    10ee:	19 82       	std	Y+1, r1	; 0x01
	if(GET_BIT(UCSRA,RXC))
    10f0:	eb e2       	ldi	r30, 0x2B	; 43
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	88 23       	and	r24, r24
    10f8:	4c f4       	brge	.+18     	; 0x110c <UART_Receive_NoBlock+0x2e>
	{
		*pdata=UDR;
    10fa:	ec e2       	ldi	r30, 0x2C	; 44
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	ea 81       	ldd	r30, Y+2	; 0x02
    1102:	fb 81       	ldd	r31, Y+3	; 0x03
    1104:	80 83       	st	Z, r24
		status=1;
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	89 83       	std	Y+1, r24	; 0x01
    110a:	01 c0       	rjmp	.+2      	; 0x110e <UART_Receive_NoBlock+0x30>
	}
	else
	{
	status=0;
    110c:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
    110e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1110:	0f 90       	pop	r0
    1112:	0f 90       	pop	r0
    1114:	0f 90       	pop	r0
    1116:	cf 91       	pop	r28
    1118:	df 91       	pop	r29
    111a:	08 95       	ret

0000111c <ADC_init>:
#include "../../Helpers/Utils.h"
#include "../../MCAL_REGISTERS/Mem_Map32.h"

static void(*adcInterrupt)(void);

void ADC_init(ADC_Config_t *obj){
    111c:	df 93       	push	r29
    111e:	cf 93       	push	r28
    1120:	00 d0       	rcall	.+0      	; 0x1122 <ADC_init+0x6>
    1122:	cd b7       	in	r28, 0x3d	; 61
    1124:	de b7       	in	r29, 0x3e	; 62
    1126:	9a 83       	std	Y+2, r25	; 0x02
    1128:	89 83       	std	Y+1, r24	; 0x01
	
	WRITE_BIT(ADCSRA ,ADEN ,HIGH);//enable adc module
    112a:	a6 e2       	ldi	r26, 0x26	; 38
    112c:	b0 e0       	ldi	r27, 0x00	; 0
    112e:	e6 e2       	ldi	r30, 0x26	; 38
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	80 81       	ld	r24, Z
    1134:	80 68       	ori	r24, 0x80	; 128
    1136:	8c 93       	st	X, r24
	/* select reference voltage */
	if (obj->select_reference_voltage ==VrefAt_AREF_Pin)
    1138:	e9 81       	ldd	r30, Y+1	; 0x01
    113a:	fa 81       	ldd	r31, Y+2	; 0x02
    113c:	80 81       	ld	r24, Z
    113e:	88 23       	and	r24, r24
    1140:	79 f4       	brne	.+30     	; 0x1160 <ADC_init+0x44>
	{
		WRITE_BIT(ADMUX,REFS0 , LOW);
    1142:	a7 e2       	ldi	r26, 0x27	; 39
    1144:	b0 e0       	ldi	r27, 0x00	; 0
    1146:	e7 e2       	ldi	r30, 0x27	; 39
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	8f 7b       	andi	r24, 0xBF	; 191
    114e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX,REFS1, LOW);
    1150:	a7 e2       	ldi	r26, 0x27	; 39
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	e7 e2       	ldi	r30, 0x27	; 39
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	8f 77       	andi	r24, 0x7F	; 127
    115c:	8c 93       	st	X, r24
    115e:	22 c0       	rjmp	.+68     	; 0x11a4 <ADC_init+0x88>
	}
	else if (obj->select_reference_voltage ==VrefAt_AVCC_pin_AREF_pin)
    1160:	e9 81       	ldd	r30, Y+1	; 0x01
    1162:	fa 81       	ldd	r31, Y+2	; 0x02
    1164:	80 81       	ld	r24, Z
    1166:	81 30       	cpi	r24, 0x01	; 1
    1168:	79 f4       	brne	.+30     	; 0x1188 <ADC_init+0x6c>
	{
		WRITE_BIT(ADMUX,REFS0 , HIGH);
    116a:	a7 e2       	ldi	r26, 0x27	; 39
    116c:	b0 e0       	ldi	r27, 0x00	; 0
    116e:	e7 e2       	ldi	r30, 0x27	; 39
    1170:	f0 e0       	ldi	r31, 0x00	; 0
    1172:	80 81       	ld	r24, Z
    1174:	80 64       	ori	r24, 0x40	; 64
    1176:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX,REFS1, LOW);
    1178:	a7 e2       	ldi	r26, 0x27	; 39
    117a:	b0 e0       	ldi	r27, 0x00	; 0
    117c:	e7 e2       	ldi	r30, 0x27	; 39
    117e:	f0 e0       	ldi	r31, 0x00	; 0
    1180:	80 81       	ld	r24, Z
    1182:	8f 77       	andi	r24, 0x7F	; 127
    1184:	8c 93       	st	X, r24
    1186:	0e c0       	rjmp	.+28     	; 0x11a4 <ADC_init+0x88>
	}
	else
	{
	   WRITE_BIT(ADMUX,REFS0 , HIGH);
    1188:	a7 e2       	ldi	r26, 0x27	; 39
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	e7 e2       	ldi	r30, 0x27	; 39
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	80 64       	ori	r24, 0x40	; 64
    1194:	8c 93       	st	X, r24
	   WRITE_BIT(ADMUX,REFS1, HIGH);
    1196:	a7 e2       	ldi	r26, 0x27	; 39
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	e7 e2       	ldi	r30, 0x27	; 39
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	80 68       	ori	r24, 0x80	; 128
    11a2:	8c 93       	st	X, r24
	}
	/*select ADC channel */
	if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_0_ADC0)
    11a4:	e9 81       	ldd	r30, Y+1	; 0x01
    11a6:	fa 81       	ldd	r31, Y+2	; 0x02
    11a8:	81 81       	ldd	r24, Z+1	; 0x01
    11aa:	88 23       	and	r24, r24
    11ac:	21 f5       	brne	.+72     	; 0x11f6 <ADC_init+0xda>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    11ae:	a7 e2       	ldi	r26, 0x27	; 39
    11b0:	b0 e0       	ldi	r27, 0x00	; 0
    11b2:	e7 e2       	ldi	r30, 0x27	; 39
    11b4:	f0 e0       	ldi	r31, 0x00	; 0
    11b6:	80 81       	ld	r24, Z
    11b8:	8e 7f       	andi	r24, 0xFE	; 254
    11ba:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    11bc:	a7 e2       	ldi	r26, 0x27	; 39
    11be:	b0 e0       	ldi	r27, 0x00	; 0
    11c0:	e7 e2       	ldi	r30, 0x27	; 39
    11c2:	f0 e0       	ldi	r31, 0x00	; 0
    11c4:	80 81       	ld	r24, Z
    11c6:	8d 7f       	andi	r24, 0xFD	; 253
    11c8:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    11ca:	a7 e2       	ldi	r26, 0x27	; 39
    11cc:	b0 e0       	ldi	r27, 0x00	; 0
    11ce:	e7 e2       	ldi	r30, 0x27	; 39
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 81       	ld	r24, Z
    11d4:	8b 7f       	andi	r24, 0xFB	; 251
    11d6:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    11d8:	a7 e2       	ldi	r26, 0x27	; 39
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e7 e2       	ldi	r30, 0x27	; 39
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	87 7f       	andi	r24, 0xF7	; 247
    11e4:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    11e6:	a7 e2       	ldi	r26, 0x27	; 39
    11e8:	b0 e0       	ldi	r27, 0x00	; 0
    11ea:	e7 e2       	ldi	r30, 0x27	; 39
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	80 81       	ld	r24, Z
    11f0:	8f 7e       	andi	r24, 0xEF	; 239
    11f2:	8c 93       	st	X, r24
    11f4:	1e c1       	rjmp	.+572    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_1_ADC1)
    11f6:	e9 81       	ldd	r30, Y+1	; 0x01
    11f8:	fa 81       	ldd	r31, Y+2	; 0x02
    11fa:	81 81       	ldd	r24, Z+1	; 0x01
    11fc:	81 30       	cpi	r24, 0x01	; 1
    11fe:	21 f5       	brne	.+72     	; 0x1248 <ADC_init+0x12c>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1200:	a7 e2       	ldi	r26, 0x27	; 39
    1202:	b0 e0       	ldi	r27, 0x00	; 0
    1204:	e7 e2       	ldi	r30, 0x27	; 39
    1206:	f0 e0       	ldi	r31, 0x00	; 0
    1208:	80 81       	ld	r24, Z
    120a:	81 60       	ori	r24, 0x01	; 1
    120c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    120e:	a7 e2       	ldi	r26, 0x27	; 39
    1210:	b0 e0       	ldi	r27, 0x00	; 0
    1212:	e7 e2       	ldi	r30, 0x27	; 39
    1214:	f0 e0       	ldi	r31, 0x00	; 0
    1216:	80 81       	ld	r24, Z
    1218:	8d 7f       	andi	r24, 0xFD	; 253
    121a:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    121c:	a7 e2       	ldi	r26, 0x27	; 39
    121e:	b0 e0       	ldi	r27, 0x00	; 0
    1220:	e7 e2       	ldi	r30, 0x27	; 39
    1222:	f0 e0       	ldi	r31, 0x00	; 0
    1224:	80 81       	ld	r24, Z
    1226:	8b 7f       	andi	r24, 0xFB	; 251
    1228:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    122a:	a7 e2       	ldi	r26, 0x27	; 39
    122c:	b0 e0       	ldi	r27, 0x00	; 0
    122e:	e7 e2       	ldi	r30, 0x27	; 39
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	80 81       	ld	r24, Z
    1234:	87 7f       	andi	r24, 0xF7	; 247
    1236:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1238:	a7 e2       	ldi	r26, 0x27	; 39
    123a:	b0 e0       	ldi	r27, 0x00	; 0
    123c:	e7 e2       	ldi	r30, 0x27	; 39
    123e:	f0 e0       	ldi	r31, 0x00	; 0
    1240:	80 81       	ld	r24, Z
    1242:	8f 7e       	andi	r24, 0xEF	; 239
    1244:	8c 93       	st	X, r24
    1246:	f5 c0       	rjmp	.+490    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_2_ADC2)
    1248:	e9 81       	ldd	r30, Y+1	; 0x01
    124a:	fa 81       	ldd	r31, Y+2	; 0x02
    124c:	81 81       	ldd	r24, Z+1	; 0x01
    124e:	82 30       	cpi	r24, 0x02	; 2
    1250:	21 f5       	brne	.+72     	; 0x129a <ADC_init+0x17e>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    1252:	a7 e2       	ldi	r26, 0x27	; 39
    1254:	b0 e0       	ldi	r27, 0x00	; 0
    1256:	e7 e2       	ldi	r30, 0x27	; 39
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	80 81       	ld	r24, Z
    125c:	8e 7f       	andi	r24, 0xFE	; 254
    125e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    1260:	a7 e2       	ldi	r26, 0x27	; 39
    1262:	b0 e0       	ldi	r27, 0x00	; 0
    1264:	e7 e2       	ldi	r30, 0x27	; 39
    1266:	f0 e0       	ldi	r31, 0x00	; 0
    1268:	80 81       	ld	r24, Z
    126a:	82 60       	ori	r24, 0x02	; 2
    126c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    126e:	a7 e2       	ldi	r26, 0x27	; 39
    1270:	b0 e0       	ldi	r27, 0x00	; 0
    1272:	e7 e2       	ldi	r30, 0x27	; 39
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	80 81       	ld	r24, Z
    1278:	8b 7f       	andi	r24, 0xFB	; 251
    127a:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    127c:	a7 e2       	ldi	r26, 0x27	; 39
    127e:	b0 e0       	ldi	r27, 0x00	; 0
    1280:	e7 e2       	ldi	r30, 0x27	; 39
    1282:	f0 e0       	ldi	r31, 0x00	; 0
    1284:	80 81       	ld	r24, Z
    1286:	87 7f       	andi	r24, 0xF7	; 247
    1288:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    128a:	a7 e2       	ldi	r26, 0x27	; 39
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	e7 e2       	ldi	r30, 0x27	; 39
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	8f 7e       	andi	r24, 0xEF	; 239
    1296:	8c 93       	st	X, r24
    1298:	cc c0       	rjmp	.+408    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_3_ADC3)
    129a:	e9 81       	ldd	r30, Y+1	; 0x01
    129c:	fa 81       	ldd	r31, Y+2	; 0x02
    129e:	81 81       	ldd	r24, Z+1	; 0x01
    12a0:	83 30       	cpi	r24, 0x03	; 3
    12a2:	21 f5       	brne	.+72     	; 0x12ec <ADC_init+0x1d0>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    12a4:	a7 e2       	ldi	r26, 0x27	; 39
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	e7 e2       	ldi	r30, 0x27	; 39
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	81 60       	ori	r24, 0x01	; 1
    12b0:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    12b2:	a7 e2       	ldi	r26, 0x27	; 39
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	e7 e2       	ldi	r30, 0x27	; 39
    12b8:	f0 e0       	ldi	r31, 0x00	; 0
    12ba:	80 81       	ld	r24, Z
    12bc:	82 60       	ori	r24, 0x02	; 2
    12be:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    12c0:	a7 e2       	ldi	r26, 0x27	; 39
    12c2:	b0 e0       	ldi	r27, 0x00	; 0
    12c4:	e7 e2       	ldi	r30, 0x27	; 39
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	8b 7f       	andi	r24, 0xFB	; 251
    12cc:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    12ce:	a7 e2       	ldi	r26, 0x27	; 39
    12d0:	b0 e0       	ldi	r27, 0x00	; 0
    12d2:	e7 e2       	ldi	r30, 0x27	; 39
    12d4:	f0 e0       	ldi	r31, 0x00	; 0
    12d6:	80 81       	ld	r24, Z
    12d8:	87 7f       	andi	r24, 0xF7	; 247
    12da:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    12dc:	a7 e2       	ldi	r26, 0x27	; 39
    12de:	b0 e0       	ldi	r27, 0x00	; 0
    12e0:	e7 e2       	ldi	r30, 0x27	; 39
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	80 81       	ld	r24, Z
    12e6:	8f 7e       	andi	r24, 0xEF	; 239
    12e8:	8c 93       	st	X, r24
    12ea:	a3 c0       	rjmp	.+326    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_4_ADC4)
    12ec:	e9 81       	ldd	r30, Y+1	; 0x01
    12ee:	fa 81       	ldd	r31, Y+2	; 0x02
    12f0:	81 81       	ldd	r24, Z+1	; 0x01
    12f2:	84 30       	cpi	r24, 0x04	; 4
    12f4:	21 f5       	brne	.+72     	; 0x133e <ADC_init+0x222>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    12f6:	a7 e2       	ldi	r26, 0x27	; 39
    12f8:	b0 e0       	ldi	r27, 0x00	; 0
    12fa:	e7 e2       	ldi	r30, 0x27	; 39
    12fc:	f0 e0       	ldi	r31, 0x00	; 0
    12fe:	80 81       	ld	r24, Z
    1300:	8e 7f       	andi	r24, 0xFE	; 254
    1302:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    1304:	a7 e2       	ldi	r26, 0x27	; 39
    1306:	b0 e0       	ldi	r27, 0x00	; 0
    1308:	e7 e2       	ldi	r30, 0x27	; 39
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	8d 7f       	andi	r24, 0xFD	; 253
    1310:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1312:	a7 e2       	ldi	r26, 0x27	; 39
    1314:	b0 e0       	ldi	r27, 0x00	; 0
    1316:	e7 e2       	ldi	r30, 0x27	; 39
    1318:	f0 e0       	ldi	r31, 0x00	; 0
    131a:	80 81       	ld	r24, Z
    131c:	84 60       	ori	r24, 0x04	; 4
    131e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1320:	a7 e2       	ldi	r26, 0x27	; 39
    1322:	b0 e0       	ldi	r27, 0x00	; 0
    1324:	e7 e2       	ldi	r30, 0x27	; 39
    1326:	f0 e0       	ldi	r31, 0x00	; 0
    1328:	80 81       	ld	r24, Z
    132a:	87 7f       	andi	r24, 0xF7	; 247
    132c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    132e:	a7 e2       	ldi	r26, 0x27	; 39
    1330:	b0 e0       	ldi	r27, 0x00	; 0
    1332:	e7 e2       	ldi	r30, 0x27	; 39
    1334:	f0 e0       	ldi	r31, 0x00	; 0
    1336:	80 81       	ld	r24, Z
    1338:	8f 7e       	andi	r24, 0xEF	; 239
    133a:	8c 93       	st	X, r24
    133c:	7a c0       	rjmp	.+244    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_5_ADC5)
    133e:	e9 81       	ldd	r30, Y+1	; 0x01
    1340:	fa 81       	ldd	r31, Y+2	; 0x02
    1342:	81 81       	ldd	r24, Z+1	; 0x01
    1344:	85 30       	cpi	r24, 0x05	; 5
    1346:	21 f5       	brne	.+72     	; 0x1390 <ADC_init+0x274>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1348:	a7 e2       	ldi	r26, 0x27	; 39
    134a:	b0 e0       	ldi	r27, 0x00	; 0
    134c:	e7 e2       	ldi	r30, 0x27	; 39
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	81 60       	ori	r24, 0x01	; 1
    1354:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    1356:	a7 e2       	ldi	r26, 0x27	; 39
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	e7 e2       	ldi	r30, 0x27	; 39
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	8d 7f       	andi	r24, 0xFD	; 253
    1362:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1364:	a7 e2       	ldi	r26, 0x27	; 39
    1366:	b0 e0       	ldi	r27, 0x00	; 0
    1368:	e7 e2       	ldi	r30, 0x27	; 39
    136a:	f0 e0       	ldi	r31, 0x00	; 0
    136c:	80 81       	ld	r24, Z
    136e:	84 60       	ori	r24, 0x04	; 4
    1370:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1372:	a7 e2       	ldi	r26, 0x27	; 39
    1374:	b0 e0       	ldi	r27, 0x00	; 0
    1376:	e7 e2       	ldi	r30, 0x27	; 39
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	80 81       	ld	r24, Z
    137c:	87 7f       	andi	r24, 0xF7	; 247
    137e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1380:	a7 e2       	ldi	r26, 0x27	; 39
    1382:	b0 e0       	ldi	r27, 0x00	; 0
    1384:	e7 e2       	ldi	r30, 0x27	; 39
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	8f 7e       	andi	r24, 0xEF	; 239
    138c:	8c 93       	st	X, r24
    138e:	51 c0       	rjmp	.+162    	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_6_ADC6)
    1390:	e9 81       	ldd	r30, Y+1	; 0x01
    1392:	fa 81       	ldd	r31, Y+2	; 0x02
    1394:	81 81       	ldd	r24, Z+1	; 0x01
    1396:	86 30       	cpi	r24, 0x06	; 6
    1398:	21 f5       	brne	.+72     	; 0x13e2 <ADC_init+0x2c6>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    139a:	a7 e2       	ldi	r26, 0x27	; 39
    139c:	b0 e0       	ldi	r27, 0x00	; 0
    139e:	e7 e2       	ldi	r30, 0x27	; 39
    13a0:	f0 e0       	ldi	r31, 0x00	; 0
    13a2:	80 81       	ld	r24, Z
    13a4:	8e 7f       	andi	r24, 0xFE	; 254
    13a6:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    13a8:	a7 e2       	ldi	r26, 0x27	; 39
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	e7 e2       	ldi	r30, 0x27	; 39
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	82 60       	ori	r24, 0x02	; 2
    13b4:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    13b6:	a7 e2       	ldi	r26, 0x27	; 39
    13b8:	b0 e0       	ldi	r27, 0x00	; 0
    13ba:	e7 e2       	ldi	r30, 0x27	; 39
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	84 60       	ori	r24, 0x04	; 4
    13c2:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    13c4:	a7 e2       	ldi	r26, 0x27	; 39
    13c6:	b0 e0       	ldi	r27, 0x00	; 0
    13c8:	e7 e2       	ldi	r30, 0x27	; 39
    13ca:	f0 e0       	ldi	r31, 0x00	; 0
    13cc:	80 81       	ld	r24, Z
    13ce:	87 7f       	andi	r24, 0xF7	; 247
    13d0:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    13d2:	a7 e2       	ldi	r26, 0x27	; 39
    13d4:	b0 e0       	ldi	r27, 0x00	; 0
    13d6:	e7 e2       	ldi	r30, 0x27	; 39
    13d8:	f0 e0       	ldi	r31, 0x00	; 0
    13da:	80 81       	ld	r24, Z
    13dc:	8f 7e       	andi	r24, 0xEF	; 239
    13de:	8c 93       	st	X, r24
    13e0:	28 c0       	rjmp	.+80     	; 0x1432 <ADC_init+0x316>
	}
	else if (obj->select_ADC_channel == Single_Ended_Input_On_Channel_7_ADC7)
    13e2:	e9 81       	ldd	r30, Y+1	; 0x01
    13e4:	fa 81       	ldd	r31, Y+2	; 0x02
    13e6:	81 81       	ldd	r24, Z+1	; 0x01
    13e8:	87 30       	cpi	r24, 0x07	; 7
    13ea:	19 f5       	brne	.+70     	; 0x1432 <ADC_init+0x316>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    13ec:	a7 e2       	ldi	r26, 0x27	; 39
    13ee:	b0 e0       	ldi	r27, 0x00	; 0
    13f0:	e7 e2       	ldi	r30, 0x27	; 39
    13f2:	f0 e0       	ldi	r31, 0x00	; 0
    13f4:	80 81       	ld	r24, Z
    13f6:	81 60       	ori	r24, 0x01	; 1
    13f8:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    13fa:	a7 e2       	ldi	r26, 0x27	; 39
    13fc:	b0 e0       	ldi	r27, 0x00	; 0
    13fe:	e7 e2       	ldi	r30, 0x27	; 39
    1400:	f0 e0       	ldi	r31, 0x00	; 0
    1402:	80 81       	ld	r24, Z
    1404:	82 60       	ori	r24, 0x02	; 2
    1406:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1408:	a7 e2       	ldi	r26, 0x27	; 39
    140a:	b0 e0       	ldi	r27, 0x00	; 0
    140c:	e7 e2       	ldi	r30, 0x27	; 39
    140e:	f0 e0       	ldi	r31, 0x00	; 0
    1410:	80 81       	ld	r24, Z
    1412:	84 60       	ori	r24, 0x04	; 4
    1414:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1416:	a7 e2       	ldi	r26, 0x27	; 39
    1418:	b0 e0       	ldi	r27, 0x00	; 0
    141a:	e7 e2       	ldi	r30, 0x27	; 39
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	87 7f       	andi	r24, 0xF7	; 247
    1422:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1424:	a7 e2       	ldi	r26, 0x27	; 39
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	e7 e2       	ldi	r30, 0x27	; 39
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	8f 7e       	andi	r24, 0xEF	; 239
    1430:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , HIGH);
	}
	#endif
	
	// select prescaler
	if (obj->select_ADC_prescaler == DivisionBy_2)
    1432:	e9 81       	ldd	r30, Y+1	; 0x01
    1434:	fa 81       	ldd	r31, Y+2	; 0x02
    1436:	82 81       	ldd	r24, Z+2	; 0x02
    1438:	88 23       	and	r24, r24
    143a:	b1 f4       	brne	.+44     	; 0x1468 <ADC_init+0x34c>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    143c:	a6 e2       	ldi	r26, 0x26	; 38
    143e:	b0 e0       	ldi	r27, 0x00	; 0
    1440:	e6 e2       	ldi	r30, 0x26	; 38
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	80 81       	ld	r24, Z
    1446:	81 60       	ori	r24, 0x01	; 1
    1448:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    144a:	a6 e2       	ldi	r26, 0x26	; 38
    144c:	b0 e0       	ldi	r27, 0x00	; 0
    144e:	e6 e2       	ldi	r30, 0x26	; 38
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	8d 7f       	andi	r24, 0xFD	; 253
    1456:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    1458:	a6 e2       	ldi	r26, 0x26	; 38
    145a:	b0 e0       	ldi	r27, 0x00	; 0
    145c:	e6 e2       	ldi	r30, 0x26	; 38
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	8b 7f       	andi	r24, 0xFB	; 251
    1464:	8c 93       	st	X, r24
    1466:	9c c0       	rjmp	.+312    	; 0x15a0 <ADC_init+0x484>
	}
	else if (obj->select_ADC_prescaler == DivisionBy_4)
    1468:	e9 81       	ldd	r30, Y+1	; 0x01
    146a:	fa 81       	ldd	r31, Y+2	; 0x02
    146c:	82 81       	ldd	r24, Z+2	; 0x02
    146e:	81 30       	cpi	r24, 0x01	; 1
    1470:	b1 f4       	brne	.+44     	; 0x149e <ADC_init+0x382>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    1472:	a6 e2       	ldi	r26, 0x26	; 38
    1474:	b0 e0       	ldi	r27, 0x00	; 0
    1476:	e6 e2       	ldi	r30, 0x26	; 38
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	80 81       	ld	r24, Z
    147c:	8e 7f       	andi	r24, 0xFE	; 254
    147e:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    1480:	a6 e2       	ldi	r26, 0x26	; 38
    1482:	b0 e0       	ldi	r27, 0x00	; 0
    1484:	e6 e2       	ldi	r30, 0x26	; 38
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 81       	ld	r24, Z
    148a:	82 60       	ori	r24, 0x02	; 2
    148c:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    148e:	a6 e2       	ldi	r26, 0x26	; 38
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	e6 e2       	ldi	r30, 0x26	; 38
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	8b 7f       	andi	r24, 0xFB	; 251
    149a:	8c 93       	st	X, r24
    149c:	81 c0       	rjmp	.+258    	; 0x15a0 <ADC_init+0x484>
	}
	else if (obj->select_ADC_prescaler == DivisionBy_8)
    149e:	e9 81       	ldd	r30, Y+1	; 0x01
    14a0:	fa 81       	ldd	r31, Y+2	; 0x02
    14a2:	82 81       	ldd	r24, Z+2	; 0x02
    14a4:	82 30       	cpi	r24, 0x02	; 2
    14a6:	b1 f4       	brne	.+44     	; 0x14d4 <ADC_init+0x3b8>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    14a8:	a6 e2       	ldi	r26, 0x26	; 38
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	e6 e2       	ldi	r30, 0x26	; 38
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	81 60       	ori	r24, 0x01	; 1
    14b4:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    14b6:	a6 e2       	ldi	r26, 0x26	; 38
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	e6 e2       	ldi	r30, 0x26	; 38
    14bc:	f0 e0       	ldi	r31, 0x00	; 0
    14be:	80 81       	ld	r24, Z
    14c0:	82 60       	ori	r24, 0x02	; 2
    14c2:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    14c4:	a6 e2       	ldi	r26, 0x26	; 38
    14c6:	b0 e0       	ldi	r27, 0x00	; 0
    14c8:	e6 e2       	ldi	r30, 0x26	; 38
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	8b 7f       	andi	r24, 0xFB	; 251
    14d0:	8c 93       	st	X, r24
    14d2:	66 c0       	rjmp	.+204    	; 0x15a0 <ADC_init+0x484>
	}
	else if (obj->select_ADC_prescaler == DivisionBy_16)
    14d4:	e9 81       	ldd	r30, Y+1	; 0x01
    14d6:	fa 81       	ldd	r31, Y+2	; 0x02
    14d8:	82 81       	ldd	r24, Z+2	; 0x02
    14da:	83 30       	cpi	r24, 0x03	; 3
    14dc:	b1 f4       	brne	.+44     	; 0x150a <ADC_init+0x3ee>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    14de:	a6 e2       	ldi	r26, 0x26	; 38
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	e6 e2       	ldi	r30, 0x26	; 38
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	8e 7f       	andi	r24, 0xFE	; 254
    14ea:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    14ec:	a6 e2       	ldi	r26, 0x26	; 38
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	e6 e2       	ldi	r30, 0x26	; 38
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	8d 7f       	andi	r24, 0xFD	; 253
    14f8:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    14fa:	a6 e2       	ldi	r26, 0x26	; 38
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	e6 e2       	ldi	r30, 0x26	; 38
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	84 60       	ori	r24, 0x04	; 4
    1506:	8c 93       	st	X, r24
    1508:	4b c0       	rjmp	.+150    	; 0x15a0 <ADC_init+0x484>
	}

	else if (obj->select_ADC_prescaler == DivisionBy_64)
    150a:	e9 81       	ldd	r30, Y+1	; 0x01
    150c:	fa 81       	ldd	r31, Y+2	; 0x02
    150e:	82 81       	ldd	r24, Z+2	; 0x02
    1510:	85 30       	cpi	r24, 0x05	; 5
    1512:	b1 f4       	brne	.+44     	; 0x1540 <ADC_init+0x424>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    1514:	a6 e2       	ldi	r26, 0x26	; 38
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	e6 e2       	ldi	r30, 0x26	; 38
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	8e 7f       	andi	r24, 0xFE	; 254
    1520:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    1522:	a6 e2       	ldi	r26, 0x26	; 38
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	e6 e2       	ldi	r30, 0x26	; 38
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	82 60       	ori	r24, 0x02	; 2
    152e:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    1530:	a6 e2       	ldi	r26, 0x26	; 38
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	e6 e2       	ldi	r30, 0x26	; 38
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	84 60       	ori	r24, 0x04	; 4
    153c:	8c 93       	st	X, r24
    153e:	30 c0       	rjmp	.+96     	; 0x15a0 <ADC_init+0x484>
	}
	else if (obj->select_ADC_prescaler == DivisionBy_128)
    1540:	e9 81       	ldd	r30, Y+1	; 0x01
    1542:	fa 81       	ldd	r31, Y+2	; 0x02
    1544:	82 81       	ldd	r24, Z+2	; 0x02
    1546:	86 30       	cpi	r24, 0x06	; 6
    1548:	b1 f4       	brne	.+44     	; 0x1576 <ADC_init+0x45a>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    154a:	a6 e2       	ldi	r26, 0x26	; 38
    154c:	b0 e0       	ldi	r27, 0x00	; 0
    154e:	e6 e2       	ldi	r30, 0x26	; 38
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	80 81       	ld	r24, Z
    1554:	81 60       	ori	r24, 0x01	; 1
    1556:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    1558:	a6 e2       	ldi	r26, 0x26	; 38
    155a:	b0 e0       	ldi	r27, 0x00	; 0
    155c:	e6 e2       	ldi	r30, 0x26	; 38
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	82 60       	ori	r24, 0x02	; 2
    1564:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    1566:	a6 e2       	ldi	r26, 0x26	; 38
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	e6 e2       	ldi	r30, 0x26	; 38
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	84 60       	ori	r24, 0x04	; 4
    1572:	8c 93       	st	X, r24
    1574:	15 c0       	rjmp	.+42     	; 0x15a0 <ADC_init+0x484>
	}
	else
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    1576:	a6 e2       	ldi	r26, 0x26	; 38
    1578:	b0 e0       	ldi	r27, 0x00	; 0
    157a:	e6 e2       	ldi	r30, 0x26	; 38
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	80 81       	ld	r24, Z
    1580:	8e 7f       	andi	r24, 0xFE	; 254
    1582:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    1584:	a6 e2       	ldi	r26, 0x26	; 38
    1586:	b0 e0       	ldi	r27, 0x00	; 0
    1588:	e6 e2       	ldi	r30, 0x26	; 38
    158a:	f0 e0       	ldi	r31, 0x00	; 0
    158c:	80 81       	ld	r24, Z
    158e:	8d 7f       	andi	r24, 0xFD	; 253
    1590:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    1592:	a6 e2       	ldi	r26, 0x26	; 38
    1594:	b0 e0       	ldi	r27, 0x00	; 0
    1596:	e6 e2       	ldi	r30, 0x26	; 38
    1598:	f0 e0       	ldi	r31, 0x00	; 0
    159a:	80 81       	ld	r24, Z
    159c:	8b 7f       	andi	r24, 0xFB	; 251
    159e:	8c 93       	st	X, r24
	}
	if (obj->select_AutoTrigger_source == AutoTriggerIS_Disabled)
    15a0:	e9 81       	ldd	r30, Y+1	; 0x01
    15a2:	fa 81       	ldd	r31, Y+2	; 0x02
    15a4:	83 81       	ldd	r24, Z+3	; 0x03
    15a6:	88 23       	and	r24, r24
    15a8:	41 f4       	brne	.+16     	; 0x15ba <ADC_init+0x49e>
	{
		WRITE_BIT(ADCSRA , 5 , LOW);  // disable auto trigger
    15aa:	a6 e2       	ldi	r26, 0x26	; 38
    15ac:	b0 e0       	ldi	r27, 0x00	; 0
    15ae:	e6 e2       	ldi	r30, 0x26	; 38
    15b0:	f0 e0       	ldi	r31, 0x00	; 0
    15b2:	80 81       	ld	r24, Z
    15b4:	8f 7d       	andi	r24, 0xDF	; 223
    15b6:	8c 93       	st	X, r24
    15b8:	d7 c0       	rjmp	.+430    	; 0x1768 <ADC_init+0x64c>
	}
	// Auto Trigger select
	#ifdef ENABLE_AUTO_TRIGGER_SOURCE
	else if (obj->select_AutoTrigger_source == Free_Running_Mode)
    15ba:	e9 81       	ldd	r30, Y+1	; 0x01
    15bc:	fa 81       	ldd	r31, Y+2	; 0x02
    15be:	83 81       	ldd	r24, Z+3	; 0x03
    15c0:	81 30       	cpi	r24, 0x01	; 1
    15c2:	b1 f4       	brne	.+44     	; 0x15f0 <ADC_init+0x4d4>
	{
		
		WRITE_BIT(SFIOR , 5 , LOW);
    15c4:	a0 e5       	ldi	r26, 0x50	; 80
    15c6:	b0 e0       	ldi	r27, 0x00	; 0
    15c8:	e0 e5       	ldi	r30, 0x50	; 80
    15ca:	f0 e0       	ldi	r31, 0x00	; 0
    15cc:	80 81       	ld	r24, Z
    15ce:	8f 7d       	andi	r24, 0xDF	; 223
    15d0:	8c 93       	st	X, r24
		WRITE_BIT(SFIOR , 6 , LOW);
    15d2:	a0 e5       	ldi	r26, 0x50	; 80
    15d4:	b0 e0       	ldi	r27, 0x00	; 0
    15d6:	e0 e5       	ldi	r30, 0x50	; 80
    15d8:	f0 e0       	ldi	r31, 0x00	; 0
    15da:	80 81       	ld	r24, Z
    15dc:	8f 7b       	andi	r24, 0xBF	; 191
    15de:	8c 93       	st	X, r24
		WRITE_BIT(SFIOR , 7, LOW);
    15e0:	a0 e5       	ldi	r26, 0x50	; 80
    15e2:	b0 e0       	ldi	r27, 0x00	; 0
    15e4:	e0 e5       	ldi	r30, 0x50	; 80
    15e6:	f0 e0       	ldi	r31, 0x00	; 0
    15e8:	80 81       	ld	r24, Z
    15ea:	8f 77       	andi	r24, 0x7F	; 127
    15ec:	8c 93       	st	X, r24
    15ee:	bc c0       	rjmp	.+376    	; 0x1768 <ADC_init+0x64c>
	}
	
	else{
		
		
		if (obj->select_AutoTrigger_source == Analog_Comparator)
    15f0:	e9 81       	ldd	r30, Y+1	; 0x01
    15f2:	fa 81       	ldd	r31, Y+2	; 0x02
    15f4:	83 81       	ldd	r24, Z+3	; 0x03
    15f6:	82 30       	cpi	r24, 0x02	; 2
    15f8:	b1 f4       	brne	.+44     	; 0x1626 <ADC_init+0x50a>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    15fa:	a0 e5       	ldi	r26, 0x50	; 80
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	e0 e5       	ldi	r30, 0x50	; 80
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	80 62       	ori	r24, 0x20	; 32
    1606:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    1608:	a0 e5       	ldi	r26, 0x50	; 80
    160a:	b0 e0       	ldi	r27, 0x00	; 0
    160c:	e0 e5       	ldi	r30, 0x50	; 80
    160e:	f0 e0       	ldi	r31, 0x00	; 0
    1610:	80 81       	ld	r24, Z
    1612:	8f 7b       	andi	r24, 0xBF	; 191
    1614:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    1616:	a0 e5       	ldi	r26, 0x50	; 80
    1618:	b0 e0       	ldi	r27, 0x00	; 0
    161a:	e0 e5       	ldi	r30, 0x50	; 80
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	80 81       	ld	r24, Z
    1620:	8f 77       	andi	r24, 0x7F	; 127
    1622:	8c 93       	st	X, r24
    1624:	a1 c0       	rjmp	.+322    	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == External_Interrupt_Request_0)
    1626:	e9 81       	ldd	r30, Y+1	; 0x01
    1628:	fa 81       	ldd	r31, Y+2	; 0x02
    162a:	83 81       	ldd	r24, Z+3	; 0x03
    162c:	83 30       	cpi	r24, 0x03	; 3
    162e:	b1 f4       	brne	.+44     	; 0x165c <ADC_init+0x540>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    1630:	a0 e5       	ldi	r26, 0x50	; 80
    1632:	b0 e0       	ldi	r27, 0x00	; 0
    1634:	e0 e5       	ldi	r30, 0x50	; 80
    1636:	f0 e0       	ldi	r31, 0x00	; 0
    1638:	80 81       	ld	r24, Z
    163a:	8f 7d       	andi	r24, 0xDF	; 223
    163c:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    163e:	a0 e5       	ldi	r26, 0x50	; 80
    1640:	b0 e0       	ldi	r27, 0x00	; 0
    1642:	e0 e5       	ldi	r30, 0x50	; 80
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	80 81       	ld	r24, Z
    1648:	80 64       	ori	r24, 0x40	; 64
    164a:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    164c:	a0 e5       	ldi	r26, 0x50	; 80
    164e:	b0 e0       	ldi	r27, 0x00	; 0
    1650:	e0 e5       	ldi	r30, 0x50	; 80
    1652:	f0 e0       	ldi	r31, 0x00	; 0
    1654:	80 81       	ld	r24, Z
    1656:	8f 77       	andi	r24, 0x7F	; 127
    1658:	8c 93       	st	X, r24
    165a:	86 c0       	rjmp	.+268    	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == Timer_Counter0_Compare_Match)
    165c:	e9 81       	ldd	r30, Y+1	; 0x01
    165e:	fa 81       	ldd	r31, Y+2	; 0x02
    1660:	83 81       	ldd	r24, Z+3	; 0x03
    1662:	84 30       	cpi	r24, 0x04	; 4
    1664:	b1 f4       	brne	.+44     	; 0x1692 <ADC_init+0x576>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    1666:	a0 e5       	ldi	r26, 0x50	; 80
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	e0 e5       	ldi	r30, 0x50	; 80
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	80 62       	ori	r24, 0x20	; 32
    1672:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1674:	a0 e5       	ldi	r26, 0x50	; 80
    1676:	b0 e0       	ldi	r27, 0x00	; 0
    1678:	e0 e5       	ldi	r30, 0x50	; 80
    167a:	f0 e0       	ldi	r31, 0x00	; 0
    167c:	80 81       	ld	r24, Z
    167e:	80 64       	ori	r24, 0x40	; 64
    1680:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    1682:	a0 e5       	ldi	r26, 0x50	; 80
    1684:	b0 e0       	ldi	r27, 0x00	; 0
    1686:	e0 e5       	ldi	r30, 0x50	; 80
    1688:	f0 e0       	ldi	r31, 0x00	; 0
    168a:	80 81       	ld	r24, Z
    168c:	8f 77       	andi	r24, 0x7F	; 127
    168e:	8c 93       	st	X, r24
    1690:	6b c0       	rjmp	.+214    	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == Timer_Counter0_Overflow)
    1692:	e9 81       	ldd	r30, Y+1	; 0x01
    1694:	fa 81       	ldd	r31, Y+2	; 0x02
    1696:	83 81       	ldd	r24, Z+3	; 0x03
    1698:	85 30       	cpi	r24, 0x05	; 5
    169a:	b1 f4       	brne	.+44     	; 0x16c8 <ADC_init+0x5ac>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    169c:	a0 e5       	ldi	r26, 0x50	; 80
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e0 e5       	ldi	r30, 0x50	; 80
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	8f 7d       	andi	r24, 0xDF	; 223
    16a8:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    16aa:	a0 e5       	ldi	r26, 0x50	; 80
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e0 e5       	ldi	r30, 0x50	; 80
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	8f 7b       	andi	r24, 0xBF	; 191
    16b6:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    16b8:	a0 e5       	ldi	r26, 0x50	; 80
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	e0 e5       	ldi	r30, 0x50	; 80
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	80 68       	ori	r24, 0x80	; 128
    16c4:	8c 93       	st	X, r24
    16c6:	50 c0       	rjmp	.+160    	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == Timer_Counter_Compare_Match_B)
    16c8:	e9 81       	ldd	r30, Y+1	; 0x01
    16ca:	fa 81       	ldd	r31, Y+2	; 0x02
    16cc:	83 81       	ldd	r24, Z+3	; 0x03
    16ce:	86 30       	cpi	r24, 0x06	; 6
    16d0:	b1 f4       	brne	.+44     	; 0x16fe <ADC_init+0x5e2>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    16d2:	a0 e5       	ldi	r26, 0x50	; 80
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	e0 e5       	ldi	r30, 0x50	; 80
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	80 62       	ori	r24, 0x20	; 32
    16de:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    16e0:	a0 e5       	ldi	r26, 0x50	; 80
    16e2:	b0 e0       	ldi	r27, 0x00	; 0
    16e4:	e0 e5       	ldi	r30, 0x50	; 80
    16e6:	f0 e0       	ldi	r31, 0x00	; 0
    16e8:	80 81       	ld	r24, Z
    16ea:	8f 7b       	andi	r24, 0xBF	; 191
    16ec:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    16ee:	a0 e5       	ldi	r26, 0x50	; 80
    16f0:	b0 e0       	ldi	r27, 0x00	; 0
    16f2:	e0 e5       	ldi	r30, 0x50	; 80
    16f4:	f0 e0       	ldi	r31, 0x00	; 0
    16f6:	80 81       	ld	r24, Z
    16f8:	80 68       	ori	r24, 0x80	; 128
    16fa:	8c 93       	st	X, r24
    16fc:	35 c0       	rjmp	.+106    	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == Timer_Counter1_Overflow)
    16fe:	e9 81       	ldd	r30, Y+1	; 0x01
    1700:	fa 81       	ldd	r31, Y+2	; 0x02
    1702:	83 81       	ldd	r24, Z+3	; 0x03
    1704:	87 30       	cpi	r24, 0x07	; 7
    1706:	b1 f4       	brne	.+44     	; 0x1734 <ADC_init+0x618>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    1708:	a0 e5       	ldi	r26, 0x50	; 80
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e0 e5       	ldi	r30, 0x50	; 80
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8f 7d       	andi	r24, 0xDF	; 223
    1714:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1716:	a0 e5       	ldi	r26, 0x50	; 80
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e0 e5       	ldi	r30, 0x50	; 80
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	80 64       	ori	r24, 0x40	; 64
    1722:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    1724:	a0 e5       	ldi	r26, 0x50	; 80
    1726:	b0 e0       	ldi	r27, 0x00	; 0
    1728:	e0 e5       	ldi	r30, 0x50	; 80
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	80 68       	ori	r24, 0x80	; 128
    1730:	8c 93       	st	X, r24
    1732:	1a c0       	rjmp	.+52     	; 0x1768 <ADC_init+0x64c>
		}
		else if (obj->select_AutoTrigger_source == Timer_Counter1_Capture_Event)
    1734:	e9 81       	ldd	r30, Y+1	; 0x01
    1736:	fa 81       	ldd	r31, Y+2	; 0x02
    1738:	83 81       	ldd	r24, Z+3	; 0x03
    173a:	88 30       	cpi	r24, 0x08	; 8
    173c:	a9 f4       	brne	.+42     	; 0x1768 <ADC_init+0x64c>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    173e:	a0 e5       	ldi	r26, 0x50	; 80
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e0 e5       	ldi	r30, 0x50	; 80
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	80 62       	ori	r24, 0x20	; 32
    174a:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    174c:	a0 e5       	ldi	r26, 0x50	; 80
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e0 e5       	ldi	r30, 0x50	; 80
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	80 64       	ori	r24, 0x40	; 64
    1758:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    175a:	a0 e5       	ldi	r26, 0x50	; 80
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	e0 e5       	ldi	r30, 0x50	; 80
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	80 68       	ori	r24, 0x80	; 128
    1766:	8c 93       	st	X, r24
		}
	}
	WRITE_BIT(ADCSRA , 5 , HIGH); // enable autotrigger
    1768:	a6 e2       	ldi	r26, 0x26	; 38
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	e6 e2       	ldi	r30, 0x26	; 38
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	80 62       	ori	r24, 0x20	; 32
    1774:	8c 93       	st	X, r24
	
	#endif
	
}
    1776:	0f 90       	pop	r0
    1778:	0f 90       	pop	r0
    177a:	cf 91       	pop	r28
    177c:	df 91       	pop	r29
    177e:	08 95       	ret

00001780 <ADC_read>:
//------------------------------------------------
uint16 ADC_read(){
    1780:	df 93       	push	r29
    1782:	cf 93       	push	r28
    1784:	00 d0       	rcall	.+0      	; 0x1786 <ADC_read+0x6>
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
	uint16 data=0;
    178a:	1a 82       	std	Y+2, r1	; 0x02
    178c:	19 82       	std	Y+1, r1	; 0x01
	ADC_start_conversion(); // start conversion
    178e:	0e 94 43 0f 	call	0x1e86	; 0x1e86 <ADC_start_conversion>
	while(GET_BIT(ADCSRA ,ADIF) == 0);  // wait until conversion completes , flag = 1when conversion completes
    1792:	e6 e2       	ldi	r30, 0x26	; 38
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	82 95       	swap	r24
    179a:	8f 70       	andi	r24, 0x0F	; 15
    179c:	88 2f       	mov	r24, r24
    179e:	90 e0       	ldi	r25, 0x00	; 0
    17a0:	81 70       	andi	r24, 0x01	; 1
    17a2:	90 70       	andi	r25, 0x00	; 0
    17a4:	00 97       	sbiw	r24, 0x00	; 0
    17a6:	a9 f3       	breq	.-22     	; 0x1792 <ADC_read+0x12>
	data=((uint8)ADCL)|(ADCH<<8);
    17a8:	e4 e2       	ldi	r30, 0x24	; 36
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	e5 e2       	ldi	r30, 0x25	; 37
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	80 81       	ld	r24, Z
    17b8:	88 2f       	mov	r24, r24
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	98 2f       	mov	r25, r24
    17be:	88 27       	eor	r24, r24
    17c0:	82 2b       	or	r24, r18
    17c2:	93 2b       	or	r25, r19
    17c4:	9a 83       	std	Y+2, r25	; 0x02
    17c6:	89 83       	std	Y+1, r24	; 0x01
	return data;
    17c8:	89 81       	ldd	r24, Y+1	; 0x01
    17ca:	9a 81       	ldd	r25, Y+2	; 0x02
}
    17cc:	0f 90       	pop	r0
    17ce:	0f 90       	pop	r0
    17d0:	cf 91       	pop	r28
    17d2:	df 91       	pop	r29
    17d4:	08 95       	ret

000017d6 <ADC_init_interrupt>:

/************************************************************************/
/*                 ADC interrupt                                        */
/************************************************************************/
void ADC_init_interrupt(void(*adcInterruptFunctionPtr)(void)){
    17d6:	df 93       	push	r29
    17d8:	cf 93       	push	r28
    17da:	00 d0       	rcall	.+0      	; 0x17dc <ADC_init_interrupt+0x6>
    17dc:	cd b7       	in	r28, 0x3d	; 61
    17de:	de b7       	in	r29, 0x3e	; 62
    17e0:	9a 83       	std	Y+2, r25	; 0x02
    17e2:	89 83       	std	Y+1, r24	; 0x01
	WRITE_BIT(ADCSRA , 3 , HIGH);//enable interrupt
    17e4:	a6 e2       	ldi	r26, 0x26	; 38
    17e6:	b0 e0       	ldi	r27, 0x00	; 0
    17e8:	e6 e2       	ldi	r30, 0x26	; 38
    17ea:	f0 e0       	ldi	r31, 0x00	; 0
    17ec:	80 81       	ld	r24, Z
    17ee:	88 60       	ori	r24, 0x08	; 8
    17f0:	8c 93       	st	X, r24
	adcInterrupt = adcInterruptFunctionPtr ;
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
    17f4:	9a 81       	ldd	r25, Y+2	; 0x02
    17f6:	90 93 61 02 	sts	0x0261, r25
    17fa:	80 93 60 02 	sts	0x0260, r24
}
    17fe:	0f 90       	pop	r0
    1800:	0f 90       	pop	r0
    1802:	cf 91       	pop	r28
    1804:	df 91       	pop	r29
    1806:	08 95       	ret

00001808 <ADC_change_prescalar>:
//------------------------------------------------------------------------
void ADC_change_prescalar(ADC_Prescaler_t ADC_prescaler)
{
    1808:	df 93       	push	r29
    180a:	cf 93       	push	r28
    180c:	0f 92       	push	r0
    180e:	cd b7       	in	r28, 0x3d	; 61
    1810:	de b7       	in	r29, 0x3e	; 62
    1812:	89 83       	std	Y+1, r24	; 0x01
	if (ADC_prescaler == DivisionBy_2)
    1814:	89 81       	ldd	r24, Y+1	; 0x01
    1816:	88 23       	and	r24, r24
    1818:	b1 f4       	brne	.+44     	; 0x1846 <ADC_change_prescalar+0x3e>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    181a:	a6 e2       	ldi	r26, 0x26	; 38
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e6 e2       	ldi	r30, 0x26	; 38
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	81 60       	ori	r24, 0x01	; 1
    1826:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    1828:	a6 e2       	ldi	r26, 0x26	; 38
    182a:	b0 e0       	ldi	r27, 0x00	; 0
    182c:	e6 e2       	ldi	r30, 0x26	; 38
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	80 81       	ld	r24, Z
    1832:	8d 7f       	andi	r24, 0xFD	; 253
    1834:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    1836:	a6 e2       	ldi	r26, 0x26	; 38
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e6 e2       	ldi	r30, 0x26	; 38
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	8b 7f       	andi	r24, 0xFB	; 251
    1842:	8c 93       	st	X, r24
    1844:	ab c0       	rjmp	.+342    	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_4)
    1846:	89 81       	ldd	r24, Y+1	; 0x01
    1848:	81 30       	cpi	r24, 0x01	; 1
    184a:	b1 f4       	brne	.+44     	; 0x1878 <ADC_change_prescalar+0x70>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    184c:	a6 e2       	ldi	r26, 0x26	; 38
    184e:	b0 e0       	ldi	r27, 0x00	; 0
    1850:	e6 e2       	ldi	r30, 0x26	; 38
    1852:	f0 e0       	ldi	r31, 0x00	; 0
    1854:	80 81       	ld	r24, Z
    1856:	8e 7f       	andi	r24, 0xFE	; 254
    1858:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    185a:	a6 e2       	ldi	r26, 0x26	; 38
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	e6 e2       	ldi	r30, 0x26	; 38
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	82 60       	ori	r24, 0x02	; 2
    1866:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    1868:	a6 e2       	ldi	r26, 0x26	; 38
    186a:	b0 e0       	ldi	r27, 0x00	; 0
    186c:	e6 e2       	ldi	r30, 0x26	; 38
    186e:	f0 e0       	ldi	r31, 0x00	; 0
    1870:	80 81       	ld	r24, Z
    1872:	8b 7f       	andi	r24, 0xFB	; 251
    1874:	8c 93       	st	X, r24
    1876:	92 c0       	rjmp	.+292    	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_8)
    1878:	89 81       	ldd	r24, Y+1	; 0x01
    187a:	82 30       	cpi	r24, 0x02	; 2
    187c:	b1 f4       	brne	.+44     	; 0x18aa <ADC_change_prescalar+0xa2>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    187e:	a6 e2       	ldi	r26, 0x26	; 38
    1880:	b0 e0       	ldi	r27, 0x00	; 0
    1882:	e6 e2       	ldi	r30, 0x26	; 38
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	80 81       	ld	r24, Z
    1888:	81 60       	ori	r24, 0x01	; 1
    188a:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    188c:	a6 e2       	ldi	r26, 0x26	; 38
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	e6 e2       	ldi	r30, 0x26	; 38
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	82 60       	ori	r24, 0x02	; 2
    1898:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    189a:	a6 e2       	ldi	r26, 0x26	; 38
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	e6 e2       	ldi	r30, 0x26	; 38
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	8b 7f       	andi	r24, 0xFB	; 251
    18a6:	8c 93       	st	X, r24
    18a8:	79 c0       	rjmp	.+242    	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_16)
    18aa:	89 81       	ldd	r24, Y+1	; 0x01
    18ac:	83 30       	cpi	r24, 0x03	; 3
    18ae:	b1 f4       	brne	.+44     	; 0x18dc <ADC_change_prescalar+0xd4>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    18b0:	a6 e2       	ldi	r26, 0x26	; 38
    18b2:	b0 e0       	ldi	r27, 0x00	; 0
    18b4:	e6 e2       	ldi	r30, 0x26	; 38
    18b6:	f0 e0       	ldi	r31, 0x00	; 0
    18b8:	80 81       	ld	r24, Z
    18ba:	8e 7f       	andi	r24, 0xFE	; 254
    18bc:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    18be:	a6 e2       	ldi	r26, 0x26	; 38
    18c0:	b0 e0       	ldi	r27, 0x00	; 0
    18c2:	e6 e2       	ldi	r30, 0x26	; 38
    18c4:	f0 e0       	ldi	r31, 0x00	; 0
    18c6:	80 81       	ld	r24, Z
    18c8:	8d 7f       	andi	r24, 0xFD	; 253
    18ca:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    18cc:	a6 e2       	ldi	r26, 0x26	; 38
    18ce:	b0 e0       	ldi	r27, 0x00	; 0
    18d0:	e6 e2       	ldi	r30, 0x26	; 38
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	80 81       	ld	r24, Z
    18d6:	84 60       	ori	r24, 0x04	; 4
    18d8:	8c 93       	st	X, r24
    18da:	60 c0       	rjmp	.+192    	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_2)
    18dc:	89 81       	ldd	r24, Y+1	; 0x01
    18de:	88 23       	and	r24, r24
    18e0:	b1 f4       	brne	.+44     	; 0x190e <ADC_change_prescalar+0x106>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    18e2:	a6 e2       	ldi	r26, 0x26	; 38
    18e4:	b0 e0       	ldi	r27, 0x00	; 0
    18e6:	e6 e2       	ldi	r30, 0x26	; 38
    18e8:	f0 e0       	ldi	r31, 0x00	; 0
    18ea:	80 81       	ld	r24, Z
    18ec:	81 60       	ori	r24, 0x01	; 1
    18ee:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    18f0:	a6 e2       	ldi	r26, 0x26	; 38
    18f2:	b0 e0       	ldi	r27, 0x00	; 0
    18f4:	e6 e2       	ldi	r30, 0x26	; 38
    18f6:	f0 e0       	ldi	r31, 0x00	; 0
    18f8:	80 81       	ld	r24, Z
    18fa:	8d 7f       	andi	r24, 0xFD	; 253
    18fc:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    18fe:	a6 e2       	ldi	r26, 0x26	; 38
    1900:	b0 e0       	ldi	r27, 0x00	; 0
    1902:	e6 e2       	ldi	r30, 0x26	; 38
    1904:	f0 e0       	ldi	r31, 0x00	; 0
    1906:	80 81       	ld	r24, Z
    1908:	84 60       	ori	r24, 0x04	; 4
    190a:	8c 93       	st	X, r24
    190c:	47 c0       	rjmp	.+142    	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_64)
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	85 30       	cpi	r24, 0x05	; 5
    1912:	b1 f4       	brne	.+44     	; 0x1940 <ADC_change_prescalar+0x138>
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    1914:	a6 e2       	ldi	r26, 0x26	; 38
    1916:	b0 e0       	ldi	r27, 0x00	; 0
    1918:	e6 e2       	ldi	r30, 0x26	; 38
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	80 81       	ld	r24, Z
    191e:	8e 7f       	andi	r24, 0xFE	; 254
    1920:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    1922:	a6 e2       	ldi	r26, 0x26	; 38
    1924:	b0 e0       	ldi	r27, 0x00	; 0
    1926:	e6 e2       	ldi	r30, 0x26	; 38
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	82 60       	ori	r24, 0x02	; 2
    192e:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    1930:	a6 e2       	ldi	r26, 0x26	; 38
    1932:	b0 e0       	ldi	r27, 0x00	; 0
    1934:	e6 e2       	ldi	r30, 0x26	; 38
    1936:	f0 e0       	ldi	r31, 0x00	; 0
    1938:	80 81       	ld	r24, Z
    193a:	84 60       	ori	r24, 0x04	; 4
    193c:	8c 93       	st	X, r24
    193e:	2e c0       	rjmp	.+92     	; 0x199c <ADC_change_prescalar+0x194>
	}
	else if (ADC_prescaler == DivisionBy_128)
    1940:	89 81       	ldd	r24, Y+1	; 0x01
    1942:	86 30       	cpi	r24, 0x06	; 6
    1944:	b1 f4       	brne	.+44     	; 0x1972 <ADC_change_prescalar+0x16a>
	{
		WRITE_BIT(ADCSRA , 0, HIGH);
    1946:	a6 e2       	ldi	r26, 0x26	; 38
    1948:	b0 e0       	ldi	r27, 0x00	; 0
    194a:	e6 e2       	ldi	r30, 0x26	; 38
    194c:	f0 e0       	ldi	r31, 0x00	; 0
    194e:	80 81       	ld	r24, Z
    1950:	81 60       	ori	r24, 0x01	; 1
    1952:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, HIGH);
    1954:	a6 e2       	ldi	r26, 0x26	; 38
    1956:	b0 e0       	ldi	r27, 0x00	; 0
    1958:	e6 e2       	ldi	r30, 0x26	; 38
    195a:	f0 e0       	ldi	r31, 0x00	; 0
    195c:	80 81       	ld	r24, Z
    195e:	82 60       	ori	r24, 0x02	; 2
    1960:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, HIGH);
    1962:	a6 e2       	ldi	r26, 0x26	; 38
    1964:	b0 e0       	ldi	r27, 0x00	; 0
    1966:	e6 e2       	ldi	r30, 0x26	; 38
    1968:	f0 e0       	ldi	r31, 0x00	; 0
    196a:	80 81       	ld	r24, Z
    196c:	84 60       	ori	r24, 0x04	; 4
    196e:	8c 93       	st	X, r24
    1970:	15 c0       	rjmp	.+42     	; 0x199c <ADC_change_prescalar+0x194>
	}
	else
	{
		WRITE_BIT(ADCSRA , 0, LOW);
    1972:	a6 e2       	ldi	r26, 0x26	; 38
    1974:	b0 e0       	ldi	r27, 0x00	; 0
    1976:	e6 e2       	ldi	r30, 0x26	; 38
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	80 81       	ld	r24, Z
    197c:	8e 7f       	andi	r24, 0xFE	; 254
    197e:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 1, LOW);
    1980:	a6 e2       	ldi	r26, 0x26	; 38
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e6 e2       	ldi	r30, 0x26	; 38
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	8d 7f       	andi	r24, 0xFD	; 253
    198c:	8c 93       	st	X, r24
		WRITE_BIT(ADCSRA , 2, LOW);
    198e:	a6 e2       	ldi	r26, 0x26	; 38
    1990:	b0 e0       	ldi	r27, 0x00	; 0
    1992:	e6 e2       	ldi	r30, 0x26	; 38
    1994:	f0 e0       	ldi	r31, 0x00	; 0
    1996:	80 81       	ld	r24, Z
    1998:	8b 7f       	andi	r24, 0xFB	; 251
    199a:	8c 93       	st	X, r24
	}

}
    199c:	0f 90       	pop	r0
    199e:	cf 91       	pop	r28
    19a0:	df 91       	pop	r29
    19a2:	08 95       	ret

000019a4 <ADC_change_channel>:
void ADC_change_channel(ADC_channelSelect_t ADC_channelSelect)
{
    19a4:	df 93       	push	r29
    19a6:	cf 93       	push	r28
    19a8:	0f 92       	push	r0
    19aa:	cd b7       	in	r28, 0x3d	; 61
    19ac:	de b7       	in	r29, 0x3e	; 62
    19ae:	89 83       	std	Y+1, r24	; 0x01
	if (ADC_channelSelect == Single_Ended_Input_On_Channel_0_ADC0)
    19b0:	89 81       	ldd	r24, Y+1	; 0x01
    19b2:	88 23       	and	r24, r24
    19b4:	21 f5       	brne	.+72     	; 0x19fe <ADC_change_channel+0x5a>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    19b6:	a7 e2       	ldi	r26, 0x27	; 39
    19b8:	b0 e0       	ldi	r27, 0x00	; 0
    19ba:	e7 e2       	ldi	r30, 0x27	; 39
    19bc:	f0 e0       	ldi	r31, 0x00	; 0
    19be:	80 81       	ld	r24, Z
    19c0:	8e 7f       	andi	r24, 0xFE	; 254
    19c2:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    19c4:	a7 e2       	ldi	r26, 0x27	; 39
    19c6:	b0 e0       	ldi	r27, 0x00	; 0
    19c8:	e7 e2       	ldi	r30, 0x27	; 39
    19ca:	f0 e0       	ldi	r31, 0x00	; 0
    19cc:	80 81       	ld	r24, Z
    19ce:	8d 7f       	andi	r24, 0xFD	; 253
    19d0:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    19d2:	a7 e2       	ldi	r26, 0x27	; 39
    19d4:	b0 e0       	ldi	r27, 0x00	; 0
    19d6:	e7 e2       	ldi	r30, 0x27	; 39
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	80 81       	ld	r24, Z
    19dc:	8b 7f       	andi	r24, 0xFB	; 251
    19de:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    19e0:	a7 e2       	ldi	r26, 0x27	; 39
    19e2:	b0 e0       	ldi	r27, 0x00	; 0
    19e4:	e7 e2       	ldi	r30, 0x27	; 39
    19e6:	f0 e0       	ldi	r31, 0x00	; 0
    19e8:	80 81       	ld	r24, Z
    19ea:	87 7f       	andi	r24, 0xF7	; 247
    19ec:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    19ee:	a7 e2       	ldi	r26, 0x27	; 39
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	e7 e2       	ldi	r30, 0x27	; 39
    19f4:	f0 e0       	ldi	r31, 0x00	; 0
    19f6:	80 81       	ld	r24, Z
    19f8:	8f 7e       	andi	r24, 0xEF	; 239
    19fa:	8c 93       	st	X, r24
    19fc:	10 c1       	rjmp	.+544    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_1_ADC1)
    19fe:	89 81       	ldd	r24, Y+1	; 0x01
    1a00:	81 30       	cpi	r24, 0x01	; 1
    1a02:	21 f5       	brne	.+72     	; 0x1a4c <ADC_change_channel+0xa8>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1a04:	a7 e2       	ldi	r26, 0x27	; 39
    1a06:	b0 e0       	ldi	r27, 0x00	; 0
    1a08:	e7 e2       	ldi	r30, 0x27	; 39
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	81 60       	ori	r24, 0x01	; 1
    1a10:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    1a12:	a7 e2       	ldi	r26, 0x27	; 39
    1a14:	b0 e0       	ldi	r27, 0x00	; 0
    1a16:	e7 e2       	ldi	r30, 0x27	; 39
    1a18:	f0 e0       	ldi	r31, 0x00	; 0
    1a1a:	80 81       	ld	r24, Z
    1a1c:	8d 7f       	andi	r24, 0xFD	; 253
    1a1e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    1a20:	a7 e2       	ldi	r26, 0x27	; 39
    1a22:	b0 e0       	ldi	r27, 0x00	; 0
    1a24:	e7 e2       	ldi	r30, 0x27	; 39
    1a26:	f0 e0       	ldi	r31, 0x00	; 0
    1a28:	80 81       	ld	r24, Z
    1a2a:	8b 7f       	andi	r24, 0xFB	; 251
    1a2c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1a2e:	a7 e2       	ldi	r26, 0x27	; 39
    1a30:	b0 e0       	ldi	r27, 0x00	; 0
    1a32:	e7 e2       	ldi	r30, 0x27	; 39
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	80 81       	ld	r24, Z
    1a38:	87 7f       	andi	r24, 0xF7	; 247
    1a3a:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1a3c:	a7 e2       	ldi	r26, 0x27	; 39
    1a3e:	b0 e0       	ldi	r27, 0x00	; 0
    1a40:	e7 e2       	ldi	r30, 0x27	; 39
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	80 81       	ld	r24, Z
    1a46:	8f 7e       	andi	r24, 0xEF	; 239
    1a48:	8c 93       	st	X, r24
    1a4a:	e9 c0       	rjmp	.+466    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_2_ADC2)
    1a4c:	89 81       	ldd	r24, Y+1	; 0x01
    1a4e:	82 30       	cpi	r24, 0x02	; 2
    1a50:	21 f5       	brne	.+72     	; 0x1a9a <ADC_change_channel+0xf6>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    1a52:	a7 e2       	ldi	r26, 0x27	; 39
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e7 e2       	ldi	r30, 0x27	; 39
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	8e 7f       	andi	r24, 0xFE	; 254
    1a5e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    1a60:	a7 e2       	ldi	r26, 0x27	; 39
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e7 e2       	ldi	r30, 0x27	; 39
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	82 60       	ori	r24, 0x02	; 2
    1a6c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    1a6e:	a7 e2       	ldi	r26, 0x27	; 39
    1a70:	b0 e0       	ldi	r27, 0x00	; 0
    1a72:	e7 e2       	ldi	r30, 0x27	; 39
    1a74:	f0 e0       	ldi	r31, 0x00	; 0
    1a76:	80 81       	ld	r24, Z
    1a78:	8b 7f       	andi	r24, 0xFB	; 251
    1a7a:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1a7c:	a7 e2       	ldi	r26, 0x27	; 39
    1a7e:	b0 e0       	ldi	r27, 0x00	; 0
    1a80:	e7 e2       	ldi	r30, 0x27	; 39
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	80 81       	ld	r24, Z
    1a86:	87 7f       	andi	r24, 0xF7	; 247
    1a88:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1a8a:	a7 e2       	ldi	r26, 0x27	; 39
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	e7 e2       	ldi	r30, 0x27	; 39
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	80 81       	ld	r24, Z
    1a94:	8f 7e       	andi	r24, 0xEF	; 239
    1a96:	8c 93       	st	X, r24
    1a98:	c2 c0       	rjmp	.+388    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_3_ADC3)
    1a9a:	89 81       	ldd	r24, Y+1	; 0x01
    1a9c:	83 30       	cpi	r24, 0x03	; 3
    1a9e:	21 f5       	brne	.+72     	; 0x1ae8 <ADC_change_channel+0x144>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1aa0:	a7 e2       	ldi	r26, 0x27	; 39
    1aa2:	b0 e0       	ldi	r27, 0x00	; 0
    1aa4:	e7 e2       	ldi	r30, 0x27	; 39
    1aa6:	f0 e0       	ldi	r31, 0x00	; 0
    1aa8:	80 81       	ld	r24, Z
    1aaa:	81 60       	ori	r24, 0x01	; 1
    1aac:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    1aae:	a7 e2       	ldi	r26, 0x27	; 39
    1ab0:	b0 e0       	ldi	r27, 0x00	; 0
    1ab2:	e7 e2       	ldi	r30, 0x27	; 39
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	80 81       	ld	r24, Z
    1ab8:	82 60       	ori	r24, 0x02	; 2
    1aba:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, LOW);
    1abc:	a7 e2       	ldi	r26, 0x27	; 39
    1abe:	b0 e0       	ldi	r27, 0x00	; 0
    1ac0:	e7 e2       	ldi	r30, 0x27	; 39
    1ac2:	f0 e0       	ldi	r31, 0x00	; 0
    1ac4:	80 81       	ld	r24, Z
    1ac6:	8b 7f       	andi	r24, 0xFB	; 251
    1ac8:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1aca:	a7 e2       	ldi	r26, 0x27	; 39
    1acc:	b0 e0       	ldi	r27, 0x00	; 0
    1ace:	e7 e2       	ldi	r30, 0x27	; 39
    1ad0:	f0 e0       	ldi	r31, 0x00	; 0
    1ad2:	80 81       	ld	r24, Z
    1ad4:	87 7f       	andi	r24, 0xF7	; 247
    1ad6:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1ad8:	a7 e2       	ldi	r26, 0x27	; 39
    1ada:	b0 e0       	ldi	r27, 0x00	; 0
    1adc:	e7 e2       	ldi	r30, 0x27	; 39
    1ade:	f0 e0       	ldi	r31, 0x00	; 0
    1ae0:	80 81       	ld	r24, Z
    1ae2:	8f 7e       	andi	r24, 0xEF	; 239
    1ae4:	8c 93       	st	X, r24
    1ae6:	9b c0       	rjmp	.+310    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_4_ADC4)
    1ae8:	89 81       	ldd	r24, Y+1	; 0x01
    1aea:	84 30       	cpi	r24, 0x04	; 4
    1aec:	21 f5       	brne	.+72     	; 0x1b36 <ADC_change_channel+0x192>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    1aee:	a7 e2       	ldi	r26, 0x27	; 39
    1af0:	b0 e0       	ldi	r27, 0x00	; 0
    1af2:	e7 e2       	ldi	r30, 0x27	; 39
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	80 81       	ld	r24, Z
    1af8:	8e 7f       	andi	r24, 0xFE	; 254
    1afa:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    1afc:	a7 e2       	ldi	r26, 0x27	; 39
    1afe:	b0 e0       	ldi	r27, 0x00	; 0
    1b00:	e7 e2       	ldi	r30, 0x27	; 39
    1b02:	f0 e0       	ldi	r31, 0x00	; 0
    1b04:	80 81       	ld	r24, Z
    1b06:	8d 7f       	andi	r24, 0xFD	; 253
    1b08:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1b0a:	a7 e2       	ldi	r26, 0x27	; 39
    1b0c:	b0 e0       	ldi	r27, 0x00	; 0
    1b0e:	e7 e2       	ldi	r30, 0x27	; 39
    1b10:	f0 e0       	ldi	r31, 0x00	; 0
    1b12:	80 81       	ld	r24, Z
    1b14:	84 60       	ori	r24, 0x04	; 4
    1b16:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1b18:	a7 e2       	ldi	r26, 0x27	; 39
    1b1a:	b0 e0       	ldi	r27, 0x00	; 0
    1b1c:	e7 e2       	ldi	r30, 0x27	; 39
    1b1e:	f0 e0       	ldi	r31, 0x00	; 0
    1b20:	80 81       	ld	r24, Z
    1b22:	87 7f       	andi	r24, 0xF7	; 247
    1b24:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1b26:	a7 e2       	ldi	r26, 0x27	; 39
    1b28:	b0 e0       	ldi	r27, 0x00	; 0
    1b2a:	e7 e2       	ldi	r30, 0x27	; 39
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	80 81       	ld	r24, Z
    1b30:	8f 7e       	andi	r24, 0xEF	; 239
    1b32:	8c 93       	st	X, r24
    1b34:	74 c0       	rjmp	.+232    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_5_ADC5)
    1b36:	89 81       	ldd	r24, Y+1	; 0x01
    1b38:	85 30       	cpi	r24, 0x05	; 5
    1b3a:	21 f5       	brne	.+72     	; 0x1b84 <ADC_change_channel+0x1e0>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1b3c:	a7 e2       	ldi	r26, 0x27	; 39
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e7 e2       	ldi	r30, 0x27	; 39
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	81 60       	ori	r24, 0x01	; 1
    1b48:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, LOW);
    1b4a:	a7 e2       	ldi	r26, 0x27	; 39
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	e7 e2       	ldi	r30, 0x27	; 39
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	8d 7f       	andi	r24, 0xFD	; 253
    1b56:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1b58:	a7 e2       	ldi	r26, 0x27	; 39
    1b5a:	b0 e0       	ldi	r27, 0x00	; 0
    1b5c:	e7 e2       	ldi	r30, 0x27	; 39
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	80 81       	ld	r24, Z
    1b62:	84 60       	ori	r24, 0x04	; 4
    1b64:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1b66:	a7 e2       	ldi	r26, 0x27	; 39
    1b68:	b0 e0       	ldi	r27, 0x00	; 0
    1b6a:	e7 e2       	ldi	r30, 0x27	; 39
    1b6c:	f0 e0       	ldi	r31, 0x00	; 0
    1b6e:	80 81       	ld	r24, Z
    1b70:	87 7f       	andi	r24, 0xF7	; 247
    1b72:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1b74:	a7 e2       	ldi	r26, 0x27	; 39
    1b76:	b0 e0       	ldi	r27, 0x00	; 0
    1b78:	e7 e2       	ldi	r30, 0x27	; 39
    1b7a:	f0 e0       	ldi	r31, 0x00	; 0
    1b7c:	80 81       	ld	r24, Z
    1b7e:	8f 7e       	andi	r24, 0xEF	; 239
    1b80:	8c 93       	st	X, r24
    1b82:	4d c0       	rjmp	.+154    	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_6_ADC6)
    1b84:	89 81       	ldd	r24, Y+1	; 0x01
    1b86:	86 30       	cpi	r24, 0x06	; 6
    1b88:	21 f5       	brne	.+72     	; 0x1bd2 <ADC_change_channel+0x22e>
	{
		WRITE_BIT(ADMUX , 0, LOW);
    1b8a:	a7 e2       	ldi	r26, 0x27	; 39
    1b8c:	b0 e0       	ldi	r27, 0x00	; 0
    1b8e:	e7 e2       	ldi	r30, 0x27	; 39
    1b90:	f0 e0       	ldi	r31, 0x00	; 0
    1b92:	80 81       	ld	r24, Z
    1b94:	8e 7f       	andi	r24, 0xFE	; 254
    1b96:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    1b98:	a7 e2       	ldi	r26, 0x27	; 39
    1b9a:	b0 e0       	ldi	r27, 0x00	; 0
    1b9c:	e7 e2       	ldi	r30, 0x27	; 39
    1b9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ba0:	80 81       	ld	r24, Z
    1ba2:	82 60       	ori	r24, 0x02	; 2
    1ba4:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1ba6:	a7 e2       	ldi	r26, 0x27	; 39
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	e7 e2       	ldi	r30, 0x27	; 39
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	84 60       	ori	r24, 0x04	; 4
    1bb2:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1bb4:	a7 e2       	ldi	r26, 0x27	; 39
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e7 e2       	ldi	r30, 0x27	; 39
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	87 7f       	andi	r24, 0xF7	; 247
    1bc0:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1bc2:	a7 e2       	ldi	r26, 0x27	; 39
    1bc4:	b0 e0       	ldi	r27, 0x00	; 0
    1bc6:	e7 e2       	ldi	r30, 0x27	; 39
    1bc8:	f0 e0       	ldi	r31, 0x00	; 0
    1bca:	80 81       	ld	r24, Z
    1bcc:	8f 7e       	andi	r24, 0xEF	; 239
    1bce:	8c 93       	st	X, r24
    1bd0:	26 c0       	rjmp	.+76     	; 0x1c1e <ADC_change_channel+0x27a>
	}
	else if (ADC_channelSelect == Single_Ended_Input_On_Channel_7_ADC7)
    1bd2:	89 81       	ldd	r24, Y+1	; 0x01
    1bd4:	87 30       	cpi	r24, 0x07	; 7
    1bd6:	19 f5       	brne	.+70     	; 0x1c1e <ADC_change_channel+0x27a>
	{
		WRITE_BIT(ADMUX , 0, HIGH);
    1bd8:	a7 e2       	ldi	r26, 0x27	; 39
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e7 e2       	ldi	r30, 0x27	; 39
    1bde:	f0 e0       	ldi	r31, 0x00	; 0
    1be0:	80 81       	ld	r24, Z
    1be2:	81 60       	ori	r24, 0x01	; 1
    1be4:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 1, HIGH);
    1be6:	a7 e2       	ldi	r26, 0x27	; 39
    1be8:	b0 e0       	ldi	r27, 0x00	; 0
    1bea:	e7 e2       	ldi	r30, 0x27	; 39
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z
    1bf0:	82 60       	ori	r24, 0x02	; 2
    1bf2:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
    1bf4:	a7 e2       	ldi	r26, 0x27	; 39
    1bf6:	b0 e0       	ldi	r27, 0x00	; 0
    1bf8:	e7 e2       	ldi	r30, 0x27	; 39
    1bfa:	f0 e0       	ldi	r31, 0x00	; 0
    1bfc:	80 81       	ld	r24, Z
    1bfe:	84 60       	ori	r24, 0x04	; 4
    1c00:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 3 , LOW);
    1c02:	a7 e2       	ldi	r26, 0x27	; 39
    1c04:	b0 e0       	ldi	r27, 0x00	; 0
    1c06:	e7 e2       	ldi	r30, 0x27	; 39
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	87 7f       	andi	r24, 0xF7	; 247
    1c0e:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 4 , LOW);
    1c10:	a7 e2       	ldi	r26, 0x27	; 39
    1c12:	b0 e0       	ldi	r27, 0x00	; 0
    1c14:	e7 e2       	ldi	r30, 0x27	; 39
    1c16:	f0 e0       	ldi	r31, 0x00	; 0
    1c18:	80 81       	ld	r24, Z
    1c1a:	8f 7e       	andi	r24, 0xEF	; 239
    1c1c:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX , 2, HIGH);
		WRITE_BIT(ADMUX , 3 , HIGH);
		WRITE_BIT(ADMUX , 4 , HIGH);
	}
	#endif
}
    1c1e:	0f 90       	pop	r0
    1c20:	cf 91       	pop	r28
    1c22:	df 91       	pop	r29
    1c24:	08 95       	ret

00001c26 <ADC_change_triggersource>:
void ADC_change_triggersource(ADC_autoTriggerSource_t ADC_autoTriggerSource)
{
    1c26:	df 93       	push	r29
    1c28:	cf 93       	push	r28
    1c2a:	0f 92       	push	r0
    1c2c:	cd b7       	in	r28, 0x3d	; 61
    1c2e:	de b7       	in	r29, 0x3e	; 62
    1c30:	89 83       	std	Y+1, r24	; 0x01
	
	#ifdef ENABLE_AUTO_TRIGGER_SOURCE
	 if (ADC_autoTriggerSource == Free_Running_Mode)
    1c32:	89 81       	ldd	r24, Y+1	; 0x01
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	b1 f4       	brne	.+44     	; 0x1c64 <ADC_change_triggersource+0x3e>
	{
		
		WRITE_BIT(SFIOR , 5 , LOW);
    1c38:	a0 e5       	ldi	r26, 0x50	; 80
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e0 e5       	ldi	r30, 0x50	; 80
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	8f 7d       	andi	r24, 0xDF	; 223
    1c44:	8c 93       	st	X, r24
		WRITE_BIT(SFIOR , 6 , LOW);
    1c46:	a0 e5       	ldi	r26, 0x50	; 80
    1c48:	b0 e0       	ldi	r27, 0x00	; 0
    1c4a:	e0 e5       	ldi	r30, 0x50	; 80
    1c4c:	f0 e0       	ldi	r31, 0x00	; 0
    1c4e:	80 81       	ld	r24, Z
    1c50:	8f 7b       	andi	r24, 0xBF	; 191
    1c52:	8c 93       	st	X, r24
		WRITE_BIT(SFIOR , 7, LOW);
    1c54:	a0 e5       	ldi	r26, 0x50	; 80
    1c56:	b0 e0       	ldi	r27, 0x00	; 0
    1c58:	e0 e5       	ldi	r30, 0x50	; 80
    1c5a:	f0 e0       	ldi	r31, 0x00	; 0
    1c5c:	80 81       	ld	r24, Z
    1c5e:	8f 77       	andi	r24, 0x7F	; 127
    1c60:	8c 93       	st	X, r24
    1c62:	ae c0       	rjmp	.+348    	; 0x1dc0 <ADC_change_triggersource+0x19a>
	}
	
	else{
		
		
		if (ADC_autoTriggerSource == Analog_Comparator)
    1c64:	89 81       	ldd	r24, Y+1	; 0x01
    1c66:	82 30       	cpi	r24, 0x02	; 2
    1c68:	b1 f4       	brne	.+44     	; 0x1c96 <ADC_change_triggersource+0x70>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    1c6a:	a0 e5       	ldi	r26, 0x50	; 80
    1c6c:	b0 e0       	ldi	r27, 0x00	; 0
    1c6e:	e0 e5       	ldi	r30, 0x50	; 80
    1c70:	f0 e0       	ldi	r31, 0x00	; 0
    1c72:	80 81       	ld	r24, Z
    1c74:	80 62       	ori	r24, 0x20	; 32
    1c76:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    1c78:	a0 e5       	ldi	r26, 0x50	; 80
    1c7a:	b0 e0       	ldi	r27, 0x00	; 0
    1c7c:	e0 e5       	ldi	r30, 0x50	; 80
    1c7e:	f0 e0       	ldi	r31, 0x00	; 0
    1c80:	80 81       	ld	r24, Z
    1c82:	8f 7b       	andi	r24, 0xBF	; 191
    1c84:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    1c86:	a0 e5       	ldi	r26, 0x50	; 80
    1c88:	b0 e0       	ldi	r27, 0x00	; 0
    1c8a:	e0 e5       	ldi	r30, 0x50	; 80
    1c8c:	f0 e0       	ldi	r31, 0x00	; 0
    1c8e:	80 81       	ld	r24, Z
    1c90:	8f 77       	andi	r24, 0x7F	; 127
    1c92:	8c 93       	st	X, r24
    1c94:	95 c0       	rjmp	.+298    	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == External_Interrupt_Request_0)
    1c96:	89 81       	ldd	r24, Y+1	; 0x01
    1c98:	83 30       	cpi	r24, 0x03	; 3
    1c9a:	b1 f4       	brne	.+44     	; 0x1cc8 <ADC_change_triggersource+0xa2>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    1c9c:	a0 e5       	ldi	r26, 0x50	; 80
    1c9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ca0:	e0 e5       	ldi	r30, 0x50	; 80
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	80 81       	ld	r24, Z
    1ca6:	8f 7d       	andi	r24, 0xDF	; 223
    1ca8:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1caa:	a0 e5       	ldi	r26, 0x50	; 80
    1cac:	b0 e0       	ldi	r27, 0x00	; 0
    1cae:	e0 e5       	ldi	r30, 0x50	; 80
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	80 81       	ld	r24, Z
    1cb4:	80 64       	ori	r24, 0x40	; 64
    1cb6:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    1cb8:	a0 e5       	ldi	r26, 0x50	; 80
    1cba:	b0 e0       	ldi	r27, 0x00	; 0
    1cbc:	e0 e5       	ldi	r30, 0x50	; 80
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	80 81       	ld	r24, Z
    1cc2:	8f 77       	andi	r24, 0x7F	; 127
    1cc4:	8c 93       	st	X, r24
    1cc6:	7c c0       	rjmp	.+248    	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == Timer_Counter0_Compare_Match)
    1cc8:	89 81       	ldd	r24, Y+1	; 0x01
    1cca:	84 30       	cpi	r24, 0x04	; 4
    1ccc:	b1 f4       	brne	.+44     	; 0x1cfa <ADC_change_triggersource+0xd4>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    1cce:	a0 e5       	ldi	r26, 0x50	; 80
    1cd0:	b0 e0       	ldi	r27, 0x00	; 0
    1cd2:	e0 e5       	ldi	r30, 0x50	; 80
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	80 62       	ori	r24, 0x20	; 32
    1cda:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1cdc:	a0 e5       	ldi	r26, 0x50	; 80
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e0 e5       	ldi	r30, 0x50	; 80
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	80 64       	ori	r24, 0x40	; 64
    1ce8:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, LOW);
    1cea:	a0 e5       	ldi	r26, 0x50	; 80
    1cec:	b0 e0       	ldi	r27, 0x00	; 0
    1cee:	e0 e5       	ldi	r30, 0x50	; 80
    1cf0:	f0 e0       	ldi	r31, 0x00	; 0
    1cf2:	80 81       	ld	r24, Z
    1cf4:	8f 77       	andi	r24, 0x7F	; 127
    1cf6:	8c 93       	st	X, r24
    1cf8:	63 c0       	rjmp	.+198    	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == Timer_Counter0_Overflow)
    1cfa:	89 81       	ldd	r24, Y+1	; 0x01
    1cfc:	85 30       	cpi	r24, 0x05	; 5
    1cfe:	b1 f4       	brne	.+44     	; 0x1d2c <ADC_change_triggersource+0x106>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    1d00:	a0 e5       	ldi	r26, 0x50	; 80
    1d02:	b0 e0       	ldi	r27, 0x00	; 0
    1d04:	e0 e5       	ldi	r30, 0x50	; 80
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	80 81       	ld	r24, Z
    1d0a:	8f 7d       	andi	r24, 0xDF	; 223
    1d0c:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    1d0e:	a0 e5       	ldi	r26, 0x50	; 80
    1d10:	b0 e0       	ldi	r27, 0x00	; 0
    1d12:	e0 e5       	ldi	r30, 0x50	; 80
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	80 81       	ld	r24, Z
    1d18:	8f 7b       	andi	r24, 0xBF	; 191
    1d1a:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    1d1c:	a0 e5       	ldi	r26, 0x50	; 80
    1d1e:	b0 e0       	ldi	r27, 0x00	; 0
    1d20:	e0 e5       	ldi	r30, 0x50	; 80
    1d22:	f0 e0       	ldi	r31, 0x00	; 0
    1d24:	80 81       	ld	r24, Z
    1d26:	80 68       	ori	r24, 0x80	; 128
    1d28:	8c 93       	st	X, r24
    1d2a:	4a c0       	rjmp	.+148    	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == Timer_Counter_Compare_Match_B)
    1d2c:	89 81       	ldd	r24, Y+1	; 0x01
    1d2e:	86 30       	cpi	r24, 0x06	; 6
    1d30:	b1 f4       	brne	.+44     	; 0x1d5e <ADC_change_triggersource+0x138>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    1d32:	a0 e5       	ldi	r26, 0x50	; 80
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e0 e5       	ldi	r30, 0x50	; 80
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	80 62       	ori	r24, 0x20	; 32
    1d3e:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , LOW);
    1d40:	a0 e5       	ldi	r26, 0x50	; 80
    1d42:	b0 e0       	ldi	r27, 0x00	; 0
    1d44:	e0 e5       	ldi	r30, 0x50	; 80
    1d46:	f0 e0       	ldi	r31, 0x00	; 0
    1d48:	80 81       	ld	r24, Z
    1d4a:	8f 7b       	andi	r24, 0xBF	; 191
    1d4c:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    1d4e:	a0 e5       	ldi	r26, 0x50	; 80
    1d50:	b0 e0       	ldi	r27, 0x00	; 0
    1d52:	e0 e5       	ldi	r30, 0x50	; 80
    1d54:	f0 e0       	ldi	r31, 0x00	; 0
    1d56:	80 81       	ld	r24, Z
    1d58:	80 68       	ori	r24, 0x80	; 128
    1d5a:	8c 93       	st	X, r24
    1d5c:	31 c0       	rjmp	.+98     	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == Timer_Counter1_Overflow)
    1d5e:	89 81       	ldd	r24, Y+1	; 0x01
    1d60:	87 30       	cpi	r24, 0x07	; 7
    1d62:	b1 f4       	brne	.+44     	; 0x1d90 <ADC_change_triggersource+0x16a>
		{
			WRITE_BIT(SFIOR , 5 , LOW);
    1d64:	a0 e5       	ldi	r26, 0x50	; 80
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	e0 e5       	ldi	r30, 0x50	; 80
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	8f 7d       	andi	r24, 0xDF	; 223
    1d70:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1d72:	a0 e5       	ldi	r26, 0x50	; 80
    1d74:	b0 e0       	ldi	r27, 0x00	; 0
    1d76:	e0 e5       	ldi	r30, 0x50	; 80
    1d78:	f0 e0       	ldi	r31, 0x00	; 0
    1d7a:	80 81       	ld	r24, Z
    1d7c:	80 64       	ori	r24, 0x40	; 64
    1d7e:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    1d80:	a0 e5       	ldi	r26, 0x50	; 80
    1d82:	b0 e0       	ldi	r27, 0x00	; 0
    1d84:	e0 e5       	ldi	r30, 0x50	; 80
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	80 81       	ld	r24, Z
    1d8a:	80 68       	ori	r24, 0x80	; 128
    1d8c:	8c 93       	st	X, r24
    1d8e:	18 c0       	rjmp	.+48     	; 0x1dc0 <ADC_change_triggersource+0x19a>
		}
		else if (ADC_autoTriggerSource == Timer_Counter1_Capture_Event)
    1d90:	89 81       	ldd	r24, Y+1	; 0x01
    1d92:	88 30       	cpi	r24, 0x08	; 8
    1d94:	a9 f4       	brne	.+42     	; 0x1dc0 <ADC_change_triggersource+0x19a>
		{
			WRITE_BIT(SFIOR , 5 , HIGH);
    1d96:	a0 e5       	ldi	r26, 0x50	; 80
    1d98:	b0 e0       	ldi	r27, 0x00	; 0
    1d9a:	e0 e5       	ldi	r30, 0x50	; 80
    1d9c:	f0 e0       	ldi	r31, 0x00	; 0
    1d9e:	80 81       	ld	r24, Z
    1da0:	80 62       	ori	r24, 0x20	; 32
    1da2:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 6 , HIGH);
    1da4:	a0 e5       	ldi	r26, 0x50	; 80
    1da6:	b0 e0       	ldi	r27, 0x00	; 0
    1da8:	e0 e5       	ldi	r30, 0x50	; 80
    1daa:	f0 e0       	ldi	r31, 0x00	; 0
    1dac:	80 81       	ld	r24, Z
    1dae:	80 64       	ori	r24, 0x40	; 64
    1db0:	8c 93       	st	X, r24
			WRITE_BIT(SFIOR , 7, HIGH);
    1db2:	a0 e5       	ldi	r26, 0x50	; 80
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	e0 e5       	ldi	r30, 0x50	; 80
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	80 81       	ld	r24, Z
    1dbc:	80 68       	ori	r24, 0x80	; 128
    1dbe:	8c 93       	st	X, r24
		}
	}
	WRITE_BIT(ADCSRA , 5 , HIGH); // enable autotrigger
    1dc0:	a6 e2       	ldi	r26, 0x26	; 38
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	e6 e2       	ldi	r30, 0x26	; 38
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	80 81       	ld	r24, Z
    1dca:	80 62       	ori	r24, 0x20	; 32
    1dcc:	8c 93       	st	X, r24
	
	#endif
	
}
    1dce:	0f 90       	pop	r0
    1dd0:	cf 91       	pop	r28
    1dd2:	df 91       	pop	r29
    1dd4:	08 95       	ret

00001dd6 <ADC_change_vref>:
void ADC_change_vref(ADC_referenceVoltageSelect_t ADC_referenceVoltageSelect){
    1dd6:	df 93       	push	r29
    1dd8:	cf 93       	push	r28
    1dda:	0f 92       	push	r0
    1ddc:	cd b7       	in	r28, 0x3d	; 61
    1dde:	de b7       	in	r29, 0x3e	; 62
    1de0:	89 83       	std	Y+1, r24	; 0x01
	
	/* select reference voltage */
	if (ADC_referenceVoltageSelect ==VrefAt_AREF_Pin)
    1de2:	89 81       	ldd	r24, Y+1	; 0x01
    1de4:	88 23       	and	r24, r24
    1de6:	79 f4       	brne	.+30     	; 0x1e06 <ADC_change_vref+0x30>
	{
		WRITE_BIT(ADMUX,REFS0 , LOW);
    1de8:	a7 e2       	ldi	r26, 0x27	; 39
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	e7 e2       	ldi	r30, 0x27	; 39
    1dee:	f0 e0       	ldi	r31, 0x00	; 0
    1df0:	80 81       	ld	r24, Z
    1df2:	8f 7b       	andi	r24, 0xBF	; 191
    1df4:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX,REFS1, LOW);
    1df6:	a7 e2       	ldi	r26, 0x27	; 39
    1df8:	b0 e0       	ldi	r27, 0x00	; 0
    1dfa:	e7 e2       	ldi	r30, 0x27	; 39
    1dfc:	f0 e0       	ldi	r31, 0x00	; 0
    1dfe:	80 81       	ld	r24, Z
    1e00:	8f 77       	andi	r24, 0x7F	; 127
    1e02:	8c 93       	st	X, r24
    1e04:	20 c0       	rjmp	.+64     	; 0x1e46 <ADC_change_vref+0x70>
	}
	else if (ADC_referenceVoltageSelect ==VrefAt_AVCC_pin_AREF_pin)
    1e06:	89 81       	ldd	r24, Y+1	; 0x01
    1e08:	81 30       	cpi	r24, 0x01	; 1
    1e0a:	79 f4       	brne	.+30     	; 0x1e2a <ADC_change_vref+0x54>
	{
		WRITE_BIT(ADMUX,REFS0 , HIGH);
    1e0c:	a7 e2       	ldi	r26, 0x27	; 39
    1e0e:	b0 e0       	ldi	r27, 0x00	; 0
    1e10:	e7 e2       	ldi	r30, 0x27	; 39
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	80 64       	ori	r24, 0x40	; 64
    1e18:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX,REFS1, LOW);
    1e1a:	a7 e2       	ldi	r26, 0x27	; 39
    1e1c:	b0 e0       	ldi	r27, 0x00	; 0
    1e1e:	e7 e2       	ldi	r30, 0x27	; 39
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	80 81       	ld	r24, Z
    1e24:	8f 77       	andi	r24, 0x7F	; 127
    1e26:	8c 93       	st	X, r24
    1e28:	0e c0       	rjmp	.+28     	; 0x1e46 <ADC_change_vref+0x70>
	}
	else
	{
		WRITE_BIT(ADMUX,REFS0 , HIGH);
    1e2a:	a7 e2       	ldi	r26, 0x27	; 39
    1e2c:	b0 e0       	ldi	r27, 0x00	; 0
    1e2e:	e7 e2       	ldi	r30, 0x27	; 39
    1e30:	f0 e0       	ldi	r31, 0x00	; 0
    1e32:	80 81       	ld	r24, Z
    1e34:	80 64       	ori	r24, 0x40	; 64
    1e36:	8c 93       	st	X, r24
		WRITE_BIT(ADMUX,REFS1, HIGH);
    1e38:	a7 e2       	ldi	r26, 0x27	; 39
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	e7 e2       	ldi	r30, 0x27	; 39
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	80 68       	ori	r24, 0x80	; 128
    1e44:	8c 93       	st	X, r24
	}
}
    1e46:	0f 90       	pop	r0
    1e48:	cf 91       	pop	r28
    1e4a:	df 91       	pop	r29
    1e4c:	08 95       	ret

00001e4e <ADC_enable>:
void ADC_enable(){
    1e4e:	df 93       	push	r29
    1e50:	cf 93       	push	r28
    1e52:	cd b7       	in	r28, 0x3d	; 61
    1e54:	de b7       	in	r29, 0x3e	; 62
	WRITE_BIT(ADCSRA , 7,HIGH);//enable adc module
    1e56:	a6 e2       	ldi	r26, 0x26	; 38
    1e58:	b0 e0       	ldi	r27, 0x00	; 0
    1e5a:	e6 e2       	ldi	r30, 0x26	; 38
    1e5c:	f0 e0       	ldi	r31, 0x00	; 0
    1e5e:	80 81       	ld	r24, Z
    1e60:	80 68       	ori	r24, 0x80	; 128
    1e62:	8c 93       	st	X, r24
}
    1e64:	cf 91       	pop	r28
    1e66:	df 91       	pop	r29
    1e68:	08 95       	ret

00001e6a <ADC_disable>:
void ADC_disable(){
    1e6a:	df 93       	push	r29
    1e6c:	cf 93       	push	r28
    1e6e:	cd b7       	in	r28, 0x3d	; 61
    1e70:	de b7       	in	r29, 0x3e	; 62
	WRITE_BIT(ADCSRA , 7,LOW);//enable adc module
    1e72:	a6 e2       	ldi	r26, 0x26	; 38
    1e74:	b0 e0       	ldi	r27, 0x00	; 0
    1e76:	e6 e2       	ldi	r30, 0x26	; 38
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	8f 77       	andi	r24, 0x7F	; 127
    1e7e:	8c 93       	st	X, r24
}
    1e80:	cf 91       	pop	r28
    1e82:	df 91       	pop	r29
    1e84:	08 95       	ret

00001e86 <ADC_start_conversion>:
void ADC_start_conversion()
{
    1e86:	df 93       	push	r29
    1e88:	cf 93       	push	r28
    1e8a:	cd b7       	in	r28, 0x3d	; 61
    1e8c:	de b7       	in	r29, 0x3e	; 62
WRITE_BIT(ADCSRA , ADSC , HIGH); // start conversion
    1e8e:	a6 e2       	ldi	r26, 0x26	; 38
    1e90:	b0 e0       	ldi	r27, 0x00	; 0
    1e92:	e6 e2       	ldi	r30, 0x26	; 38
    1e94:	f0 e0       	ldi	r31, 0x00	; 0
    1e96:	80 81       	ld	r24, Z
    1e98:	80 64       	ori	r24, 0x40	; 64
    1e9a:	8c 93       	st	X, r24
}
    1e9c:	cf 91       	pop	r28
    1e9e:	df 91       	pop	r29
    1ea0:	08 95       	ret

00001ea2 <ADC_get_adcregister>:
uint16 ADC_get_adcregister(){
    1ea2:	df 93       	push	r29
    1ea4:	cf 93       	push	r28
    1ea6:	cd b7       	in	r28, 0x3d	; 61
    1ea8:	de b7       	in	r29, 0x3e	; 62
	return (((uint8)ADCL)|(ADCH<<8));
    1eaa:	e4 e2       	ldi	r30, 0x24	; 36
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	28 2f       	mov	r18, r24
    1eb2:	30 e0       	ldi	r19, 0x00	; 0
    1eb4:	e5 e2       	ldi	r30, 0x25	; 37
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	88 2f       	mov	r24, r24
    1ebc:	90 e0       	ldi	r25, 0x00	; 0
    1ebe:	98 2f       	mov	r25, r24
    1ec0:	88 27       	eor	r24, r24
    1ec2:	82 2b       	or	r24, r18
    1ec4:	93 2b       	or	r25, r19
}
    1ec6:	cf 91       	pop	r28
    1ec8:	df 91       	pop	r29
    1eca:	08 95       	ret

00001ecc <ADC_get_interrupt_flag>:
uint8 ADC_get_interrupt_flag()
{
    1ecc:	df 93       	push	r29
    1ece:	cf 93       	push	r28
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
	return GET_BIT(ADCSRA ,4);
    1ed4:	e6 e2       	ldi	r30, 0x26	; 38
    1ed6:	f0 e0       	ldi	r31, 0x00	; 0
    1ed8:	80 81       	ld	r24, Z
    1eda:	82 95       	swap	r24
    1edc:	8f 70       	andi	r24, 0x0F	; 15
    1ede:	81 70       	andi	r24, 0x01	; 1
}
    1ee0:	cf 91       	pop	r28
    1ee2:	df 91       	pop	r29
    1ee4:	08 95       	ret

00001ee6 <__vector_16>:

ISR(ADC_vect){
    1ee6:	1f 92       	push	r1
    1ee8:	0f 92       	push	r0
    1eea:	0f b6       	in	r0, 0x3f	; 63
    1eec:	0f 92       	push	r0
    1eee:	11 24       	eor	r1, r1
    1ef0:	2f 93       	push	r18
    1ef2:	3f 93       	push	r19
    1ef4:	4f 93       	push	r20
    1ef6:	5f 93       	push	r21
    1ef8:	6f 93       	push	r22
    1efa:	7f 93       	push	r23
    1efc:	8f 93       	push	r24
    1efe:	9f 93       	push	r25
    1f00:	af 93       	push	r26
    1f02:	bf 93       	push	r27
    1f04:	ef 93       	push	r30
    1f06:	ff 93       	push	r31
    1f08:	df 93       	push	r29
    1f0a:	cf 93       	push	r28
    1f0c:	cd b7       	in	r28, 0x3d	; 61
    1f0e:	de b7       	in	r29, 0x3e	; 62
	if(*adcInterrupt!=NULL)
    1f10:	80 91 60 02 	lds	r24, 0x0260
    1f14:	90 91 61 02 	lds	r25, 0x0261
    1f18:	00 97       	sbiw	r24, 0x00	; 0
    1f1a:	29 f0       	breq	.+10     	; 0x1f26 <__vector_16+0x40>
	adcInterrupt();
    1f1c:	e0 91 60 02 	lds	r30, 0x0260
    1f20:	f0 91 61 02 	lds	r31, 0x0261
    1f24:	09 95       	icall
}
    1f26:	cf 91       	pop	r28
    1f28:	df 91       	pop	r29
    1f2a:	ff 91       	pop	r31
    1f2c:	ef 91       	pop	r30
    1f2e:	bf 91       	pop	r27
    1f30:	af 91       	pop	r26
    1f32:	9f 91       	pop	r25
    1f34:	8f 91       	pop	r24
    1f36:	7f 91       	pop	r23
    1f38:	6f 91       	pop	r22
    1f3a:	5f 91       	pop	r21
    1f3c:	4f 91       	pop	r20
    1f3e:	3f 91       	pop	r19
    1f40:	2f 91       	pop	r18
    1f42:	0f 90       	pop	r0
    1f44:	0f be       	out	0x3f, r0	; 63
    1f46:	0f 90       	pop	r0
    1f48:	1f 90       	pop	r1
    1f4a:	18 95       	reti

00001f4c <TIMER0_Init>:
	TIMER0_CTC_MODE,
	TIMER0_FASTPWM_MODE
 * @param oc_mode
 */
void TIMER0_Init( TIMER0_Mode_t mode,TIMER0_Prescalar scaler ,TIMER0_OC0Mode_tt oc_mode)
{
    1f4c:	df 93       	push	r29
    1f4e:	cf 93       	push	r28
    1f50:	cd b7       	in	r28, 0x3d	; 61
    1f52:	de b7       	in	r29, 0x3e	; 62
    1f54:	27 97       	sbiw	r28, 0x07	; 7
    1f56:	0f b6       	in	r0, 0x3f	; 63
    1f58:	f8 94       	cli
    1f5a:	de bf       	out	0x3e, r29	; 62
    1f5c:	0f be       	out	0x3f, r0	; 63
    1f5e:	cd bf       	out	0x3d, r28	; 61
    1f60:	89 83       	std	Y+1, r24	; 0x01
    1f62:	6a 83       	std	Y+2, r22	; 0x02
    1f64:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
    1f66:	89 81       	ldd	r24, Y+1	; 0x01
    1f68:	28 2f       	mov	r18, r24
    1f6a:	30 e0       	ldi	r19, 0x00	; 0
    1f6c:	3f 83       	std	Y+7, r19	; 0x07
    1f6e:	2e 83       	std	Y+6, r18	; 0x06
    1f70:	8e 81       	ldd	r24, Y+6	; 0x06
    1f72:	9f 81       	ldd	r25, Y+7	; 0x07
    1f74:	81 30       	cpi	r24, 0x01	; 1
    1f76:	91 05       	cpc	r25, r1
    1f78:	21 f1       	breq	.+72     	; 0x1fc2 <TIMER0_Init+0x76>
    1f7a:	2e 81       	ldd	r18, Y+6	; 0x06
    1f7c:	3f 81       	ldd	r19, Y+7	; 0x07
    1f7e:	22 30       	cpi	r18, 0x02	; 2
    1f80:	31 05       	cpc	r19, r1
    1f82:	2c f4       	brge	.+10     	; 0x1f8e <TIMER0_Init+0x42>
    1f84:	8e 81       	ldd	r24, Y+6	; 0x06
    1f86:	9f 81       	ldd	r25, Y+7	; 0x07
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	61 f0       	breq	.+24     	; 0x1fa4 <TIMER0_Init+0x58>
    1f8c:	46 c0       	rjmp	.+140    	; 0x201a <TIMER0_Init+0xce>
    1f8e:	2e 81       	ldd	r18, Y+6	; 0x06
    1f90:	3f 81       	ldd	r19, Y+7	; 0x07
    1f92:	22 30       	cpi	r18, 0x02	; 2
    1f94:	31 05       	cpc	r19, r1
    1f96:	21 f1       	breq	.+72     	; 0x1fe0 <TIMER0_Init+0x94>
    1f98:	8e 81       	ldd	r24, Y+6	; 0x06
    1f9a:	9f 81       	ldd	r25, Y+7	; 0x07
    1f9c:	83 30       	cpi	r24, 0x03	; 3
    1f9e:	91 05       	cpc	r25, r1
    1fa0:	71 f1       	breq	.+92     	; 0x1ffe <TIMER0_Init+0xb2>
    1fa2:	3b c0       	rjmp	.+118    	; 0x201a <TIMER0_Init+0xce>
	{
	case TIMER0_NORMAL_MODE:
		CLEAR_BIT(TCCR0,WGM00);
    1fa4:	a3 e5       	ldi	r26, 0x53	; 83
    1fa6:	b0 e0       	ldi	r27, 0x00	; 0
    1fa8:	e3 e5       	ldi	r30, 0x53	; 83
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	80 81       	ld	r24, Z
    1fae:	8f 7b       	andi	r24, 0xBF	; 191
    1fb0:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
    1fb2:	a3 e5       	ldi	r26, 0x53	; 83
    1fb4:	b0 e0       	ldi	r27, 0x00	; 0
    1fb6:	e3 e5       	ldi	r30, 0x53	; 83
    1fb8:	f0 e0       	ldi	r31, 0x00	; 0
    1fba:	80 81       	ld	r24, Z
    1fbc:	87 7f       	andi	r24, 0xF7	; 247
    1fbe:	8c 93       	st	X, r24
    1fc0:	2c c0       	rjmp	.+88     	; 0x201a <TIMER0_Init+0xce>
		break;
	case TIMER0_PHASECORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
    1fc2:	a3 e5       	ldi	r26, 0x53	; 83
    1fc4:	b0 e0       	ldi	r27, 0x00	; 0
    1fc6:	e3 e5       	ldi	r30, 0x53	; 83
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	80 81       	ld	r24, Z
    1fcc:	80 64       	ori	r24, 0x40	; 64
    1fce:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,WGM01);
    1fd0:	a3 e5       	ldi	r26, 0x53	; 83
    1fd2:	b0 e0       	ldi	r27, 0x00	; 0
    1fd4:	e3 e5       	ldi	r30, 0x53	; 83
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	80 81       	ld	r24, Z
    1fda:	87 7f       	andi	r24, 0xF7	; 247
    1fdc:	8c 93       	st	X, r24
    1fde:	1d c0       	rjmp	.+58     	; 0x201a <TIMER0_Init+0xce>
		break;
	case TIMER0_CTC_MODE:
		CLEAR_BIT(TCCR0,WGM00);
    1fe0:	a3 e5       	ldi	r26, 0x53	; 83
    1fe2:	b0 e0       	ldi	r27, 0x00	; 0
    1fe4:	e3 e5       	ldi	r30, 0x53	; 83
    1fe6:	f0 e0       	ldi	r31, 0x00	; 0
    1fe8:	80 81       	ld	r24, Z
    1fea:	8f 7b       	andi	r24, 0xBF	; 191
    1fec:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    1fee:	a3 e5       	ldi	r26, 0x53	; 83
    1ff0:	b0 e0       	ldi	r27, 0x00	; 0
    1ff2:	e3 e5       	ldi	r30, 0x53	; 83
    1ff4:	f0 e0       	ldi	r31, 0x00	; 0
    1ff6:	80 81       	ld	r24, Z
    1ff8:	88 60       	ori	r24, 0x08	; 8
    1ffa:	8c 93       	st	X, r24
    1ffc:	0e c0       	rjmp	.+28     	; 0x201a <TIMER0_Init+0xce>
		break;
	case TIMER0_FASTPWM_MODE:
		SET_BIT(TCCR0,WGM00);
    1ffe:	a3 e5       	ldi	r26, 0x53	; 83
    2000:	b0 e0       	ldi	r27, 0x00	; 0
    2002:	e3 e5       	ldi	r30, 0x53	; 83
    2004:	f0 e0       	ldi	r31, 0x00	; 0
    2006:	80 81       	ld	r24, Z
    2008:	80 64       	ori	r24, 0x40	; 64
    200a:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    200c:	a3 e5       	ldi	r26, 0x53	; 83
    200e:	b0 e0       	ldi	r27, 0x00	; 0
    2010:	e3 e5       	ldi	r30, 0x53	; 83
    2012:	f0 e0       	ldi	r31, 0x00	; 0
    2014:	80 81       	ld	r24, Z
    2016:	88 60       	ori	r24, 0x08	; 8
    2018:	8c 93       	st	X, r24

		break;
	}


	TIMER0_CONTROL_PRES_ADJ(scaler);
    201a:	a3 e5       	ldi	r26, 0x53	; 83
    201c:	b0 e0       	ldi	r27, 0x00	; 0
    201e:	e3 e5       	ldi	r30, 0x53	; 83
    2020:	f0 e0       	ldi	r31, 0x00	; 0
    2022:	80 81       	ld	r24, Z
    2024:	98 2f       	mov	r25, r24
    2026:	98 7f       	andi	r25, 0xF8	; 248
    2028:	8a 81       	ldd	r24, Y+2	; 0x02
    202a:	89 2b       	or	r24, r25
    202c:	8c 93       	st	X, r24
	scaler0_global=scaler;
    202e:	8a 81       	ldd	r24, Y+2	; 0x02
    2030:	80 93 64 02 	sts	0x0264, r24
	switch (oc_mode)
    2034:	8b 81       	ldd	r24, Y+3	; 0x03
    2036:	28 2f       	mov	r18, r24
    2038:	30 e0       	ldi	r19, 0x00	; 0
    203a:	3d 83       	std	Y+5, r19	; 0x05
    203c:	2c 83       	std	Y+4, r18	; 0x04
    203e:	8c 81       	ldd	r24, Y+4	; 0x04
    2040:	9d 81       	ldd	r25, Y+5	; 0x05
    2042:	81 30       	cpi	r24, 0x01	; 1
    2044:	91 05       	cpc	r25, r1
    2046:	21 f1       	breq	.+72     	; 0x2090 <TIMER0_Init+0x144>
    2048:	2c 81       	ldd	r18, Y+4	; 0x04
    204a:	3d 81       	ldd	r19, Y+5	; 0x05
    204c:	22 30       	cpi	r18, 0x02	; 2
    204e:	31 05       	cpc	r19, r1
    2050:	2c f4       	brge	.+10     	; 0x205c <TIMER0_Init+0x110>
    2052:	8c 81       	ldd	r24, Y+4	; 0x04
    2054:	9d 81       	ldd	r25, Y+5	; 0x05
    2056:	00 97       	sbiw	r24, 0x00	; 0
    2058:	61 f0       	breq	.+24     	; 0x2072 <TIMER0_Init+0x126>
    205a:	46 c0       	rjmp	.+140    	; 0x20e8 <TIMER0_Init+0x19c>
    205c:	2c 81       	ldd	r18, Y+4	; 0x04
    205e:	3d 81       	ldd	r19, Y+5	; 0x05
    2060:	22 30       	cpi	r18, 0x02	; 2
    2062:	31 05       	cpc	r19, r1
    2064:	21 f1       	breq	.+72     	; 0x20ae <TIMER0_Init+0x162>
    2066:	8c 81       	ldd	r24, Y+4	; 0x04
    2068:	9d 81       	ldd	r25, Y+5	; 0x05
    206a:	83 30       	cpi	r24, 0x03	; 3
    206c:	91 05       	cpc	r25, r1
    206e:	71 f1       	breq	.+92     	; 0x20cc <TIMER0_Init+0x180>
    2070:	3b c0       	rjmp	.+118    	; 0x20e8 <TIMER0_Init+0x19c>
	{
	case OCO_DISCONNECTED:
		CLEAR_BIT(TCCR0,COM00);
    2072:	a3 e5       	ldi	r26, 0x53	; 83
    2074:	b0 e0       	ldi	r27, 0x00	; 0
    2076:	e3 e5       	ldi	r30, 0x53	; 83
    2078:	f0 e0       	ldi	r31, 0x00	; 0
    207a:	80 81       	ld	r24, Z
    207c:	8f 7e       	andi	r24, 0xEF	; 239
    207e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
    2080:	a3 e5       	ldi	r26, 0x53	; 83
    2082:	b0 e0       	ldi	r27, 0x00	; 0
    2084:	e3 e5       	ldi	r30, 0x53	; 83
    2086:	f0 e0       	ldi	r31, 0x00	; 0
    2088:	80 81       	ld	r24, Z
    208a:	8f 7d       	andi	r24, 0xDF	; 223
    208c:	8c 93       	st	X, r24
    208e:	2c c0       	rjmp	.+88     	; 0x20e8 <TIMER0_Init+0x19c>
		break;
	case OCO_TOGGLE:
		SET_BIT(TCCR0,COM00);
    2090:	a3 e5       	ldi	r26, 0x53	; 83
    2092:	b0 e0       	ldi	r27, 0x00	; 0
    2094:	e3 e5       	ldi	r30, 0x53	; 83
    2096:	f0 e0       	ldi	r31, 0x00	; 0
    2098:	80 81       	ld	r24, Z
    209a:	80 61       	ori	r24, 0x10	; 16
    209c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR0,COM01);
    209e:	a3 e5       	ldi	r26, 0x53	; 83
    20a0:	b0 e0       	ldi	r27, 0x00	; 0
    20a2:	e3 e5       	ldi	r30, 0x53	; 83
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	80 81       	ld	r24, Z
    20a8:	8f 7d       	andi	r24, 0xDF	; 223
    20aa:	8c 93       	st	X, r24
    20ac:	1d c0       	rjmp	.+58     	; 0x20e8 <TIMER0_Init+0x19c>
		break;
	case OCO_NON_INVERTING:
		CLEAR_BIT(TCCR0,COM00);
    20ae:	a3 e5       	ldi	r26, 0x53	; 83
    20b0:	b0 e0       	ldi	r27, 0x00	; 0
    20b2:	e3 e5       	ldi	r30, 0x53	; 83
    20b4:	f0 e0       	ldi	r31, 0x00	; 0
    20b6:	80 81       	ld	r24, Z
    20b8:	8f 7e       	andi	r24, 0xEF	; 239
    20ba:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    20bc:	a3 e5       	ldi	r26, 0x53	; 83
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e3 e5       	ldi	r30, 0x53	; 83
    20c2:	f0 e0       	ldi	r31, 0x00	; 0
    20c4:	80 81       	ld	r24, Z
    20c6:	80 62       	ori	r24, 0x20	; 32
    20c8:	8c 93       	st	X, r24
    20ca:	0e c0       	rjmp	.+28     	; 0x20e8 <TIMER0_Init+0x19c>
		break;
	case OCO_INVERTING:
		SET_BIT(TCCR0,COM00);
    20cc:	a3 e5       	ldi	r26, 0x53	; 83
    20ce:	b0 e0       	ldi	r27, 0x00	; 0
    20d0:	e3 e5       	ldi	r30, 0x53	; 83
    20d2:	f0 e0       	ldi	r31, 0x00	; 0
    20d4:	80 81       	ld	r24, Z
    20d6:	80 61       	ori	r24, 0x10	; 16
    20d8:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    20da:	a3 e5       	ldi	r26, 0x53	; 83
    20dc:	b0 e0       	ldi	r27, 0x00	; 0
    20de:	e3 e5       	ldi	r30, 0x53	; 83
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	80 81       	ld	r24, Z
    20e4:	80 62       	ori	r24, 0x20	; 32
    20e6:	8c 93       	st	X, r24
		break;
	}


}
    20e8:	27 96       	adiw	r28, 0x07	; 7
    20ea:	0f b6       	in	r0, 0x3f	; 63
    20ec:	f8 94       	cli
    20ee:	de bf       	out	0x3e, r29	; 62
    20f0:	0f be       	out	0x3f, r0	; 63
    20f2:	cd bf       	out	0x3d, r28	; 61
    20f4:	cf 91       	pop	r28
    20f6:	df 91       	pop	r29
    20f8:	08 95       	ret

000020fa <TIMER2_Init>:

void TIMER2_Init( TIMER2_Mode_t mode,TIMER2_Prescalar scaler ,TIMER2_OC0Mode_tt oc_mode)
{
    20fa:	df 93       	push	r29
    20fc:	cf 93       	push	r28
    20fe:	cd b7       	in	r28, 0x3d	; 61
    2100:	de b7       	in	r29, 0x3e	; 62
    2102:	27 97       	sbiw	r28, 0x07	; 7
    2104:	0f b6       	in	r0, 0x3f	; 63
    2106:	f8 94       	cli
    2108:	de bf       	out	0x3e, r29	; 62
    210a:	0f be       	out	0x3f, r0	; 63
    210c:	cd bf       	out	0x3d, r28	; 61
    210e:	89 83       	std	Y+1, r24	; 0x01
    2110:	6a 83       	std	Y+2, r22	; 0x02
    2112:	4b 83       	std	Y+3, r20	; 0x03
	 0 0 Normal 0xFF Immediate MAX
	 0 1 PWM, Phase Correct 0xFF TOP BOTTOM
	 1 0 CTC OCR0 Immediate MAX
	 1 1 Fast PWM 0xFF BOTTOM MAX
	 */
	switch (mode)
    2114:	89 81       	ldd	r24, Y+1	; 0x01
    2116:	28 2f       	mov	r18, r24
    2118:	30 e0       	ldi	r19, 0x00	; 0
    211a:	3f 83       	std	Y+7, r19	; 0x07
    211c:	2e 83       	std	Y+6, r18	; 0x06
    211e:	8e 81       	ldd	r24, Y+6	; 0x06
    2120:	9f 81       	ldd	r25, Y+7	; 0x07
    2122:	81 30       	cpi	r24, 0x01	; 1
    2124:	91 05       	cpc	r25, r1
    2126:	21 f1       	breq	.+72     	; 0x2170 <TIMER2_Init+0x76>
    2128:	2e 81       	ldd	r18, Y+6	; 0x06
    212a:	3f 81       	ldd	r19, Y+7	; 0x07
    212c:	22 30       	cpi	r18, 0x02	; 2
    212e:	31 05       	cpc	r19, r1
    2130:	2c f4       	brge	.+10     	; 0x213c <TIMER2_Init+0x42>
    2132:	8e 81       	ldd	r24, Y+6	; 0x06
    2134:	9f 81       	ldd	r25, Y+7	; 0x07
    2136:	00 97       	sbiw	r24, 0x00	; 0
    2138:	61 f0       	breq	.+24     	; 0x2152 <TIMER2_Init+0x58>
    213a:	46 c0       	rjmp	.+140    	; 0x21c8 <TIMER2_Init+0xce>
    213c:	2e 81       	ldd	r18, Y+6	; 0x06
    213e:	3f 81       	ldd	r19, Y+7	; 0x07
    2140:	22 30       	cpi	r18, 0x02	; 2
    2142:	31 05       	cpc	r19, r1
    2144:	21 f1       	breq	.+72     	; 0x218e <TIMER2_Init+0x94>
    2146:	8e 81       	ldd	r24, Y+6	; 0x06
    2148:	9f 81       	ldd	r25, Y+7	; 0x07
    214a:	83 30       	cpi	r24, 0x03	; 3
    214c:	91 05       	cpc	r25, r1
    214e:	71 f1       	breq	.+92     	; 0x21ac <TIMER2_Init+0xb2>
    2150:	3b c0       	rjmp	.+118    	; 0x21c8 <TIMER2_Init+0xce>
	{
	case TIMER2_NORMAL_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    2152:	a5 e4       	ldi	r26, 0x45	; 69
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	e5 e4       	ldi	r30, 0x45	; 69
    2158:	f0 e0       	ldi	r31, 0x00	; 0
    215a:	80 81       	ld	r24, Z
    215c:	8f 7b       	andi	r24, 0xBF	; 191
    215e:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    2160:	a5 e4       	ldi	r26, 0x45	; 69
    2162:	b0 e0       	ldi	r27, 0x00	; 0
    2164:	e5 e4       	ldi	r30, 0x45	; 69
    2166:	f0 e0       	ldi	r31, 0x00	; 0
    2168:	80 81       	ld	r24, Z
    216a:	87 7f       	andi	r24, 0xF7	; 247
    216c:	8c 93       	st	X, r24
    216e:	2c c0       	rjmp	.+88     	; 0x21c8 <TIMER2_Init+0xce>
		break;
	case TIMER2_PHASECORRECT_MODE:
		SET_BIT(TCCR2,WGM20);
    2170:	a5 e4       	ldi	r26, 0x45	; 69
    2172:	b0 e0       	ldi	r27, 0x00	; 0
    2174:	e5 e4       	ldi	r30, 0x45	; 69
    2176:	f0 e0       	ldi	r31, 0x00	; 0
    2178:	80 81       	ld	r24, Z
    217a:	80 64       	ori	r24, 0x40	; 64
    217c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,WGM21);
    217e:	a5 e4       	ldi	r26, 0x45	; 69
    2180:	b0 e0       	ldi	r27, 0x00	; 0
    2182:	e5 e4       	ldi	r30, 0x45	; 69
    2184:	f0 e0       	ldi	r31, 0x00	; 0
    2186:	80 81       	ld	r24, Z
    2188:	87 7f       	andi	r24, 0xF7	; 247
    218a:	8c 93       	st	X, r24
    218c:	1d c0       	rjmp	.+58     	; 0x21c8 <TIMER2_Init+0xce>
		break;
	case TIMER2_CTC_MODE:
		CLEAR_BIT(TCCR2,WGM20);
    218e:	a5 e4       	ldi	r26, 0x45	; 69
    2190:	b0 e0       	ldi	r27, 0x00	; 0
    2192:	e5 e4       	ldi	r30, 0x45	; 69
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	80 81       	ld	r24, Z
    2198:	8f 7b       	andi	r24, 0xBF	; 191
    219a:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    219c:	a5 e4       	ldi	r26, 0x45	; 69
    219e:	b0 e0       	ldi	r27, 0x00	; 0
    21a0:	e5 e4       	ldi	r30, 0x45	; 69
    21a2:	f0 e0       	ldi	r31, 0x00	; 0
    21a4:	80 81       	ld	r24, Z
    21a6:	88 60       	ori	r24, 0x08	; 8
    21a8:	8c 93       	st	X, r24
    21aa:	0e c0       	rjmp	.+28     	; 0x21c8 <TIMER2_Init+0xce>
		break;
	case TIMER2_FASTPWM_MODE:
		SET_BIT(TCCR2,WGM20);
    21ac:	a5 e4       	ldi	r26, 0x45	; 69
    21ae:	b0 e0       	ldi	r27, 0x00	; 0
    21b0:	e5 e4       	ldi	r30, 0x45	; 69
    21b2:	f0 e0       	ldi	r31, 0x00	; 0
    21b4:	80 81       	ld	r24, Z
    21b6:	80 64       	ori	r24, 0x40	; 64
    21b8:	8c 93       	st	X, r24
		SET_BIT(TCCR2,WGM21);
    21ba:	a5 e4       	ldi	r26, 0x45	; 69
    21bc:	b0 e0       	ldi	r27, 0x00	; 0
    21be:	e5 e4       	ldi	r30, 0x45	; 69
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	80 81       	ld	r24, Z
    21c4:	88 60       	ori	r24, 0x08	; 8
    21c6:	8c 93       	st	X, r24

		break;
	}


	TIMER2_CONTROL_PRES_ADJ(scaler);
    21c8:	a5 e4       	ldi	r26, 0x45	; 69
    21ca:	b0 e0       	ldi	r27, 0x00	; 0
    21cc:	e5 e4       	ldi	r30, 0x45	; 69
    21ce:	f0 e0       	ldi	r31, 0x00	; 0
    21d0:	80 81       	ld	r24, Z
    21d2:	98 2f       	mov	r25, r24
    21d4:	98 7f       	andi	r25, 0xF8	; 248
    21d6:	8a 81       	ldd	r24, Y+2	; 0x02
    21d8:	89 2b       	or	r24, r25
    21da:	8c 93       	st	X, r24
	scaler2_global=scaler;
    21dc:	8a 81       	ldd	r24, Y+2	; 0x02
    21de:	80 93 66 02 	sts	0x0266, r24
	switch (oc_mode)
    21e2:	8b 81       	ldd	r24, Y+3	; 0x03
    21e4:	28 2f       	mov	r18, r24
    21e6:	30 e0       	ldi	r19, 0x00	; 0
    21e8:	3d 83       	std	Y+5, r19	; 0x05
    21ea:	2c 83       	std	Y+4, r18	; 0x04
    21ec:	8c 81       	ldd	r24, Y+4	; 0x04
    21ee:	9d 81       	ldd	r25, Y+5	; 0x05
    21f0:	81 30       	cpi	r24, 0x01	; 1
    21f2:	91 05       	cpc	r25, r1
    21f4:	21 f1       	breq	.+72     	; 0x223e <TIMER2_Init+0x144>
    21f6:	2c 81       	ldd	r18, Y+4	; 0x04
    21f8:	3d 81       	ldd	r19, Y+5	; 0x05
    21fa:	22 30       	cpi	r18, 0x02	; 2
    21fc:	31 05       	cpc	r19, r1
    21fe:	2c f4       	brge	.+10     	; 0x220a <TIMER2_Init+0x110>
    2200:	8c 81       	ldd	r24, Y+4	; 0x04
    2202:	9d 81       	ldd	r25, Y+5	; 0x05
    2204:	00 97       	sbiw	r24, 0x00	; 0
    2206:	61 f0       	breq	.+24     	; 0x2220 <TIMER2_Init+0x126>
    2208:	46 c0       	rjmp	.+140    	; 0x2296 <TIMER2_Init+0x19c>
    220a:	2c 81       	ldd	r18, Y+4	; 0x04
    220c:	3d 81       	ldd	r19, Y+5	; 0x05
    220e:	22 30       	cpi	r18, 0x02	; 2
    2210:	31 05       	cpc	r19, r1
    2212:	21 f1       	breq	.+72     	; 0x225c <TIMER2_Init+0x162>
    2214:	8c 81       	ldd	r24, Y+4	; 0x04
    2216:	9d 81       	ldd	r25, Y+5	; 0x05
    2218:	83 30       	cpi	r24, 0x03	; 3
    221a:	91 05       	cpc	r25, r1
    221c:	71 f1       	breq	.+92     	; 0x227a <TIMER2_Init+0x180>
    221e:	3b c0       	rjmp	.+118    	; 0x2296 <TIMER2_Init+0x19c>
	{
	case OC2_DISCONNECTED:
		CLEAR_BIT(TCCR2,COM20);
    2220:	a5 e4       	ldi	r26, 0x45	; 69
    2222:	b0 e0       	ldi	r27, 0x00	; 0
    2224:	e5 e4       	ldi	r30, 0x45	; 69
    2226:	f0 e0       	ldi	r31, 0x00	; 0
    2228:	80 81       	ld	r24, Z
    222a:	8f 7e       	andi	r24, 0xEF	; 239
    222c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    222e:	a5 e4       	ldi	r26, 0x45	; 69
    2230:	b0 e0       	ldi	r27, 0x00	; 0
    2232:	e5 e4       	ldi	r30, 0x45	; 69
    2234:	f0 e0       	ldi	r31, 0x00	; 0
    2236:	80 81       	ld	r24, Z
    2238:	8f 7d       	andi	r24, 0xDF	; 223
    223a:	8c 93       	st	X, r24
    223c:	2c c0       	rjmp	.+88     	; 0x2296 <TIMER2_Init+0x19c>
		break;
	case OC2_TOGGLE:
		SET_BIT(TCCR2,COM20);
    223e:	a5 e4       	ldi	r26, 0x45	; 69
    2240:	b0 e0       	ldi	r27, 0x00	; 0
    2242:	e5 e4       	ldi	r30, 0x45	; 69
    2244:	f0 e0       	ldi	r31, 0x00	; 0
    2246:	80 81       	ld	r24, Z
    2248:	80 61       	ori	r24, 0x10	; 16
    224a:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR2,COM21);
    224c:	a5 e4       	ldi	r26, 0x45	; 69
    224e:	b0 e0       	ldi	r27, 0x00	; 0
    2250:	e5 e4       	ldi	r30, 0x45	; 69
    2252:	f0 e0       	ldi	r31, 0x00	; 0
    2254:	80 81       	ld	r24, Z
    2256:	8f 7d       	andi	r24, 0xDF	; 223
    2258:	8c 93       	st	X, r24
    225a:	1d c0       	rjmp	.+58     	; 0x2296 <TIMER2_Init+0x19c>
		break;
	case OC2_NON_INVERTING:
		CLEAR_BIT(TCCR2,COM20);
    225c:	a5 e4       	ldi	r26, 0x45	; 69
    225e:	b0 e0       	ldi	r27, 0x00	; 0
    2260:	e5 e4       	ldi	r30, 0x45	; 69
    2262:	f0 e0       	ldi	r31, 0x00	; 0
    2264:	80 81       	ld	r24, Z
    2266:	8f 7e       	andi	r24, 0xEF	; 239
    2268:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    226a:	a5 e4       	ldi	r26, 0x45	; 69
    226c:	b0 e0       	ldi	r27, 0x00	; 0
    226e:	e5 e4       	ldi	r30, 0x45	; 69
    2270:	f0 e0       	ldi	r31, 0x00	; 0
    2272:	80 81       	ld	r24, Z
    2274:	80 62       	ori	r24, 0x20	; 32
    2276:	8c 93       	st	X, r24
    2278:	0e c0       	rjmp	.+28     	; 0x2296 <TIMER2_Init+0x19c>
		break;
	case OC2_INVERTING:
		SET_BIT(TCCR2,COM20);
    227a:	a5 e4       	ldi	r26, 0x45	; 69
    227c:	b0 e0       	ldi	r27, 0x00	; 0
    227e:	e5 e4       	ldi	r30, 0x45	; 69
    2280:	f0 e0       	ldi	r31, 0x00	; 0
    2282:	80 81       	ld	r24, Z
    2284:	80 61       	ori	r24, 0x10	; 16
    2286:	8c 93       	st	X, r24
		SET_BIT(TCCR2,COM21);
    2288:	a5 e4       	ldi	r26, 0x45	; 69
    228a:	b0 e0       	ldi	r27, 0x00	; 0
    228c:	e5 e4       	ldi	r30, 0x45	; 69
    228e:	f0 e0       	ldi	r31, 0x00	; 0
    2290:	80 81       	ld	r24, Z
    2292:	80 62       	ori	r24, 0x20	; 32
    2294:	8c 93       	st	X, r24
		break;
	}


}
    2296:	27 96       	adiw	r28, 0x07	; 7
    2298:	0f b6       	in	r0, 0x3f	; 63
    229a:	f8 94       	cli
    229c:	de bf       	out	0x3e, r29	; 62
    229e:	0f be       	out	0x3f, r0	; 63
    22a0:	cd bf       	out	0x3d, r28	; 61
    22a2:	cf 91       	pop	r28
    22a4:	df 91       	pop	r29
    22a6:	08 95       	ret

000022a8 <TIMER0_OV_InterruptEnable>:

void TIMER0_OV_InterruptEnable(void)
{
    22a8:	df 93       	push	r29
    22aa:	cf 93       	push	r28
    22ac:	cd b7       	in	r28, 0x3d	; 61
    22ae:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    22b0:	a9 e5       	ldi	r26, 0x59	; 89
    22b2:	b0 e0       	ldi	r27, 0x00	; 0
    22b4:	e9 e5       	ldi	r30, 0x59	; 89
    22b6:	f0 e0       	ldi	r31, 0x00	; 0
    22b8:	80 81       	ld	r24, Z
    22ba:	81 60       	ori	r24, 0x01	; 1
    22bc:	8c 93       	st	X, r24
}
    22be:	cf 91       	pop	r28
    22c0:	df 91       	pop	r29
    22c2:	08 95       	ret

000022c4 <TIMER0_OV_InterruptDisable>:
void TIMER0_OV_InterruptDisable(void)
{
    22c4:	df 93       	push	r29
    22c6:	cf 93       	push	r28
    22c8:	cd b7       	in	r28, 0x3d	; 61
    22ca:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE0);
    22cc:	a9 e5       	ldi	r26, 0x59	; 89
    22ce:	b0 e0       	ldi	r27, 0x00	; 0
    22d0:	e9 e5       	ldi	r30, 0x59	; 89
    22d2:	f0 e0       	ldi	r31, 0x00	; 0
    22d4:	80 81       	ld	r24, Z
    22d6:	8e 7f       	andi	r24, 0xFE	; 254
    22d8:	8c 93       	st	X, r24
}
    22da:	cf 91       	pop	r28
    22dc:	df 91       	pop	r29
    22de:	08 95       	ret

000022e0 <TIMER0_OC_InterruptEnable>:
void TIMER0_OC_InterruptEnable(void)
{
    22e0:	df 93       	push	r29
    22e2:	cf 93       	push	r28
    22e4:	cd b7       	in	r28, 0x3d	; 61
    22e6:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE0);
    22e8:	a9 e5       	ldi	r26, 0x59	; 89
    22ea:	b0 e0       	ldi	r27, 0x00	; 0
    22ec:	e9 e5       	ldi	r30, 0x59	; 89
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	80 81       	ld	r24, Z
    22f2:	82 60       	ori	r24, 0x02	; 2
    22f4:	8c 93       	st	X, r24
}
    22f6:	cf 91       	pop	r28
    22f8:	df 91       	pop	r29
    22fa:	08 95       	ret

000022fc <TIMER0_OC_InterruptDisable>:
void TIMER0_OC_InterruptDisable(void)
{
    22fc:	df 93       	push	r29
    22fe:	cf 93       	push	r28
    2300:	cd b7       	in	r28, 0x3d	; 61
    2302:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE0);
    2304:	a9 e5       	ldi	r26, 0x59	; 89
    2306:	b0 e0       	ldi	r27, 0x00	; 0
    2308:	e9 e5       	ldi	r30, 0x59	; 89
    230a:	f0 e0       	ldi	r31, 0x00	; 0
    230c:	80 81       	ld	r24, Z
    230e:	8d 7f       	andi	r24, 0xFD	; 253
    2310:	8c 93       	st	X, r24
}
    2312:	cf 91       	pop	r28
    2314:	df 91       	pop	r29
    2316:	08 95       	ret

00002318 <TIMER0_OVF_SetCallBack>:
void TIMER0_OVF_SetCallBack(void(*LocalFptr)(void))
{
    2318:	df 93       	push	r29
    231a:	cf 93       	push	r28
    231c:	00 d0       	rcall	.+0      	; 0x231e <TIMER0_OVF_SetCallBack+0x6>
    231e:	cd b7       	in	r28, 0x3d	; 61
    2320:	de b7       	in	r29, 0x3e	; 62
    2322:	9a 83       	std	Y+2, r25	; 0x02
    2324:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_OVF_Fptr=LocalFptr;
    2326:	89 81       	ldd	r24, Y+1	; 0x01
    2328:	9a 81       	ldd	r25, Y+2	; 0x02
    232a:	90 93 68 02 	sts	0x0268, r25
    232e:	80 93 67 02 	sts	0x0267, r24
}
    2332:	0f 90       	pop	r0
    2334:	0f 90       	pop	r0
    2336:	cf 91       	pop	r28
    2338:	df 91       	pop	r29
    233a:	08 95       	ret

0000233c <TIMER0_CMP_SetCallBack>:
void TIMER0_CMP_SetCallBack(void(*LocalFptr)(void))
{
    233c:	df 93       	push	r29
    233e:	cf 93       	push	r28
    2340:	00 d0       	rcall	.+0      	; 0x2342 <TIMER0_CMP_SetCallBack+0x6>
    2342:	cd b7       	in	r28, 0x3d	; 61
    2344:	de b7       	in	r29, 0x3e	; 62
    2346:	9a 83       	std	Y+2, r25	; 0x02
    2348:	89 83       	std	Y+1, r24	; 0x01
	TIMER0_CMP_Fptr=LocalFptr;
    234a:	89 81       	ldd	r24, Y+1	; 0x01
    234c:	9a 81       	ldd	r25, Y+2	; 0x02
    234e:	90 93 6a 02 	sts	0x026A, r25
    2352:	80 93 69 02 	sts	0x0269, r24
}
    2356:	0f 90       	pop	r0
    2358:	0f 90       	pop	r0
    235a:	cf 91       	pop	r28
    235c:	df 91       	pop	r29
    235e:	08 95       	ret

00002360 <TIMER0_reload>:
void TIMER0_reload(uint8 TIMER0_val)
{
    2360:	df 93       	push	r29
    2362:	cf 93       	push	r28
    2364:	0f 92       	push	r0
    2366:	cd b7       	in	r28, 0x3d	; 61
    2368:	de b7       	in	r29, 0x3e	; 62
    236a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0=TIMER0_val;
    236c:	e2 e5       	ldi	r30, 0x52	; 82
    236e:	f0 e0       	ldi	r31, 0x00	; 0
    2370:	89 81       	ldd	r24, Y+1	; 0x01
    2372:	80 83       	st	Z, r24
}
    2374:	0f 90       	pop	r0
    2376:	cf 91       	pop	r28
    2378:	df 91       	pop	r29
    237a:	08 95       	ret

0000237c <TIMER0_Compare_reload>:
void TIMER0_Compare_reload(uint8 TIMER0_comp_val)
{
    237c:	df 93       	push	r29
    237e:	cf 93       	push	r28
    2380:	0f 92       	push	r0
    2382:	cd b7       	in	r28, 0x3d	; 61
    2384:	de b7       	in	r29, 0x3e	; 62
    2386:	89 83       	std	Y+1, r24	; 0x01
	OCR0=TIMER0_comp_val;
    2388:	ec e5       	ldi	r30, 0x5C	; 92
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	89 81       	ldd	r24, Y+1	; 0x01
    238e:	80 83       	st	Z, r24
}
    2390:	0f 90       	pop	r0
    2392:	cf 91       	pop	r28
    2394:	df 91       	pop	r29
    2396:	08 95       	ret

00002398 <Get_Current_Timer>:
uint8 Get_Current_Timer()
{
    2398:	df 93       	push	r29
    239a:	cf 93       	push	r28
    239c:	cd b7       	in	r28, 0x3d	; 61
    239e:	de b7       	in	r29, 0x3e	; 62
	return TCNT0;
    23a0:	e2 e5       	ldi	r30, 0x52	; 82
    23a2:	f0 e0       	ldi	r31, 0x00	; 0
    23a4:	80 81       	ld	r24, Z
}
    23a6:	cf 91       	pop	r28
    23a8:	df 91       	pop	r29
    23aa:	08 95       	ret

000023ac <TIMER0_Stop>:
void TIMER0_Stop()
{
    23ac:	df 93       	push	r29
    23ae:	cf 93       	push	r28
    23b0:	cd b7       	in	r28, 0x3d	; 61
    23b2:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR0,TIM_STOP);
    23b4:	a3 e5       	ldi	r26, 0x53	; 83
    23b6:	b0 e0       	ldi	r27, 0x00	; 0
    23b8:	e3 e5       	ldi	r30, 0x53	; 83
    23ba:	f0 e0       	ldi	r31, 0x00	; 0
    23bc:	80 81       	ld	r24, Z
    23be:	88 7f       	andi	r24, 0xF8	; 248
    23c0:	8c 93       	st	X, r24
}
    23c2:	cf 91       	pop	r28
    23c4:	df 91       	pop	r29
    23c6:	08 95       	ret

000023c8 <TIMER0_restart>:
void TIMER0_restart(){
    23c8:	df 93       	push	r29
    23ca:	cf 93       	push	r28
    23cc:	cd b7       	in	r28, 0x3d	; 61
    23ce:	de b7       	in	r29, 0x3e	; 62

	TCCR0|=scaler0_global;
    23d0:	a3 e5       	ldi	r26, 0x53	; 83
    23d2:	b0 e0       	ldi	r27, 0x00	; 0
    23d4:	e3 e5       	ldi	r30, 0x53	; 83
    23d6:	f0 e0       	ldi	r31, 0x00	; 0
    23d8:	90 81       	ld	r25, Z
    23da:	80 91 64 02 	lds	r24, 0x0264
    23de:	89 2b       	or	r24, r25
    23e0:	8c 93       	st	X, r24
}
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <TIMER2_OC_InterruptEnable>:
//void TIMER2_OV_InterruptDisable(void)
//{
//	CLEAR_BIT(TIMSK,TOIE2);
//}
void TIMER2_OC_InterruptEnable(void)
{
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE2);
    23f0:	a9 e5       	ldi	r26, 0x59	; 89
    23f2:	b0 e0       	ldi	r27, 0x00	; 0
    23f4:	e9 e5       	ldi	r30, 0x59	; 89
    23f6:	f0 e0       	ldi	r31, 0x00	; 0
    23f8:	80 81       	ld	r24, Z
    23fa:	80 68       	ori	r24, 0x80	; 128
    23fc:	8c 93       	st	X, r24
}
    23fe:	cf 91       	pop	r28
    2400:	df 91       	pop	r29
    2402:	08 95       	ret

00002404 <TIMER2_OC_InterruptDisable>:
void TIMER2_OC_InterruptDisable(void)
{
    2404:	df 93       	push	r29
    2406:	cf 93       	push	r28
    2408:	cd b7       	in	r28, 0x3d	; 61
    240a:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE2);
    240c:	a9 e5       	ldi	r26, 0x59	; 89
    240e:	b0 e0       	ldi	r27, 0x00	; 0
    2410:	e9 e5       	ldi	r30, 0x59	; 89
    2412:	f0 e0       	ldi	r31, 0x00	; 0
    2414:	80 81       	ld	r24, Z
    2416:	8f 77       	andi	r24, 0x7F	; 127
    2418:	8c 93       	st	X, r24
}
    241a:	cf 91       	pop	r28
    241c:	df 91       	pop	r29
    241e:	08 95       	ret

00002420 <TIMER2_OVF_SetCallBack>:
void TIMER2_OVF_SetCallBack(void(*LocalFptr)(void))
{
    2420:	df 93       	push	r29
    2422:	cf 93       	push	r28
    2424:	00 d0       	rcall	.+0      	; 0x2426 <TIMER2_OVF_SetCallBack+0x6>
    2426:	cd b7       	in	r28, 0x3d	; 61
    2428:	de b7       	in	r29, 0x3e	; 62
    242a:	9a 83       	std	Y+2, r25	; 0x02
    242c:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_OVF_Fptr=LocalFptr;
    242e:	89 81       	ldd	r24, Y+1	; 0x01
    2430:	9a 81       	ldd	r25, Y+2	; 0x02
    2432:	90 93 6c 02 	sts	0x026C, r25
    2436:	80 93 6b 02 	sts	0x026B, r24
}
    243a:	0f 90       	pop	r0
    243c:	0f 90       	pop	r0
    243e:	cf 91       	pop	r28
    2440:	df 91       	pop	r29
    2442:	08 95       	ret

00002444 <TIMER2_CMP_SetCallBack>:
void TIMER2_CMP_SetCallBack(void(*LocalFptr)(void))
{
    2444:	df 93       	push	r29
    2446:	cf 93       	push	r28
    2448:	00 d0       	rcall	.+0      	; 0x244a <TIMER2_CMP_SetCallBack+0x6>
    244a:	cd b7       	in	r28, 0x3d	; 61
    244c:	de b7       	in	r29, 0x3e	; 62
    244e:	9a 83       	std	Y+2, r25	; 0x02
    2450:	89 83       	std	Y+1, r24	; 0x01
	TIMER2_CMP_Fptr=LocalFptr;
    2452:	89 81       	ldd	r24, Y+1	; 0x01
    2454:	9a 81       	ldd	r25, Y+2	; 0x02
    2456:	90 93 6e 02 	sts	0x026E, r25
    245a:	80 93 6d 02 	sts	0x026D, r24
}
    245e:	0f 90       	pop	r0
    2460:	0f 90       	pop	r0
    2462:	cf 91       	pop	r28
    2464:	df 91       	pop	r29
    2466:	08 95       	ret

00002468 <TIMER2_reload>:
void TIMER2_reload(uint8 TIMER2_val)
{
    2468:	df 93       	push	r29
    246a:	cf 93       	push	r28
    246c:	0f 92       	push	r0
    246e:	cd b7       	in	r28, 0x3d	; 61
    2470:	de b7       	in	r29, 0x3e	; 62
    2472:	89 83       	std	Y+1, r24	; 0x01
	TCNT2=TIMER2_val;
    2474:	e4 e4       	ldi	r30, 0x44	; 68
    2476:	f0 e0       	ldi	r31, 0x00	; 0
    2478:	89 81       	ldd	r24, Y+1	; 0x01
    247a:	80 83       	st	Z, r24
}
    247c:	0f 90       	pop	r0
    247e:	cf 91       	pop	r28
    2480:	df 91       	pop	r29
    2482:	08 95       	ret

00002484 <TIMER2_Compare_reload>:
void TIMER2_Compare_reload(uint8 TIMER2_comp_val)
{
    2484:	df 93       	push	r29
    2486:	cf 93       	push	r28
    2488:	0f 92       	push	r0
    248a:	cd b7       	in	r28, 0x3d	; 61
    248c:	de b7       	in	r29, 0x3e	; 62
    248e:	89 83       	std	Y+1, r24	; 0x01
	OCR2=TIMER2_comp_val;
    2490:	e3 e4       	ldi	r30, 0x43	; 67
    2492:	f0 e0       	ldi	r31, 0x00	; 0
    2494:	89 81       	ldd	r24, Y+1	; 0x01
    2496:	80 83       	st	Z, r24
}
    2498:	0f 90       	pop	r0
    249a:	cf 91       	pop	r28
    249c:	df 91       	pop	r29
    249e:	08 95       	ret

000024a0 <Get_Current_Timer2>:
uint8 Get_Current_Timer2()
{
    24a0:	df 93       	push	r29
    24a2:	cf 93       	push	r28
    24a4:	cd b7       	in	r28, 0x3d	; 61
    24a6:	de b7       	in	r29, 0x3e	; 62
	return TCNT2;
    24a8:	e4 e4       	ldi	r30, 0x44	; 68
    24aa:	f0 e0       	ldi	r31, 0x00	; 0
    24ac:	80 81       	ld	r24, Z
}
    24ae:	cf 91       	pop	r28
    24b0:	df 91       	pop	r29
    24b2:	08 95       	ret

000024b4 <TIMER2_Stop>:
void TIMER2_Stop()
{
    24b4:	df 93       	push	r29
    24b6:	cf 93       	push	r28
    24b8:	cd b7       	in	r28, 0x3d	; 61
    24ba:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR2,TIM_STOP);
    24bc:	a5 e4       	ldi	r26, 0x45	; 69
    24be:	b0 e0       	ldi	r27, 0x00	; 0
    24c0:	e5 e4       	ldi	r30, 0x45	; 69
    24c2:	f0 e0       	ldi	r31, 0x00	; 0
    24c4:	80 81       	ld	r24, Z
    24c6:	88 7f       	andi	r24, 0xF8	; 248
    24c8:	8c 93       	st	X, r24
}
    24ca:	cf 91       	pop	r28
    24cc:	df 91       	pop	r29
    24ce:	08 95       	ret

000024d0 <TIMER2_restart>:
void TIMER2_restart(){
    24d0:	df 93       	push	r29
    24d2:	cf 93       	push	r28
    24d4:	cd b7       	in	r28, 0x3d	; 61
    24d6:	de b7       	in	r29, 0x3e	; 62

	TCCR2|=scaler2_global;
    24d8:	a5 e4       	ldi	r26, 0x45	; 69
    24da:	b0 e0       	ldi	r27, 0x00	; 0
    24dc:	e5 e4       	ldi	r30, 0x45	; 69
    24de:	f0 e0       	ldi	r31, 0x00	; 0
    24e0:	90 81       	ld	r25, Z
    24e2:	80 91 66 02 	lds	r24, 0x0266
    24e6:	89 2b       	or	r24, r25
    24e8:	8c 93       	st	X, r24
}
    24ea:	cf 91       	pop	r28
    24ec:	df 91       	pop	r29
    24ee:	08 95       	ret

000024f0 <Timer2_SetInterruptTime_us>:
void Timer2_SetInterruptTime_us (uint8 time,void(*LocalFptr)(void))
{
    24f0:	df 93       	push	r29
    24f2:	cf 93       	push	r28
    24f4:	00 d0       	rcall	.+0      	; 0x24f6 <Timer2_SetInterruptTime_us+0x6>
    24f6:	0f 92       	push	r0
    24f8:	cd b7       	in	r28, 0x3d	; 61
    24fa:	de b7       	in	r29, 0x3e	; 62
    24fc:	89 83       	std	Y+1, r24	; 0x01
    24fe:	7b 83       	std	Y+3, r23	; 0x03
    2500:	6a 83       	std	Y+2, r22	; 0x02
	TCNT2=0;
    2502:	e4 e4       	ldi	r30, 0x44	; 68
    2504:	f0 e0       	ldi	r31, 0x00	; 0
    2506:	10 82       	st	Z, r1
	TIMER2_Init(TIMER2_CTC_MODE,TIMER2_SCALER_8,OC2_DISCONNECTED);
    2508:	82 e0       	ldi	r24, 0x02	; 2
    250a:	62 e0       	ldi	r22, 0x02	; 2
    250c:	40 e0       	ldi	r20, 0x00	; 0
    250e:	0e 94 7d 10 	call	0x20fa	; 0x20fa <TIMER2_Init>
	OCR2=((time));//(P/F)*(OCR-1)
    2512:	e3 e4       	ldi	r30, 0x43	; 67
    2514:	f0 e0       	ldi	r31, 0x00	; 0
    2516:	89 81       	ldd	r24, Y+1	; 0x01
    2518:	80 83       	st	Z, r24
	TIMER2_CMP_SetCallBack(LocalFptr);
    251a:	8a 81       	ldd	r24, Y+2	; 0x02
    251c:	9b 81       	ldd	r25, Y+3	; 0x03
    251e:	0e 94 22 12 	call	0x2444	; 0x2444 <TIMER2_CMP_SetCallBack>
	TIMER2_OC_InterruptEnable();
    2522:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <TIMER2_OC_InterruptEnable>
}
    2526:	0f 90       	pop	r0
    2528:	0f 90       	pop	r0
    252a:	0f 90       	pop	r0
    252c:	cf 91       	pop	r28
    252e:	df 91       	pop	r29
    2530:	08 95       	ret

00002532 <Timer1_Init>:
/*************************************************TIMER 1 **************************************************/


void Timer1_Init( Timer1Mode_t mode,Timer1Scaler_t scaler,OC1A_Mode_t oc1a_mode,OC1B_Mode_t oc1b_mode)

{
    2532:	df 93       	push	r29
    2534:	cf 93       	push	r28
    2536:	cd b7       	in	r28, 0x3d	; 61
    2538:	de b7       	in	r29, 0x3e	; 62
    253a:	2a 97       	sbiw	r28, 0x0a	; 10
    253c:	0f b6       	in	r0, 0x3f	; 63
    253e:	f8 94       	cli
    2540:	de bf       	out	0x3e, r29	; 62
    2542:	0f be       	out	0x3f, r0	; 63
    2544:	cd bf       	out	0x3d, r28	; 61
    2546:	89 83       	std	Y+1, r24	; 0x01
    2548:	6a 83       	std	Y+2, r22	; 0x02
    254a:	4b 83       	std	Y+3, r20	; 0x03
    254c:	2c 83       	std	Y+4, r18	; 0x04
	Timer/Counter1
	Control Register A 
	TCCR1A
			COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10 
	 */
	switch (mode)
    254e:	89 81       	ldd	r24, Y+1	; 0x01
    2550:	28 2f       	mov	r18, r24
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	3a 87       	std	Y+10, r19	; 0x0a
    2556:	29 87       	std	Y+9, r18	; 0x09
    2558:	89 85       	ldd	r24, Y+9	; 0x09
    255a:	9a 85       	ldd	r25, Y+10	; 0x0a
    255c:	82 30       	cpi	r24, 0x02	; 2
    255e:	91 05       	cpc	r25, r1
    2560:	09 f4       	brne	.+2      	; 0x2564 <Timer1_Init+0x32>
    2562:	56 c0       	rjmp	.+172    	; 0x2610 <Timer1_Init+0xde>
    2564:	29 85       	ldd	r18, Y+9	; 0x09
    2566:	3a 85       	ldd	r19, Y+10	; 0x0a
    2568:	23 30       	cpi	r18, 0x03	; 3
    256a:	31 05       	cpc	r19, r1
    256c:	54 f4       	brge	.+20     	; 0x2582 <Timer1_Init+0x50>
    256e:	89 85       	ldd	r24, Y+9	; 0x09
    2570:	9a 85       	ldd	r25, Y+10	; 0x0a
    2572:	00 97       	sbiw	r24, 0x00	; 0
    2574:	99 f0       	breq	.+38     	; 0x259c <Timer1_Init+0x6a>
    2576:	29 85       	ldd	r18, Y+9	; 0x09
    2578:	3a 85       	ldd	r19, Y+10	; 0x0a
    257a:	21 30       	cpi	r18, 0x01	; 1
    257c:	31 05       	cpc	r19, r1
    257e:	59 f1       	breq	.+86     	; 0x25d6 <Timer1_Init+0xa4>
    2580:	9d c0       	rjmp	.+314    	; 0x26bc <Timer1_Init+0x18a>
    2582:	89 85       	ldd	r24, Y+9	; 0x09
    2584:	9a 85       	ldd	r25, Y+10	; 0x0a
    2586:	83 30       	cpi	r24, 0x03	; 3
    2588:	91 05       	cpc	r25, r1
    258a:	09 f4       	brne	.+2      	; 0x258e <Timer1_Init+0x5c>
    258c:	5e c0       	rjmp	.+188    	; 0x264a <Timer1_Init+0x118>
    258e:	29 85       	ldd	r18, Y+9	; 0x09
    2590:	3a 85       	ldd	r19, Y+10	; 0x0a
    2592:	24 30       	cpi	r18, 0x04	; 4
    2594:	31 05       	cpc	r19, r1
    2596:	09 f4       	brne	.+2      	; 0x259a <Timer1_Init+0x68>
    2598:	75 c0       	rjmp	.+234    	; 0x2684 <Timer1_Init+0x152>
    259a:	90 c0       	rjmp	.+288    	; 0x26bc <Timer1_Init+0x18a>
	{
	case TIMER1_NORMAL_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    259c:	af e4       	ldi	r26, 0x4F	; 79
    259e:	b0 e0       	ldi	r27, 0x00	; 0
    25a0:	ef e4       	ldi	r30, 0x4F	; 79
    25a2:	f0 e0       	ldi	r31, 0x00	; 0
    25a4:	80 81       	ld	r24, Z
    25a6:	8e 7f       	andi	r24, 0xFE	; 254
    25a8:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    25aa:	af e4       	ldi	r26, 0x4F	; 79
    25ac:	b0 e0       	ldi	r27, 0x00	; 0
    25ae:	ef e4       	ldi	r30, 0x4F	; 79
    25b0:	f0 e0       	ldi	r31, 0x00	; 0
    25b2:	80 81       	ld	r24, Z
    25b4:	8d 7f       	andi	r24, 0xFD	; 253
    25b6:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM12);
    25b8:	ae e4       	ldi	r26, 0x4E	; 78
    25ba:	b0 e0       	ldi	r27, 0x00	; 0
    25bc:	ee e4       	ldi	r30, 0x4E	; 78
    25be:	f0 e0       	ldi	r31, 0x00	; 0
    25c0:	80 81       	ld	r24, Z
    25c2:	87 7f       	andi	r24, 0xF7	; 247
    25c4:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    25c6:	ae e4       	ldi	r26, 0x4E	; 78
    25c8:	b0 e0       	ldi	r27, 0x00	; 0
    25ca:	ee e4       	ldi	r30, 0x4E	; 78
    25cc:	f0 e0       	ldi	r31, 0x00	; 0
    25ce:	80 81       	ld	r24, Z
    25d0:	8f 7e       	andi	r24, 0xEF	; 239
    25d2:	8c 93       	st	X, r24
    25d4:	73 c0       	rjmp	.+230    	; 0x26bc <Timer1_Init+0x18a>
		break;
	case TIMER1_CTC_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    25d6:	af e4       	ldi	r26, 0x4F	; 79
    25d8:	b0 e0       	ldi	r27, 0x00	; 0
    25da:	ef e4       	ldi	r30, 0x4F	; 79
    25dc:	f0 e0       	ldi	r31, 0x00	; 0
    25de:	80 81       	ld	r24, Z
    25e0:	8e 7f       	andi	r24, 0xFE	; 254
    25e2:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    25e4:	af e4       	ldi	r26, 0x4F	; 79
    25e6:	b0 e0       	ldi	r27, 0x00	; 0
    25e8:	ef e4       	ldi	r30, 0x4F	; 79
    25ea:	f0 e0       	ldi	r31, 0x00	; 0
    25ec:	80 81       	ld	r24, Z
    25ee:	8d 7f       	andi	r24, 0xFD	; 253
    25f0:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    25f2:	ae e4       	ldi	r26, 0x4E	; 78
    25f4:	b0 e0       	ldi	r27, 0x00	; 0
    25f6:	ee e4       	ldi	r30, 0x4E	; 78
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	80 81       	ld	r24, Z
    25fc:	88 60       	ori	r24, 0x08	; 8
    25fe:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    2600:	ae e4       	ldi	r26, 0x4E	; 78
    2602:	b0 e0       	ldi	r27, 0x00	; 0
    2604:	ee e4       	ldi	r30, 0x4E	; 78
    2606:	f0 e0       	ldi	r31, 0x00	; 0
    2608:	80 81       	ld	r24, Z
    260a:	80 61       	ori	r24, 0x10	; 16
    260c:	8c 93       	st	X, r24
    260e:	56 c0       	rjmp	.+172    	; 0x26bc <Timer1_Init+0x18a>
		break;

	case TIMER1_CTC_OCRA_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    2610:	af e4       	ldi	r26, 0x4F	; 79
    2612:	b0 e0       	ldi	r27, 0x00	; 0
    2614:	ef e4       	ldi	r30, 0x4F	; 79
    2616:	f0 e0       	ldi	r31, 0x00	; 0
    2618:	80 81       	ld	r24, Z
    261a:	8e 7f       	andi	r24, 0xFE	; 254
    261c:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,WGM11);
    261e:	af e4       	ldi	r26, 0x4F	; 79
    2620:	b0 e0       	ldi	r27, 0x00	; 0
    2622:	ef e4       	ldi	r30, 0x4F	; 79
    2624:	f0 e0       	ldi	r31, 0x00	; 0
    2626:	80 81       	ld	r24, Z
    2628:	8d 7f       	andi	r24, 0xFD	; 253
    262a:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    262c:	ae e4       	ldi	r26, 0x4E	; 78
    262e:	b0 e0       	ldi	r27, 0x00	; 0
    2630:	ee e4       	ldi	r30, 0x4E	; 78
    2632:	f0 e0       	ldi	r31, 0x00	; 0
    2634:	80 81       	ld	r24, Z
    2636:	88 60       	ori	r24, 0x08	; 8
    2638:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1B,WGM13);
    263a:	ae e4       	ldi	r26, 0x4E	; 78
    263c:	b0 e0       	ldi	r27, 0x00	; 0
    263e:	ee e4       	ldi	r30, 0x4E	; 78
    2640:	f0 e0       	ldi	r31, 0x00	; 0
    2642:	80 81       	ld	r24, Z
    2644:	8f 7e       	andi	r24, 0xEF	; 239
    2646:	8c 93       	st	X, r24
    2648:	39 c0       	rjmp	.+114    	; 0x26bc <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_ICR_TOP_MODE:
		CLEAR_BIT(TCCR1A,WGM10);
    264a:	af e4       	ldi	r26, 0x4F	; 79
    264c:	b0 e0       	ldi	r27, 0x00	; 0
    264e:	ef e4       	ldi	r30, 0x4F	; 79
    2650:	f0 e0       	ldi	r31, 0x00	; 0
    2652:	80 81       	ld	r24, Z
    2654:	8e 7f       	andi	r24, 0xFE	; 254
    2656:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    2658:	af e4       	ldi	r26, 0x4F	; 79
    265a:	b0 e0       	ldi	r27, 0x00	; 0
    265c:	ef e4       	ldi	r30, 0x4F	; 79
    265e:	f0 e0       	ldi	r31, 0x00	; 0
    2660:	80 81       	ld	r24, Z
    2662:	82 60       	ori	r24, 0x02	; 2
    2664:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    2666:	ae e4       	ldi	r26, 0x4E	; 78
    2668:	b0 e0       	ldi	r27, 0x00	; 0
    266a:	ee e4       	ldi	r30, 0x4E	; 78
    266c:	f0 e0       	ldi	r31, 0x00	; 0
    266e:	80 81       	ld	r24, Z
    2670:	88 60       	ori	r24, 0x08	; 8
    2672:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    2674:	ae e4       	ldi	r26, 0x4E	; 78
    2676:	b0 e0       	ldi	r27, 0x00	; 0
    2678:	ee e4       	ldi	r30, 0x4E	; 78
    267a:	f0 e0       	ldi	r31, 0x00	; 0
    267c:	80 81       	ld	r24, Z
    267e:	80 61       	ori	r24, 0x10	; 16
    2680:	8c 93       	st	X, r24
    2682:	1c c0       	rjmp	.+56     	; 0x26bc <Timer1_Init+0x18a>
		break;

	case TIMER1_FASTPWM_OCRA_TOP_MODE:
		SET_BIT(TCCR1A,WGM10);
    2684:	af e4       	ldi	r26, 0x4F	; 79
    2686:	b0 e0       	ldi	r27, 0x00	; 0
    2688:	ef e4       	ldi	r30, 0x4F	; 79
    268a:	f0 e0       	ldi	r31, 0x00	; 0
    268c:	80 81       	ld	r24, Z
    268e:	81 60       	ori	r24, 0x01	; 1
    2690:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,WGM11);
    2692:	af e4       	ldi	r26, 0x4F	; 79
    2694:	b0 e0       	ldi	r27, 0x00	; 0
    2696:	ef e4       	ldi	r30, 0x4F	; 79
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	80 81       	ld	r24, Z
    269c:	82 60       	ori	r24, 0x02	; 2
    269e:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM12);
    26a0:	ae e4       	ldi	r26, 0x4E	; 78
    26a2:	b0 e0       	ldi	r27, 0x00	; 0
    26a4:	ee e4       	ldi	r30, 0x4E	; 78
    26a6:	f0 e0       	ldi	r31, 0x00	; 0
    26a8:	80 81       	ld	r24, Z
    26aa:	88 60       	ori	r24, 0x08	; 8
    26ac:	8c 93       	st	X, r24
		SET_BIT(TCCR1B,WGM13);
    26ae:	ae e4       	ldi	r26, 0x4E	; 78
    26b0:	b0 e0       	ldi	r27, 0x00	; 0
    26b2:	ee e4       	ldi	r30, 0x4E	; 78
    26b4:	f0 e0       	ldi	r31, 0x00	; 0
    26b6:	80 81       	ld	r24, Z
    26b8:	80 61       	ori	r24, 0x10	; 16
    26ba:	8c 93       	st	X, r24
		break;
	}
	switch (oc1a_mode)
    26bc:	8b 81       	ldd	r24, Y+3	; 0x03
    26be:	28 2f       	mov	r18, r24
    26c0:	30 e0       	ldi	r19, 0x00	; 0
    26c2:	38 87       	std	Y+8, r19	; 0x08
    26c4:	2f 83       	std	Y+7, r18	; 0x07
    26c6:	8f 81       	ldd	r24, Y+7	; 0x07
    26c8:	98 85       	ldd	r25, Y+8	; 0x08
    26ca:	81 30       	cpi	r24, 0x01	; 1
    26cc:	91 05       	cpc	r25, r1
    26ce:	21 f1       	breq	.+72     	; 0x2718 <Timer1_Init+0x1e6>
    26d0:	2f 81       	ldd	r18, Y+7	; 0x07
    26d2:	38 85       	ldd	r19, Y+8	; 0x08
    26d4:	22 30       	cpi	r18, 0x02	; 2
    26d6:	31 05       	cpc	r19, r1
    26d8:	2c f4       	brge	.+10     	; 0x26e4 <Timer1_Init+0x1b2>
    26da:	8f 81       	ldd	r24, Y+7	; 0x07
    26dc:	98 85       	ldd	r25, Y+8	; 0x08
    26de:	00 97       	sbiw	r24, 0x00	; 0
    26e0:	61 f0       	breq	.+24     	; 0x26fa <Timer1_Init+0x1c8>
    26e2:	46 c0       	rjmp	.+140    	; 0x2770 <Timer1_Init+0x23e>
    26e4:	2f 81       	ldd	r18, Y+7	; 0x07
    26e6:	38 85       	ldd	r19, Y+8	; 0x08
    26e8:	22 30       	cpi	r18, 0x02	; 2
    26ea:	31 05       	cpc	r19, r1
    26ec:	21 f1       	breq	.+72     	; 0x2736 <Timer1_Init+0x204>
    26ee:	8f 81       	ldd	r24, Y+7	; 0x07
    26f0:	98 85       	ldd	r25, Y+8	; 0x08
    26f2:	83 30       	cpi	r24, 0x03	; 3
    26f4:	91 05       	cpc	r25, r1
    26f6:	71 f1       	breq	.+92     	; 0x2754 <Timer1_Init+0x222>
    26f8:	3b c0       	rjmp	.+118    	; 0x2770 <Timer1_Init+0x23e>
	{
	case OCRA_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1A0);
    26fa:	af e4       	ldi	r26, 0x4F	; 79
    26fc:	b0 e0       	ldi	r27, 0x00	; 0
    26fe:	ef e4       	ldi	r30, 0x4F	; 79
    2700:	f0 e0       	ldi	r31, 0x00	; 0
    2702:	80 81       	ld	r24, Z
    2704:	8f 7b       	andi	r24, 0xBF	; 191
    2706:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    2708:	af e4       	ldi	r26, 0x4F	; 79
    270a:	b0 e0       	ldi	r27, 0x00	; 0
    270c:	ef e4       	ldi	r30, 0x4F	; 79
    270e:	f0 e0       	ldi	r31, 0x00	; 0
    2710:	80 81       	ld	r24, Z
    2712:	8f 77       	andi	r24, 0x7F	; 127
    2714:	8c 93       	st	X, r24
    2716:	2c c0       	rjmp	.+88     	; 0x2770 <Timer1_Init+0x23e>
		break;
	case OCRA_TOGGLE:
		SET_BIT(TCCR1A,COM1A0);
    2718:	af e4       	ldi	r26, 0x4F	; 79
    271a:	b0 e0       	ldi	r27, 0x00	; 0
    271c:	ef e4       	ldi	r30, 0x4F	; 79
    271e:	f0 e0       	ldi	r31, 0x00	; 0
    2720:	80 81       	ld	r24, Z
    2722:	80 64       	ori	r24, 0x40	; 64
    2724:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1A1);
    2726:	af e4       	ldi	r26, 0x4F	; 79
    2728:	b0 e0       	ldi	r27, 0x00	; 0
    272a:	ef e4       	ldi	r30, 0x4F	; 79
    272c:	f0 e0       	ldi	r31, 0x00	; 0
    272e:	80 81       	ld	r24, Z
    2730:	8f 77       	andi	r24, 0x7F	; 127
    2732:	8c 93       	st	X, r24
    2734:	1d c0       	rjmp	.+58     	; 0x2770 <Timer1_Init+0x23e>
		break;
	case OCRA_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1A0);
    2736:	af e4       	ldi	r26, 0x4F	; 79
    2738:	b0 e0       	ldi	r27, 0x00	; 0
    273a:	ef e4       	ldi	r30, 0x4F	; 79
    273c:	f0 e0       	ldi	r31, 0x00	; 0
    273e:	80 81       	ld	r24, Z
    2740:	8f 7b       	andi	r24, 0xBF	; 191
    2742:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    2744:	af e4       	ldi	r26, 0x4F	; 79
    2746:	b0 e0       	ldi	r27, 0x00	; 0
    2748:	ef e4       	ldi	r30, 0x4F	; 79
    274a:	f0 e0       	ldi	r31, 0x00	; 0
    274c:	80 81       	ld	r24, Z
    274e:	80 68       	ori	r24, 0x80	; 128
    2750:	8c 93       	st	X, r24
    2752:	0e c0       	rjmp	.+28     	; 0x2770 <Timer1_Init+0x23e>
		break;
	case OCRA_INVERTING:
		SET_BIT(TCCR1A,COM1A0);
    2754:	af e4       	ldi	r26, 0x4F	; 79
    2756:	b0 e0       	ldi	r27, 0x00	; 0
    2758:	ef e4       	ldi	r30, 0x4F	; 79
    275a:	f0 e0       	ldi	r31, 0x00	; 0
    275c:	80 81       	ld	r24, Z
    275e:	80 64       	ori	r24, 0x40	; 64
    2760:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1A1);
    2762:	af e4       	ldi	r26, 0x4F	; 79
    2764:	b0 e0       	ldi	r27, 0x00	; 0
    2766:	ef e4       	ldi	r30, 0x4F	; 79
    2768:	f0 e0       	ldi	r31, 0x00	; 0
    276a:	80 81       	ld	r24, Z
    276c:	80 68       	ori	r24, 0x80	; 128
    276e:	8c 93       	st	X, r24
		break;
	}
	switch (oc1b_mode)
    2770:	8c 81       	ldd	r24, Y+4	; 0x04
    2772:	28 2f       	mov	r18, r24
    2774:	30 e0       	ldi	r19, 0x00	; 0
    2776:	3e 83       	std	Y+6, r19	; 0x06
    2778:	2d 83       	std	Y+5, r18	; 0x05
    277a:	8d 81       	ldd	r24, Y+5	; 0x05
    277c:	9e 81       	ldd	r25, Y+6	; 0x06
    277e:	81 30       	cpi	r24, 0x01	; 1
    2780:	91 05       	cpc	r25, r1
    2782:	21 f1       	breq	.+72     	; 0x27cc <Timer1_Init+0x29a>
    2784:	2d 81       	ldd	r18, Y+5	; 0x05
    2786:	3e 81       	ldd	r19, Y+6	; 0x06
    2788:	22 30       	cpi	r18, 0x02	; 2
    278a:	31 05       	cpc	r19, r1
    278c:	2c f4       	brge	.+10     	; 0x2798 <Timer1_Init+0x266>
    278e:	8d 81       	ldd	r24, Y+5	; 0x05
    2790:	9e 81       	ldd	r25, Y+6	; 0x06
    2792:	00 97       	sbiw	r24, 0x00	; 0
    2794:	61 f0       	breq	.+24     	; 0x27ae <Timer1_Init+0x27c>
    2796:	46 c0       	rjmp	.+140    	; 0x2824 <Timer1_Init+0x2f2>
    2798:	2d 81       	ldd	r18, Y+5	; 0x05
    279a:	3e 81       	ldd	r19, Y+6	; 0x06
    279c:	22 30       	cpi	r18, 0x02	; 2
    279e:	31 05       	cpc	r19, r1
    27a0:	21 f1       	breq	.+72     	; 0x27ea <Timer1_Init+0x2b8>
    27a2:	8d 81       	ldd	r24, Y+5	; 0x05
    27a4:	9e 81       	ldd	r25, Y+6	; 0x06
    27a6:	83 30       	cpi	r24, 0x03	; 3
    27a8:	91 05       	cpc	r25, r1
    27aa:	71 f1       	breq	.+92     	; 0x2808 <Timer1_Init+0x2d6>
    27ac:	3b c0       	rjmp	.+118    	; 0x2824 <Timer1_Init+0x2f2>
	{
	case OCRB_DISCONNECTED:
		CLEAR_BIT(TCCR1A,COM1B0);
    27ae:	af e4       	ldi	r26, 0x4F	; 79
    27b0:	b0 e0       	ldi	r27, 0x00	; 0
    27b2:	ef e4       	ldi	r30, 0x4F	; 79
    27b4:	f0 e0       	ldi	r31, 0x00	; 0
    27b6:	80 81       	ld	r24, Z
    27b8:	8f 7e       	andi	r24, 0xEF	; 239
    27ba:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    27bc:	af e4       	ldi	r26, 0x4F	; 79
    27be:	b0 e0       	ldi	r27, 0x00	; 0
    27c0:	ef e4       	ldi	r30, 0x4F	; 79
    27c2:	f0 e0       	ldi	r31, 0x00	; 0
    27c4:	80 81       	ld	r24, Z
    27c6:	8f 7d       	andi	r24, 0xDF	; 223
    27c8:	8c 93       	st	X, r24
    27ca:	2c c0       	rjmp	.+88     	; 0x2824 <Timer1_Init+0x2f2>
		break;
	case OCRB_TOGGLE:
		SET_BIT(TCCR1A,COM1B0);
    27cc:	af e4       	ldi	r26, 0x4F	; 79
    27ce:	b0 e0       	ldi	r27, 0x00	; 0
    27d0:	ef e4       	ldi	r30, 0x4F	; 79
    27d2:	f0 e0       	ldi	r31, 0x00	; 0
    27d4:	80 81       	ld	r24, Z
    27d6:	80 61       	ori	r24, 0x10	; 16
    27d8:	8c 93       	st	X, r24
		CLEAR_BIT(TCCR1A,COM1B1);
    27da:	af e4       	ldi	r26, 0x4F	; 79
    27dc:	b0 e0       	ldi	r27, 0x00	; 0
    27de:	ef e4       	ldi	r30, 0x4F	; 79
    27e0:	f0 e0       	ldi	r31, 0x00	; 0
    27e2:	80 81       	ld	r24, Z
    27e4:	8f 7d       	andi	r24, 0xDF	; 223
    27e6:	8c 93       	st	X, r24
    27e8:	1d c0       	rjmp	.+58     	; 0x2824 <Timer1_Init+0x2f2>
		break;
	case OCRB_NON_INVERTING:
		CLEAR_BIT(TCCR1A,COM1B0);
    27ea:	af e4       	ldi	r26, 0x4F	; 79
    27ec:	b0 e0       	ldi	r27, 0x00	; 0
    27ee:	ef e4       	ldi	r30, 0x4F	; 79
    27f0:	f0 e0       	ldi	r31, 0x00	; 0
    27f2:	80 81       	ld	r24, Z
    27f4:	8f 7e       	andi	r24, 0xEF	; 239
    27f6:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    27f8:	af e4       	ldi	r26, 0x4F	; 79
    27fa:	b0 e0       	ldi	r27, 0x00	; 0
    27fc:	ef e4       	ldi	r30, 0x4F	; 79
    27fe:	f0 e0       	ldi	r31, 0x00	; 0
    2800:	80 81       	ld	r24, Z
    2802:	80 62       	ori	r24, 0x20	; 32
    2804:	8c 93       	st	X, r24
    2806:	0e c0       	rjmp	.+28     	; 0x2824 <Timer1_Init+0x2f2>
		break;
	case OCRB_INVERTING:
		SET_BIT(TCCR1A,COM1B0);
    2808:	af e4       	ldi	r26, 0x4F	; 79
    280a:	b0 e0       	ldi	r27, 0x00	; 0
    280c:	ef e4       	ldi	r30, 0x4F	; 79
    280e:	f0 e0       	ldi	r31, 0x00	; 0
    2810:	80 81       	ld	r24, Z
    2812:	80 61       	ori	r24, 0x10	; 16
    2814:	8c 93       	st	X, r24
		SET_BIT(TCCR1A,COM1B1);
    2816:	af e4       	ldi	r26, 0x4F	; 79
    2818:	b0 e0       	ldi	r27, 0x00	; 0
    281a:	ef e4       	ldi	r30, 0x4F	; 79
    281c:	f0 e0       	ldi	r31, 0x00	; 0
    281e:	80 81       	ld	r24, Z
    2820:	80 62       	ori	r24, 0x20	; 32
    2822:	8c 93       	st	X, r24
		break;
	}


	TCCR1B&=0XF8;
    2824:	ae e4       	ldi	r26, 0x4E	; 78
    2826:	b0 e0       	ldi	r27, 0x00	; 0
    2828:	ee e4       	ldi	r30, 0x4E	; 78
    282a:	f0 e0       	ldi	r31, 0x00	; 0
    282c:	80 81       	ld	r24, Z
    282e:	88 7f       	andi	r24, 0xF8	; 248
    2830:	8c 93       	st	X, r24
	TCCR1B|=scaler;
    2832:	ae e4       	ldi	r26, 0x4E	; 78
    2834:	b0 e0       	ldi	r27, 0x00	; 0
    2836:	ee e4       	ldi	r30, 0x4E	; 78
    2838:	f0 e0       	ldi	r31, 0x00	; 0
    283a:	90 81       	ld	r25, Z
    283c:	8a 81       	ldd	r24, Y+2	; 0x02
    283e:	89 2b       	or	r24, r25
    2840:	8c 93       	st	X, r24
	scaler1_global=scaler;
    2842:	8a 81       	ldd	r24, Y+2	; 0x02
    2844:	80 93 65 02 	sts	0x0265, r24
}
    2848:	2a 96       	adiw	r28, 0x0a	; 10
    284a:	0f b6       	in	r0, 0x3f	; 63
    284c:	f8 94       	cli
    284e:	de bf       	out	0x3e, r29	; 62
    2850:	0f be       	out	0x3f, r0	; 63
    2852:	cd bf       	out	0x3d, r28	; 61
    2854:	cf 91       	pop	r28
    2856:	df 91       	pop	r29
    2858:	08 95       	ret

0000285a <Timer1_InputCaptureEdge>:

void Timer1_InputCaptureEdge(ICU_Edge_t edge)
{
    285a:	df 93       	push	r29
    285c:	cf 93       	push	r28
    285e:	0f 92       	push	r0
    2860:	cd b7       	in	r28, 0x3d	; 61
    2862:	de b7       	in	r29, 0x3e	; 62
    2864:	89 83       	std	Y+1, r24	; 0x01
	if(edge==RISING)
    2866:	89 81       	ldd	r24, Y+1	; 0x01
    2868:	88 23       	and	r24, r24
    286a:	41 f4       	brne	.+16     	; 0x287c <Timer1_InputCaptureEdge+0x22>
		SET_BIT(TCCR1B,ICES1);
    286c:	ae e4       	ldi	r26, 0x4E	; 78
    286e:	b0 e0       	ldi	r27, 0x00	; 0
    2870:	ee e4       	ldi	r30, 0x4E	; 78
    2872:	f0 e0       	ldi	r31, 0x00	; 0
    2874:	80 81       	ld	r24, Z
    2876:	80 64       	ori	r24, 0x40	; 64
    2878:	8c 93       	st	X, r24
    287a:	0a c0       	rjmp	.+20     	; 0x2890 <Timer1_InputCaptureEdge+0x36>

	else if(edge==FALLING)
    287c:	89 81       	ldd	r24, Y+1	; 0x01
    287e:	81 30       	cpi	r24, 0x01	; 1
    2880:	39 f4       	brne	.+14     	; 0x2890 <Timer1_InputCaptureEdge+0x36>
		CLEAR_BIT(TCCR1B,ICES1);
    2882:	ae e4       	ldi	r26, 0x4E	; 78
    2884:	b0 e0       	ldi	r27, 0x00	; 0
    2886:	ee e4       	ldi	r30, 0x4E	; 78
    2888:	f0 e0       	ldi	r31, 0x00	; 0
    288a:	80 81       	ld	r24, Z
    288c:	8f 7b       	andi	r24, 0xBF	; 191
    288e:	8c 93       	st	X, r24

}
    2890:	0f 90       	pop	r0
    2892:	cf 91       	pop	r28
    2894:	df 91       	pop	r29
    2896:	08 95       	ret

00002898 <Timer1_reload>:

void Timer1_reload(uint16 Timer1_val){TCNT1=Timer1_val;}
    2898:	df 93       	push	r29
    289a:	cf 93       	push	r28
    289c:	00 d0       	rcall	.+0      	; 0x289e <Timer1_reload+0x6>
    289e:	cd b7       	in	r28, 0x3d	; 61
    28a0:	de b7       	in	r29, 0x3e	; 62
    28a2:	9a 83       	std	Y+2, r25	; 0x02
    28a4:	89 83       	std	Y+1, r24	; 0x01
    28a6:	ec e4       	ldi	r30, 0x4C	; 76
    28a8:	f0 e0       	ldi	r31, 0x00	; 0
    28aa:	89 81       	ldd	r24, Y+1	; 0x01
    28ac:	9a 81       	ldd	r25, Y+2	; 0x02
    28ae:	91 83       	std	Z+1, r25	; 0x01
    28b0:	80 83       	st	Z, r24
    28b2:	0f 90       	pop	r0
    28b4:	0f 90       	pop	r0
    28b6:	cf 91       	pop	r28
    28b8:	df 91       	pop	r29
    28ba:	08 95       	ret

000028bc <Timer1_CompareA_reload>:
void Timer1_CompareA_reload(uint16 Timer1_compA_val){OCR1A=Timer1_compA_val;}
    28bc:	df 93       	push	r29
    28be:	cf 93       	push	r28
    28c0:	00 d0       	rcall	.+0      	; 0x28c2 <Timer1_CompareA_reload+0x6>
    28c2:	cd b7       	in	r28, 0x3d	; 61
    28c4:	de b7       	in	r29, 0x3e	; 62
    28c6:	9a 83       	std	Y+2, r25	; 0x02
    28c8:	89 83       	std	Y+1, r24	; 0x01
    28ca:	ea e4       	ldi	r30, 0x4A	; 74
    28cc:	f0 e0       	ldi	r31, 0x00	; 0
    28ce:	89 81       	ldd	r24, Y+1	; 0x01
    28d0:	9a 81       	ldd	r25, Y+2	; 0x02
    28d2:	91 83       	std	Z+1, r25	; 0x01
    28d4:	80 83       	st	Z, r24
    28d6:	0f 90       	pop	r0
    28d8:	0f 90       	pop	r0
    28da:	cf 91       	pop	r28
    28dc:	df 91       	pop	r29
    28de:	08 95       	ret

000028e0 <Timer1_CompareB_reload>:
void Timer1_CompareB_reload(uint16 Timer1_compB_val){OCR1B=Timer1_compB_val;}
    28e0:	df 93       	push	r29
    28e2:	cf 93       	push	r28
    28e4:	00 d0       	rcall	.+0      	; 0x28e6 <Timer1_CompareB_reload+0x6>
    28e6:	cd b7       	in	r28, 0x3d	; 61
    28e8:	de b7       	in	r29, 0x3e	; 62
    28ea:	9a 83       	std	Y+2, r25	; 0x02
    28ec:	89 83       	std	Y+1, r24	; 0x01
    28ee:	e8 e4       	ldi	r30, 0x48	; 72
    28f0:	f0 e0       	ldi	r31, 0x00	; 0
    28f2:	89 81       	ldd	r24, Y+1	; 0x01
    28f4:	9a 81       	ldd	r25, Y+2	; 0x02
    28f6:	91 83       	std	Z+1, r25	; 0x01
    28f8:	80 83       	st	Z, r24
    28fa:	0f 90       	pop	r0
    28fc:	0f 90       	pop	r0
    28fe:	cf 91       	pop	r28
    2900:	df 91       	pop	r29
    2902:	08 95       	ret

00002904 <Timer1_ICU_reload>:
void Timer1_ICU_reload(uint16 Timer1_ICU_val){ICR1=Timer1_ICU_val;}
    2904:	df 93       	push	r29
    2906:	cf 93       	push	r28
    2908:	00 d0       	rcall	.+0      	; 0x290a <Timer1_ICU_reload+0x6>
    290a:	cd b7       	in	r28, 0x3d	; 61
    290c:	de b7       	in	r29, 0x3e	; 62
    290e:	9a 83       	std	Y+2, r25	; 0x02
    2910:	89 83       	std	Y+1, r24	; 0x01
    2912:	e6 e4       	ldi	r30, 0x46	; 70
    2914:	f0 e0       	ldi	r31, 0x00	; 0
    2916:	89 81       	ldd	r24, Y+1	; 0x01
    2918:	9a 81       	ldd	r25, Y+2	; 0x02
    291a:	91 83       	std	Z+1, r25	; 0x01
    291c:	80 83       	st	Z, r24
    291e:	0f 90       	pop	r0
    2920:	0f 90       	pop	r0
    2922:	cf 91       	pop	r28
    2924:	df 91       	pop	r29
    2926:	08 95       	ret

00002928 <Get_Current_Timer1>:
uint16 Get_Current_Timer1(){return TCNT1;}
    2928:	df 93       	push	r29
    292a:	cf 93       	push	r28
    292c:	cd b7       	in	r28, 0x3d	; 61
    292e:	de b7       	in	r29, 0x3e	; 62
    2930:	ec e4       	ldi	r30, 0x4C	; 76
    2932:	f0 e0       	ldi	r31, 0x00	; 0
    2934:	80 81       	ld	r24, Z
    2936:	91 81       	ldd	r25, Z+1	; 0x01
    2938:	cf 91       	pop	r28
    293a:	df 91       	pop	r29
    293c:	08 95       	ret

0000293e <Timer1_Stop>:
void Timer1_Stop()
{
    293e:	df 93       	push	r29
    2940:	cf 93       	push	r28
    2942:	cd b7       	in	r28, 0x3d	; 61
    2944:	de b7       	in	r29, 0x3e	; 62
	PORT_CLEAR_MASK(TCCR1B,TIM_STOP);
    2946:	ae e4       	ldi	r26, 0x4E	; 78
    2948:	b0 e0       	ldi	r27, 0x00	; 0
    294a:	ee e4       	ldi	r30, 0x4E	; 78
    294c:	f0 e0       	ldi	r31, 0x00	; 0
    294e:	80 81       	ld	r24, Z
    2950:	88 7f       	andi	r24, 0xF8	; 248
    2952:	8c 93       	st	X, r24
}
    2954:	cf 91       	pop	r28
    2956:	df 91       	pop	r29
    2958:	08 95       	ret

0000295a <timer1_restart>:
void timer1_restart()
{
    295a:	df 93       	push	r29
    295c:	cf 93       	push	r28
    295e:	cd b7       	in	r28, 0x3d	; 61
    2960:	de b7       	in	r29, 0x3e	; 62
	Timer1_Stop();
    2962:	0e 94 9f 14 	call	0x293e	; 0x293e <Timer1_Stop>
	TCCR1B|=scaler1_global;
    2966:	ae e4       	ldi	r26, 0x4E	; 78
    2968:	b0 e0       	ldi	r27, 0x00	; 0
    296a:	ee e4       	ldi	r30, 0x4E	; 78
    296c:	f0 e0       	ldi	r31, 0x00	; 0
    296e:	90 81       	ld	r25, Z
    2970:	80 91 65 02 	lds	r24, 0x0265
    2974:	89 2b       	or	r24, r25
    2976:	8c 93       	st	X, r24
}
    2978:	cf 91       	pop	r28
    297a:	df 91       	pop	r29
    297c:	08 95       	ret

0000297e <Timer1_ICU_InterruptEnable>:
/****************************Timer  Interrupt functions**************************************/

void Timer1_ICU_InterruptEnable(void)
{
    297e:	df 93       	push	r29
    2980:	cf 93       	push	r28
    2982:	cd b7       	in	r28, 0x3d	; 61
    2984:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TICIE1);
    2986:	a9 e5       	ldi	r26, 0x59	; 89
    2988:	b0 e0       	ldi	r27, 0x00	; 0
    298a:	e9 e5       	ldi	r30, 0x59	; 89
    298c:	f0 e0       	ldi	r31, 0x00	; 0
    298e:	80 81       	ld	r24, Z
    2990:	80 62       	ori	r24, 0x20	; 32
    2992:	8c 93       	st	X, r24
}
    2994:	cf 91       	pop	r28
    2996:	df 91       	pop	r29
    2998:	08 95       	ret

0000299a <Timer1_ICU_InterruptDisable>:
void Timer1_ICU_InterruptDisable(void)
{
    299a:	df 93       	push	r29
    299c:	cf 93       	push	r28
    299e:	cd b7       	in	r28, 0x3d	; 61
    29a0:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TICIE1);
    29a2:	a9 e5       	ldi	r26, 0x59	; 89
    29a4:	b0 e0       	ldi	r27, 0x00	; 0
    29a6:	e9 e5       	ldi	r30, 0x59	; 89
    29a8:	f0 e0       	ldi	r31, 0x00	; 0
    29aa:	80 81       	ld	r24, Z
    29ac:	8f 7d       	andi	r24, 0xDF	; 223
    29ae:	8c 93       	st	X, r24
}
    29b0:	cf 91       	pop	r28
    29b2:	df 91       	pop	r29
    29b4:	08 95       	ret

000029b6 <Timer1_OVF_InterruptEnable>:
void Timer1_OVF_InterruptEnable(void)
{
    29b6:	df 93       	push	r29
    29b8:	cf 93       	push	r28
    29ba:	cd b7       	in	r28, 0x3d	; 61
    29bc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE1);
    29be:	a9 e5       	ldi	r26, 0x59	; 89
    29c0:	b0 e0       	ldi	r27, 0x00	; 0
    29c2:	e9 e5       	ldi	r30, 0x59	; 89
    29c4:	f0 e0       	ldi	r31, 0x00	; 0
    29c6:	80 81       	ld	r24, Z
    29c8:	84 60       	ori	r24, 0x04	; 4
    29ca:	8c 93       	st	X, r24
}
    29cc:	cf 91       	pop	r28
    29ce:	df 91       	pop	r29
    29d0:	08 95       	ret

000029d2 <Timer1_OVF_InterruptDisable>:
void Timer1_OVF_InterruptDisable(void)
{
    29d2:	df 93       	push	r29
    29d4:	cf 93       	push	r28
    29d6:	cd b7       	in	r28, 0x3d	; 61
    29d8:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,TOIE1);
    29da:	a9 e5       	ldi	r26, 0x59	; 89
    29dc:	b0 e0       	ldi	r27, 0x00	; 0
    29de:	e9 e5       	ldi	r30, 0x59	; 89
    29e0:	f0 e0       	ldi	r31, 0x00	; 0
    29e2:	80 81       	ld	r24, Z
    29e4:	8b 7f       	andi	r24, 0xFB	; 251
    29e6:	8c 93       	st	X, r24
}
    29e8:	cf 91       	pop	r28
    29ea:	df 91       	pop	r29
    29ec:	08 95       	ret

000029ee <Timer1_OCA_InterruptEnable>:
void Timer1_OCA_InterruptEnable(void)
{
    29ee:	df 93       	push	r29
    29f0:	cf 93       	push	r28
    29f2:	cd b7       	in	r28, 0x3d	; 61
    29f4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1A);
    29f6:	a9 e5       	ldi	r26, 0x59	; 89
    29f8:	b0 e0       	ldi	r27, 0x00	; 0
    29fa:	e9 e5       	ldi	r30, 0x59	; 89
    29fc:	f0 e0       	ldi	r31, 0x00	; 0
    29fe:	80 81       	ld	r24, Z
    2a00:	80 61       	ori	r24, 0x10	; 16
    2a02:	8c 93       	st	X, r24
}
    2a04:	cf 91       	pop	r28
    2a06:	df 91       	pop	r29
    2a08:	08 95       	ret

00002a0a <Timer1_OCA_InterruptDisable>:
void Timer1_OCA_InterruptDisable(void)
{
    2a0a:	df 93       	push	r29
    2a0c:	cf 93       	push	r28
    2a0e:	cd b7       	in	r28, 0x3d	; 61
    2a10:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1A);
    2a12:	a9 e5       	ldi	r26, 0x59	; 89
    2a14:	b0 e0       	ldi	r27, 0x00	; 0
    2a16:	e9 e5       	ldi	r30, 0x59	; 89
    2a18:	f0 e0       	ldi	r31, 0x00	; 0
    2a1a:	80 81       	ld	r24, Z
    2a1c:	8f 7e       	andi	r24, 0xEF	; 239
    2a1e:	8c 93       	st	X, r24
}
    2a20:	cf 91       	pop	r28
    2a22:	df 91       	pop	r29
    2a24:	08 95       	ret

00002a26 <Timer1_OCB_InterruptEnable>:
void Timer1_OCB_InterruptEnable(void)
{
    2a26:	df 93       	push	r29
    2a28:	cf 93       	push	r28
    2a2a:	cd b7       	in	r28, 0x3d	; 61
    2a2c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,OCIE1B);
    2a2e:	a9 e5       	ldi	r26, 0x59	; 89
    2a30:	b0 e0       	ldi	r27, 0x00	; 0
    2a32:	e9 e5       	ldi	r30, 0x59	; 89
    2a34:	f0 e0       	ldi	r31, 0x00	; 0
    2a36:	80 81       	ld	r24, Z
    2a38:	88 60       	ori	r24, 0x08	; 8
    2a3a:	8c 93       	st	X, r24
}
    2a3c:	cf 91       	pop	r28
    2a3e:	df 91       	pop	r29
    2a40:	08 95       	ret

00002a42 <Timer1_OCB_InterruptDisable>:
void Timer1_OCB_InterruptDisable(void)
{
    2a42:	df 93       	push	r29
    2a44:	cf 93       	push	r28
    2a46:	cd b7       	in	r28, 0x3d	; 61
    2a48:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(TIMSK,OCIE1B);
    2a4a:	a9 e5       	ldi	r26, 0x59	; 89
    2a4c:	b0 e0       	ldi	r27, 0x00	; 0
    2a4e:	e9 e5       	ldi	r30, 0x59	; 89
    2a50:	f0 e0       	ldi	r31, 0x00	; 0
    2a52:	80 81       	ld	r24, Z
    2a54:	87 7f       	andi	r24, 0xF7	; 247
    2a56:	8c 93       	st	X, r24
}
    2a58:	cf 91       	pop	r28
    2a5a:	df 91       	pop	r29
    2a5c:	08 95       	ret

00002a5e <Timer1_OVF_SetCallBack>:

/*********************************Timer 1 Call Back functions*****************************************/
//Timer1_OVF_SetCallBack
void Timer1_OVF_SetCallBack(void(*LocalFptr)(void))
{
    2a5e:	df 93       	push	r29
    2a60:	cf 93       	push	r28
    2a62:	00 d0       	rcall	.+0      	; 0x2a64 <Timer1_OVF_SetCallBack+0x6>
    2a64:	cd b7       	in	r28, 0x3d	; 61
    2a66:	de b7       	in	r29, 0x3e	; 62
    2a68:	9a 83       	std	Y+2, r25	; 0x02
    2a6a:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OVF_Fptr=LocalFptr;
    2a6c:	89 81       	ldd	r24, Y+1	; 0x01
    2a6e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a70:	90 93 70 02 	sts	0x0270, r25
    2a74:	80 93 6f 02 	sts	0x026F, r24
}
    2a78:	0f 90       	pop	r0
    2a7a:	0f 90       	pop	r0
    2a7c:	cf 91       	pop	r28
    2a7e:	df 91       	pop	r29
    2a80:	08 95       	ret

00002a82 <Timer1_OCA_SetCallBack>:
void Timer1_OCA_SetCallBack(void(*LocalFptr)(void))
{
    2a82:	df 93       	push	r29
    2a84:	cf 93       	push	r28
    2a86:	00 d0       	rcall	.+0      	; 0x2a88 <Timer1_OCA_SetCallBack+0x6>
    2a88:	cd b7       	in	r28, 0x3d	; 61
    2a8a:	de b7       	in	r29, 0x3e	; 62
    2a8c:	9a 83       	std	Y+2, r25	; 0x02
    2a8e:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCA_Fptr=LocalFptr;
    2a90:	89 81       	ldd	r24, Y+1	; 0x01
    2a92:	9a 81       	ldd	r25, Y+2	; 0x02
    2a94:	90 93 72 02 	sts	0x0272, r25
    2a98:	80 93 71 02 	sts	0x0271, r24
}
    2a9c:	0f 90       	pop	r0
    2a9e:	0f 90       	pop	r0
    2aa0:	cf 91       	pop	r28
    2aa2:	df 91       	pop	r29
    2aa4:	08 95       	ret

00002aa6 <Timer1_OCB_SetCallBack>:
void Timer1_OCB_SetCallBack(void(*LocalFptr)(void))
{
    2aa6:	df 93       	push	r29
    2aa8:	cf 93       	push	r28
    2aaa:	00 d0       	rcall	.+0      	; 0x2aac <Timer1_OCB_SetCallBack+0x6>
    2aac:	cd b7       	in	r28, 0x3d	; 61
    2aae:	de b7       	in	r29, 0x3e	; 62
    2ab0:	9a 83       	std	Y+2, r25	; 0x02
    2ab2:	89 83       	std	Y+1, r24	; 0x01
	Timer1_OCB_Fptr=LocalFptr;
    2ab4:	89 81       	ldd	r24, Y+1	; 0x01
    2ab6:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab8:	90 93 74 02 	sts	0x0274, r25
    2abc:	80 93 73 02 	sts	0x0273, r24
}
    2ac0:	0f 90       	pop	r0
    2ac2:	0f 90       	pop	r0
    2ac4:	cf 91       	pop	r28
    2ac6:	df 91       	pop	r29
    2ac8:	08 95       	ret

00002aca <Timer1_ICU_SetCallBack>:
void Timer1_ICU_SetCallBack(void(*LocalFptr)(void))
{
    2aca:	df 93       	push	r29
    2acc:	cf 93       	push	r28
    2ace:	00 d0       	rcall	.+0      	; 0x2ad0 <Timer1_ICU_SetCallBack+0x6>
    2ad0:	cd b7       	in	r28, 0x3d	; 61
    2ad2:	de b7       	in	r29, 0x3e	; 62
    2ad4:	9a 83       	std	Y+2, r25	; 0x02
    2ad6:	89 83       	std	Y+1, r24	; 0x01
	Timer1_ICU_Fptr=LocalFptr;
    2ad8:	89 81       	ldd	r24, Y+1	; 0x01
    2ada:	9a 81       	ldd	r25, Y+2	; 0x02
    2adc:	90 93 76 02 	sts	0x0276, r25
    2ae0:	80 93 75 02 	sts	0x0275, r24
}
    2ae4:	0f 90       	pop	r0
    2ae6:	0f 90       	pop	r0
    2ae8:	cf 91       	pop	r28
    2aea:	df 91       	pop	r29
    2aec:	08 95       	ret

00002aee <__vector_10>:
//	{
//		TIMER0_OVF_Fptr();
//	}
//}
ISR(TIMER0_COMP_vect)
{
    2aee:	1f 92       	push	r1
    2af0:	0f 92       	push	r0
    2af2:	0f b6       	in	r0, 0x3f	; 63
    2af4:	0f 92       	push	r0
    2af6:	11 24       	eor	r1, r1
    2af8:	2f 93       	push	r18
    2afa:	3f 93       	push	r19
    2afc:	4f 93       	push	r20
    2afe:	5f 93       	push	r21
    2b00:	6f 93       	push	r22
    2b02:	7f 93       	push	r23
    2b04:	8f 93       	push	r24
    2b06:	9f 93       	push	r25
    2b08:	af 93       	push	r26
    2b0a:	bf 93       	push	r27
    2b0c:	ef 93       	push	r30
    2b0e:	ff 93       	push	r31
    2b10:	df 93       	push	r29
    2b12:	cf 93       	push	r28
    2b14:	cd b7       	in	r28, 0x3d	; 61
    2b16:	de b7       	in	r29, 0x3e	; 62
	if(TIMER0_CMP_Fptr!=NULLPTR)
    2b18:	80 91 69 02 	lds	r24, 0x0269
    2b1c:	90 91 6a 02 	lds	r25, 0x026A
    2b20:	00 97       	sbiw	r24, 0x00	; 0
    2b22:	29 f0       	breq	.+10     	; 0x2b2e <__vector_10+0x40>
	{
		TIMER0_CMP_Fptr();
    2b24:	e0 91 69 02 	lds	r30, 0x0269
    2b28:	f0 91 6a 02 	lds	r31, 0x026A
    2b2c:	09 95       	icall
	}
}
    2b2e:	cf 91       	pop	r28
    2b30:	df 91       	pop	r29
    2b32:	ff 91       	pop	r31
    2b34:	ef 91       	pop	r30
    2b36:	bf 91       	pop	r27
    2b38:	af 91       	pop	r26
    2b3a:	9f 91       	pop	r25
    2b3c:	8f 91       	pop	r24
    2b3e:	7f 91       	pop	r23
    2b40:	6f 91       	pop	r22
    2b42:	5f 91       	pop	r21
    2b44:	4f 91       	pop	r20
    2b46:	3f 91       	pop	r19
    2b48:	2f 91       	pop	r18
    2b4a:	0f 90       	pop	r0
    2b4c:	0f be       	out	0x3f, r0	; 63
    2b4e:	0f 90       	pop	r0
    2b50:	1f 90       	pop	r1
    2b52:	18 95       	reti

00002b54 <__vector_5>:
ISR(TIMER2_OVF_vect)
{
    2b54:	1f 92       	push	r1
    2b56:	0f 92       	push	r0
    2b58:	0f b6       	in	r0, 0x3f	; 63
    2b5a:	0f 92       	push	r0
    2b5c:	11 24       	eor	r1, r1
    2b5e:	2f 93       	push	r18
    2b60:	3f 93       	push	r19
    2b62:	4f 93       	push	r20
    2b64:	5f 93       	push	r21
    2b66:	6f 93       	push	r22
    2b68:	7f 93       	push	r23
    2b6a:	8f 93       	push	r24
    2b6c:	9f 93       	push	r25
    2b6e:	af 93       	push	r26
    2b70:	bf 93       	push	r27
    2b72:	ef 93       	push	r30
    2b74:	ff 93       	push	r31
    2b76:	df 93       	push	r29
    2b78:	cf 93       	push	r28
    2b7a:	cd b7       	in	r28, 0x3d	; 61
    2b7c:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_OVF_Fptr!=NULLPTR)
    2b7e:	80 91 6b 02 	lds	r24, 0x026B
    2b82:	90 91 6c 02 	lds	r25, 0x026C
    2b86:	00 97       	sbiw	r24, 0x00	; 0
    2b88:	29 f0       	breq	.+10     	; 0x2b94 <__vector_5+0x40>
	{
		TIMER2_OVF_Fptr();
    2b8a:	e0 91 6b 02 	lds	r30, 0x026B
    2b8e:	f0 91 6c 02 	lds	r31, 0x026C
    2b92:	09 95       	icall
	}
}
    2b94:	cf 91       	pop	r28
    2b96:	df 91       	pop	r29
    2b98:	ff 91       	pop	r31
    2b9a:	ef 91       	pop	r30
    2b9c:	bf 91       	pop	r27
    2b9e:	af 91       	pop	r26
    2ba0:	9f 91       	pop	r25
    2ba2:	8f 91       	pop	r24
    2ba4:	7f 91       	pop	r23
    2ba6:	6f 91       	pop	r22
    2ba8:	5f 91       	pop	r21
    2baa:	4f 91       	pop	r20
    2bac:	3f 91       	pop	r19
    2bae:	2f 91       	pop	r18
    2bb0:	0f 90       	pop	r0
    2bb2:	0f be       	out	0x3f, r0	; 63
    2bb4:	0f 90       	pop	r0
    2bb6:	1f 90       	pop	r1
    2bb8:	18 95       	reti

00002bba <__vector_4>:
ISR(TIMER2_COMP_vect)
{
    2bba:	1f 92       	push	r1
    2bbc:	0f 92       	push	r0
    2bbe:	0f b6       	in	r0, 0x3f	; 63
    2bc0:	0f 92       	push	r0
    2bc2:	11 24       	eor	r1, r1
    2bc4:	2f 93       	push	r18
    2bc6:	3f 93       	push	r19
    2bc8:	4f 93       	push	r20
    2bca:	5f 93       	push	r21
    2bcc:	6f 93       	push	r22
    2bce:	7f 93       	push	r23
    2bd0:	8f 93       	push	r24
    2bd2:	9f 93       	push	r25
    2bd4:	af 93       	push	r26
    2bd6:	bf 93       	push	r27
    2bd8:	ef 93       	push	r30
    2bda:	ff 93       	push	r31
    2bdc:	df 93       	push	r29
    2bde:	cf 93       	push	r28
    2be0:	cd b7       	in	r28, 0x3d	; 61
    2be2:	de b7       	in	r29, 0x3e	; 62
	if(TIMER2_CMP_Fptr!=NULLPTR)
    2be4:	80 91 6d 02 	lds	r24, 0x026D
    2be8:	90 91 6e 02 	lds	r25, 0x026E
    2bec:	00 97       	sbiw	r24, 0x00	; 0
    2bee:	29 f0       	breq	.+10     	; 0x2bfa <__vector_4+0x40>
	{
		TIMER2_CMP_Fptr();
    2bf0:	e0 91 6d 02 	lds	r30, 0x026D
    2bf4:	f0 91 6e 02 	lds	r31, 0x026E
    2bf8:	09 95       	icall
	}
}
    2bfa:	cf 91       	pop	r28
    2bfc:	df 91       	pop	r29
    2bfe:	ff 91       	pop	r31
    2c00:	ef 91       	pop	r30
    2c02:	bf 91       	pop	r27
    2c04:	af 91       	pop	r26
    2c06:	9f 91       	pop	r25
    2c08:	8f 91       	pop	r24
    2c0a:	7f 91       	pop	r23
    2c0c:	6f 91       	pop	r22
    2c0e:	5f 91       	pop	r21
    2c10:	4f 91       	pop	r20
    2c12:	3f 91       	pop	r19
    2c14:	2f 91       	pop	r18
    2c16:	0f 90       	pop	r0
    2c18:	0f be       	out	0x3f, r0	; 63
    2c1a:	0f 90       	pop	r0
    2c1c:	1f 90       	pop	r1
    2c1e:	18 95       	reti

00002c20 <__vector_9>:
ISR(TIMER1_OVF_vect)
{
    2c20:	1f 92       	push	r1
    2c22:	0f 92       	push	r0
    2c24:	0f b6       	in	r0, 0x3f	; 63
    2c26:	0f 92       	push	r0
    2c28:	11 24       	eor	r1, r1
    2c2a:	2f 93       	push	r18
    2c2c:	3f 93       	push	r19
    2c2e:	4f 93       	push	r20
    2c30:	5f 93       	push	r21
    2c32:	6f 93       	push	r22
    2c34:	7f 93       	push	r23
    2c36:	8f 93       	push	r24
    2c38:	9f 93       	push	r25
    2c3a:	af 93       	push	r26
    2c3c:	bf 93       	push	r27
    2c3e:	ef 93       	push	r30
    2c40:	ff 93       	push	r31
    2c42:	df 93       	push	r29
    2c44:	cf 93       	push	r28
    2c46:	cd b7       	in	r28, 0x3d	; 61
    2c48:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OVF_Fptr!=NULLPTR)
    2c4a:	80 91 6f 02 	lds	r24, 0x026F
    2c4e:	90 91 70 02 	lds	r25, 0x0270
    2c52:	00 97       	sbiw	r24, 0x00	; 0
    2c54:	29 f0       	breq	.+10     	; 0x2c60 <__vector_9+0x40>
	{
		Timer1_OVF_Fptr();
    2c56:	e0 91 6f 02 	lds	r30, 0x026F
    2c5a:	f0 91 70 02 	lds	r31, 0x0270
    2c5e:	09 95       	icall
	}
}
    2c60:	cf 91       	pop	r28
    2c62:	df 91       	pop	r29
    2c64:	ff 91       	pop	r31
    2c66:	ef 91       	pop	r30
    2c68:	bf 91       	pop	r27
    2c6a:	af 91       	pop	r26
    2c6c:	9f 91       	pop	r25
    2c6e:	8f 91       	pop	r24
    2c70:	7f 91       	pop	r23
    2c72:	6f 91       	pop	r22
    2c74:	5f 91       	pop	r21
    2c76:	4f 91       	pop	r20
    2c78:	3f 91       	pop	r19
    2c7a:	2f 91       	pop	r18
    2c7c:	0f 90       	pop	r0
    2c7e:	0f be       	out	0x3f, r0	; 63
    2c80:	0f 90       	pop	r0
    2c82:	1f 90       	pop	r1
    2c84:	18 95       	reti

00002c86 <__vector_7>:

ISR(TIMER1_COMPA_vect)
{
    2c86:	1f 92       	push	r1
    2c88:	0f 92       	push	r0
    2c8a:	0f b6       	in	r0, 0x3f	; 63
    2c8c:	0f 92       	push	r0
    2c8e:	11 24       	eor	r1, r1
    2c90:	2f 93       	push	r18
    2c92:	3f 93       	push	r19
    2c94:	4f 93       	push	r20
    2c96:	5f 93       	push	r21
    2c98:	6f 93       	push	r22
    2c9a:	7f 93       	push	r23
    2c9c:	8f 93       	push	r24
    2c9e:	9f 93       	push	r25
    2ca0:	af 93       	push	r26
    2ca2:	bf 93       	push	r27
    2ca4:	ef 93       	push	r30
    2ca6:	ff 93       	push	r31
    2ca8:	df 93       	push	r29
    2caa:	cf 93       	push	r28
    2cac:	cd b7       	in	r28, 0x3d	; 61
    2cae:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCA_Fptr!=NULLPTR)
    2cb0:	80 91 71 02 	lds	r24, 0x0271
    2cb4:	90 91 72 02 	lds	r25, 0x0272
    2cb8:	00 97       	sbiw	r24, 0x00	; 0
    2cba:	29 f0       	breq	.+10     	; 0x2cc6 <__vector_7+0x40>
	{
		Timer1_OCA_Fptr();
    2cbc:	e0 91 71 02 	lds	r30, 0x0271
    2cc0:	f0 91 72 02 	lds	r31, 0x0272
    2cc4:	09 95       	icall
	}
}
    2cc6:	cf 91       	pop	r28
    2cc8:	df 91       	pop	r29
    2cca:	ff 91       	pop	r31
    2ccc:	ef 91       	pop	r30
    2cce:	bf 91       	pop	r27
    2cd0:	af 91       	pop	r26
    2cd2:	9f 91       	pop	r25
    2cd4:	8f 91       	pop	r24
    2cd6:	7f 91       	pop	r23
    2cd8:	6f 91       	pop	r22
    2cda:	5f 91       	pop	r21
    2cdc:	4f 91       	pop	r20
    2cde:	3f 91       	pop	r19
    2ce0:	2f 91       	pop	r18
    2ce2:	0f 90       	pop	r0
    2ce4:	0f be       	out	0x3f, r0	; 63
    2ce6:	0f 90       	pop	r0
    2ce8:	1f 90       	pop	r1
    2cea:	18 95       	reti

00002cec <__vector_8>:
ISR(TIMER1_COMPB_vect)
{
    2cec:	1f 92       	push	r1
    2cee:	0f 92       	push	r0
    2cf0:	0f b6       	in	r0, 0x3f	; 63
    2cf2:	0f 92       	push	r0
    2cf4:	11 24       	eor	r1, r1
    2cf6:	2f 93       	push	r18
    2cf8:	3f 93       	push	r19
    2cfa:	4f 93       	push	r20
    2cfc:	5f 93       	push	r21
    2cfe:	6f 93       	push	r22
    2d00:	7f 93       	push	r23
    2d02:	8f 93       	push	r24
    2d04:	9f 93       	push	r25
    2d06:	af 93       	push	r26
    2d08:	bf 93       	push	r27
    2d0a:	ef 93       	push	r30
    2d0c:	ff 93       	push	r31
    2d0e:	df 93       	push	r29
    2d10:	cf 93       	push	r28
    2d12:	cd b7       	in	r28, 0x3d	; 61
    2d14:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_OCB_Fptr!=NULLPTR)
    2d16:	80 91 73 02 	lds	r24, 0x0273
    2d1a:	90 91 74 02 	lds	r25, 0x0274
    2d1e:	00 97       	sbiw	r24, 0x00	; 0
    2d20:	29 f0       	breq	.+10     	; 0x2d2c <__vector_8+0x40>
	{
		Timer1_OCB_Fptr();
    2d22:	e0 91 73 02 	lds	r30, 0x0273
    2d26:	f0 91 74 02 	lds	r31, 0x0274
    2d2a:	09 95       	icall
	}
}
    2d2c:	cf 91       	pop	r28
    2d2e:	df 91       	pop	r29
    2d30:	ff 91       	pop	r31
    2d32:	ef 91       	pop	r30
    2d34:	bf 91       	pop	r27
    2d36:	af 91       	pop	r26
    2d38:	9f 91       	pop	r25
    2d3a:	8f 91       	pop	r24
    2d3c:	7f 91       	pop	r23
    2d3e:	6f 91       	pop	r22
    2d40:	5f 91       	pop	r21
    2d42:	4f 91       	pop	r20
    2d44:	3f 91       	pop	r19
    2d46:	2f 91       	pop	r18
    2d48:	0f 90       	pop	r0
    2d4a:	0f be       	out	0x3f, r0	; 63
    2d4c:	0f 90       	pop	r0
    2d4e:	1f 90       	pop	r1
    2d50:	18 95       	reti

00002d52 <__vector_6>:
ISR(TIMER1_CAPT_vect)
{
    2d52:	1f 92       	push	r1
    2d54:	0f 92       	push	r0
    2d56:	0f b6       	in	r0, 0x3f	; 63
    2d58:	0f 92       	push	r0
    2d5a:	11 24       	eor	r1, r1
    2d5c:	2f 93       	push	r18
    2d5e:	3f 93       	push	r19
    2d60:	4f 93       	push	r20
    2d62:	5f 93       	push	r21
    2d64:	6f 93       	push	r22
    2d66:	7f 93       	push	r23
    2d68:	8f 93       	push	r24
    2d6a:	9f 93       	push	r25
    2d6c:	af 93       	push	r26
    2d6e:	bf 93       	push	r27
    2d70:	ef 93       	push	r30
    2d72:	ff 93       	push	r31
    2d74:	df 93       	push	r29
    2d76:	cf 93       	push	r28
    2d78:	cd b7       	in	r28, 0x3d	; 61
    2d7a:	de b7       	in	r29, 0x3e	; 62
	if(Timer1_ICU_Fptr!=NULLPTR)
    2d7c:	80 91 75 02 	lds	r24, 0x0275
    2d80:	90 91 76 02 	lds	r25, 0x0276
    2d84:	00 97       	sbiw	r24, 0x00	; 0
    2d86:	29 f0       	breq	.+10     	; 0x2d92 <__vector_6+0x40>
	{
		Timer1_ICU_Fptr();
    2d88:	e0 91 75 02 	lds	r30, 0x0275
    2d8c:	f0 91 76 02 	lds	r31, 0x0276
    2d90:	09 95       	icall
	}
}
    2d92:	cf 91       	pop	r28
    2d94:	df 91       	pop	r29
    2d96:	ff 91       	pop	r31
    2d98:	ef 91       	pop	r30
    2d9a:	bf 91       	pop	r27
    2d9c:	af 91       	pop	r26
    2d9e:	9f 91       	pop	r25
    2da0:	8f 91       	pop	r24
    2da2:	7f 91       	pop	r23
    2da4:	6f 91       	pop	r22
    2da6:	5f 91       	pop	r21
    2da8:	4f 91       	pop	r20
    2daa:	3f 91       	pop	r19
    2dac:	2f 91       	pop	r18
    2dae:	0f 90       	pop	r0
    2db0:	0f be       	out	0x3f, r0	; 63
    2db2:	0f 90       	pop	r0
    2db4:	1f 90       	pop	r1
    2db6:	18 95       	reti

00002db8 <PWM_Init>:

/*****************************************************************************************/

/**********************************************PWM*********************************************************/
void PWM_Init(void)
{
    2db8:	df 93       	push	r29
    2dba:	cf 93       	push	r28
    2dbc:	cd b7       	in	r28, 0x3d	; 61
    2dbe:	de b7       	in	r29, 0x3e	; 62

	Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_DISCONNECTED);
    2dc0:	83 e0       	ldi	r24, 0x03	; 3
    2dc2:	62 e0       	ldi	r22, 0x02	; 2
    2dc4:	42 e0       	ldi	r20, 0x02	; 2
    2dc6:	20 e0       	ldi	r18, 0x00	; 0
    2dc8:	0e 94 99 12 	call	0x2532	; 0x2532 <Timer1_Init>

}
    2dcc:	cf 91       	pop	r28
    2dce:	df 91       	pop	r29
    2dd0:	08 95       	ret

00002dd2 <PWM_Freq_KHZ_>:

void PWM_Freq_KHZ_(uint16 freq)
{
    2dd2:	df 93       	push	r29
    2dd4:	cf 93       	push	r28
    2dd6:	00 d0       	rcall	.+0      	; 0x2dd8 <PWM_Freq_KHZ_+0x6>
    2dd8:	00 d0       	rcall	.+0      	; 0x2dda <PWM_Freq_KHZ_+0x8>
    2dda:	cd b7       	in	r28, 0x3d	; 61
    2ddc:	de b7       	in	r29, 0x3e	; 62
    2dde:	9c 83       	std	Y+4, r25	; 0x04
    2de0:	8b 83       	std	Y+3, r24	; 0x03
#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    2de2:	8b 81       	ldd	r24, Y+3	; 0x03
    2de4:	9c 81       	ldd	r25, Y+4	; 0x04
    2de6:	00 97       	sbiw	r24, 0x00	; 0
    2de8:	d1 f4       	brne	.+52     	; 0x2e1e <PWM_Freq_KHZ_+0x4c>
	{
		uint16 Ttotal=1000/freq;
    2dea:	88 ee       	ldi	r24, 0xE8	; 232
    2dec:	93 e0       	ldi	r25, 0x03	; 3
    2dee:	2b 81       	ldd	r18, Y+3	; 0x03
    2df0:	3c 81       	ldd	r19, Y+4	; 0x04
    2df2:	b9 01       	movw	r22, r18
    2df4:	0e 94 8f 24 	call	0x491e	; 0x491e <__udivmodhi4>
    2df8:	cb 01       	movw	r24, r22
    2dfa:	9a 83       	std	Y+2, r25	; 0x02
    2dfc:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    2dfe:	89 81       	ldd	r24, Y+1	; 0x01
    2e00:	9a 81       	ldd	r25, Y+2	; 0x02
    2e02:	00 97       	sbiw	r24, 0x00	; 0
    2e04:	41 f0       	breq	.+16     	; 0x2e16 <PWM_Freq_KHZ_+0x44>
		{
			ICR1=Ttotal-1;
    2e06:	e6 e4       	ldi	r30, 0x46	; 70
    2e08:	f0 e0       	ldi	r31, 0x00	; 0
    2e0a:	89 81       	ldd	r24, Y+1	; 0x01
    2e0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2e0e:	01 97       	sbiw	r24, 0x01	; 1
    2e10:	91 83       	std	Z+1, r25	; 0x01
    2e12:	80 83       	st	Z, r24
    2e14:	04 c0       	rjmp	.+8      	; 0x2e1e <PWM_Freq_KHZ_+0x4c>
		}
		else ICR1=0;
    2e16:	e6 e4       	ldi	r30, 0x46	; 70
    2e18:	f0 e0       	ldi	r31, 0x00	; 0
    2e1a:	11 82       	std	Z+1, r1	; 0x01
    2e1c:	10 82       	st	Z, r1

	}
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif
}
    2e1e:	0f 90       	pop	r0
    2e20:	0f 90       	pop	r0
    2e22:	0f 90       	pop	r0
    2e24:	0f 90       	pop	r0
    2e26:	cf 91       	pop	r28
    2e28:	df 91       	pop	r29
    2e2a:	08 95       	ret

00002e2c <PWM_Freq_HZ>:
void PWM_Freq_HZ(uint16 freq)
{
    2e2c:	df 93       	push	r29
    2e2e:	cf 93       	push	r28
    2e30:	00 d0       	rcall	.+0      	; 0x2e32 <PWM_Freq_HZ+0x6>
    2e32:	00 d0       	rcall	.+0      	; 0x2e34 <PWM_Freq_HZ+0x8>
    2e34:	cd b7       	in	r28, 0x3d	; 61
    2e36:	de b7       	in	r29, 0x3e	; 62
    2e38:	9c 83       	std	Y+4, r25	; 0x04
    2e3a:	8b 83       	std	Y+3, r24	; 0x03
#if defined(F_CPU)&& (F_CPU==8000000)
	if (freq==0)
    2e3c:	8b 81       	ldd	r24, Y+3	; 0x03
    2e3e:	9c 81       	ldd	r25, Y+4	; 0x04
    2e40:	00 97       	sbiw	r24, 0x00	; 0
    2e42:	09 f5       	brne	.+66     	; 0x2e86 <PWM_Freq_HZ+0x5a>
	{
		uint16 Ttotal=(uint32)1000000/freq;
    2e44:	8b 81       	ldd	r24, Y+3	; 0x03
    2e46:	9c 81       	ldd	r25, Y+4	; 0x04
    2e48:	9c 01       	movw	r18, r24
    2e4a:	40 e0       	ldi	r20, 0x00	; 0
    2e4c:	50 e0       	ldi	r21, 0x00	; 0
    2e4e:	80 e4       	ldi	r24, 0x40	; 64
    2e50:	92 e4       	ldi	r25, 0x42	; 66
    2e52:	af e0       	ldi	r26, 0x0F	; 15
    2e54:	b0 e0       	ldi	r27, 0x00	; 0
    2e56:	bc 01       	movw	r22, r24
    2e58:	cd 01       	movw	r24, r26
    2e5a:	0e 94 b6 24 	call	0x496c	; 0x496c <__udivmodsi4>
    2e5e:	da 01       	movw	r26, r20
    2e60:	c9 01       	movw	r24, r18
    2e62:	9a 83       	std	Y+2, r25	; 0x02
    2e64:	89 83       	std	Y+1, r24	; 0x01
		if (Ttotal>=1)
    2e66:	89 81       	ldd	r24, Y+1	; 0x01
    2e68:	9a 81       	ldd	r25, Y+2	; 0x02
    2e6a:	00 97       	sbiw	r24, 0x00	; 0
    2e6c:	41 f0       	breq	.+16     	; 0x2e7e <PWM_Freq_HZ+0x52>
		{
			ICR1=Ttotal-1;
    2e6e:	e6 e4       	ldi	r30, 0x46	; 70
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	89 81       	ldd	r24, Y+1	; 0x01
    2e74:	9a 81       	ldd	r25, Y+2	; 0x02
    2e76:	01 97       	sbiw	r24, 0x01	; 1
    2e78:	91 83       	std	Z+1, r25	; 0x01
    2e7a:	80 83       	st	Z, r24
    2e7c:	04 c0       	rjmp	.+8      	; 0x2e86 <PWM_Freq_HZ+0x5a>
		}
		else ICR1=0;
    2e7e:	e6 e4       	ldi	r30, 0x46	; 70
    2e80:	f0 e0       	ldi	r31, 0x00	; 0
    2e82:	11 82       	std	Z+1, r1	; 0x01
    2e84:	10 82       	st	Z, r1
#else
#warning "FCPU MUST TO BE 8 MHZ"
#endif


}
    2e86:	0f 90       	pop	r0
    2e88:	0f 90       	pop	r0
    2e8a:	0f 90       	pop	r0
    2e8c:	0f 90       	pop	r0
    2e8e:	cf 91       	pop	r28
    2e90:	df 91       	pop	r29
    2e92:	08 95       	ret

00002e94 <AnalogWrite>:
void AnalogWrite(enAnalogPin_t enAnalogPin,uint16 value )
{
    2e94:	df 93       	push	r29
    2e96:	cf 93       	push	r28
    2e98:	00 d0       	rcall	.+0      	; 0x2e9a <AnalogWrite+0x6>
    2e9a:	00 d0       	rcall	.+0      	; 0x2e9c <AnalogWrite+0x8>
    2e9c:	0f 92       	push	r0
    2e9e:	cd b7       	in	r28, 0x3d	; 61
    2ea0:	de b7       	in	r29, 0x3e	; 62
    2ea2:	89 83       	std	Y+1, r24	; 0x01
    2ea4:	7b 83       	std	Y+3, r23	; 0x03
    2ea6:	6a 83       	std	Y+2, r22	; 0x02
//	static uint8 inital0=0;
//	static uint8 inital1b=0;
//	static uint8 inital1a=0;
//	static uint8 inital2=0;

	switch(enAnalogPin)
    2ea8:	89 81       	ldd	r24, Y+1	; 0x01
    2eaa:	28 2f       	mov	r18, r24
    2eac:	30 e0       	ldi	r19, 0x00	; 0
    2eae:	3d 83       	std	Y+5, r19	; 0x05
    2eb0:	2c 83       	std	Y+4, r18	; 0x04
    2eb2:	8c 81       	ldd	r24, Y+4	; 0x04
    2eb4:	9d 81       	ldd	r25, Y+5	; 0x05
    2eb6:	81 30       	cpi	r24, 0x01	; 1
    2eb8:	91 05       	cpc	r25, r1
    2eba:	31 f0       	breq	.+12     	; 0x2ec8 <AnalogWrite+0x34>
    2ebc:	2c 81       	ldd	r18, Y+4	; 0x04
    2ebe:	3d 81       	ldd	r19, Y+5	; 0x05
    2ec0:	22 30       	cpi	r18, 0x02	; 2
    2ec2:	31 05       	cpc	r19, r1
    2ec4:	41 f0       	breq	.+16     	; 0x2ed6 <AnalogWrite+0x42>
    2ec6:	0d c0       	rjmp	.+26     	; 0x2ee2 <AnalogWrite+0x4e>
//			TIMER0_Init(TIMER0_FASTPWM_MODE, TIMER0_SCALER_8, OCO_NON_INVERTING);
//		OCR0=value;
//		inital0=1;
		break;
	case OC1B_PD4:
		OCR1B=value;
    2ec8:	e8 e4       	ldi	r30, 0x48	; 72
    2eca:	f0 e0       	ldi	r31, 0x00	; 0
    2ecc:	8a 81       	ldd	r24, Y+2	; 0x02
    2ece:	9b 81       	ldd	r25, Y+3	; 0x03
    2ed0:	91 83       	std	Z+1, r25	; 0x01
    2ed2:	80 83       	st	Z, r24
    2ed4:	06 c0       	rjmp	.+12     	; 0x2ee2 <AnalogWrite+0x4e>
//		inital1b=1;
		break;
	case OC1A_PD5:
		OCR1A=value;
    2ed6:	ea e4       	ldi	r30, 0x4A	; 74
    2ed8:	f0 e0       	ldi	r31, 0x00	; 0
    2eda:	8a 81       	ldd	r24, Y+2	; 0x02
    2edc:	9b 81       	ldd	r25, Y+3	; 0x03
    2ede:	91 83       	std	Z+1, r25	; 0x01
    2ee0:	80 83       	st	Z, r24
//		inital2=1;
//		break;

	}

}
    2ee2:	0f 90       	pop	r0
    2ee4:	0f 90       	pop	r0
    2ee6:	0f 90       	pop	r0
    2ee8:	0f 90       	pop	r0
    2eea:	0f 90       	pop	r0
    2eec:	cf 91       	pop	r28
    2eee:	df 91       	pop	r29
    2ef0:	08 95       	ret

00002ef2 <PWM_Duty>:

void PWM_Duty(uint16 duty)
{
    2ef2:	ef 92       	push	r14
    2ef4:	ff 92       	push	r15
    2ef6:	0f 93       	push	r16
    2ef8:	1f 93       	push	r17
    2efa:	df 93       	push	r29
    2efc:	cf 93       	push	r28
    2efe:	00 d0       	rcall	.+0      	; 0x2f00 <PWM_Duty+0xe>
    2f00:	00 d0       	rcall	.+0      	; 0x2f02 <PWM_Duty+0x10>
    2f02:	cd b7       	in	r28, 0x3d	; 61
    2f04:	de b7       	in	r29, 0x3e	; 62
    2f06:	9c 83       	std	Y+4, r25	; 0x04
    2f08:	8b 83       	std	Y+3, r24	; 0x03
	if (duty<=100)
    2f0a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f0c:	9c 81       	ldd	r25, Y+4	; 0x04
    2f0e:	85 36       	cpi	r24, 0x65	; 101
    2f10:	91 05       	cpc	r25, r1
    2f12:	80 f5       	brcc	.+96     	; 0x2f74 <PWM_Duty+0x82>
	{
		uint16 Ton=((uint32)duty*(ICR1+1))/100;
    2f14:	8b 81       	ldd	r24, Y+3	; 0x03
    2f16:	9c 81       	ldd	r25, Y+4	; 0x04
    2f18:	7c 01       	movw	r14, r24
    2f1a:	00 e0       	ldi	r16, 0x00	; 0
    2f1c:	10 e0       	ldi	r17, 0x00	; 0
    2f1e:	e6 e4       	ldi	r30, 0x46	; 70
    2f20:	f0 e0       	ldi	r31, 0x00	; 0
    2f22:	80 81       	ld	r24, Z
    2f24:	91 81       	ldd	r25, Z+1	; 0x01
    2f26:	01 96       	adiw	r24, 0x01	; 1
    2f28:	9c 01       	movw	r18, r24
    2f2a:	40 e0       	ldi	r20, 0x00	; 0
    2f2c:	50 e0       	ldi	r21, 0x00	; 0
    2f2e:	c8 01       	movw	r24, r16
    2f30:	b7 01       	movw	r22, r14
    2f32:	0e 94 64 24 	call	0x48c8	; 0x48c8 <__mulsi3>
    2f36:	dc 01       	movw	r26, r24
    2f38:	cb 01       	movw	r24, r22
    2f3a:	24 e6       	ldi	r18, 0x64	; 100
    2f3c:	30 e0       	ldi	r19, 0x00	; 0
    2f3e:	40 e0       	ldi	r20, 0x00	; 0
    2f40:	50 e0       	ldi	r21, 0x00	; 0
    2f42:	bc 01       	movw	r22, r24
    2f44:	cd 01       	movw	r24, r26
    2f46:	0e 94 b6 24 	call	0x496c	; 0x496c <__udivmodsi4>
    2f4a:	da 01       	movw	r26, r20
    2f4c:	c9 01       	movw	r24, r18
    2f4e:	9a 83       	std	Y+2, r25	; 0x02
    2f50:	89 83       	std	Y+1, r24	; 0x01
		if (Ton>1)
    2f52:	89 81       	ldd	r24, Y+1	; 0x01
    2f54:	9a 81       	ldd	r25, Y+2	; 0x02
    2f56:	82 30       	cpi	r24, 0x02	; 2
    2f58:	91 05       	cpc	r25, r1
    2f5a:	40 f0       	brcs	.+16     	; 0x2f6c <PWM_Duty+0x7a>
		{
			OCR1A=Ton-1;
    2f5c:	ea e4       	ldi	r30, 0x4A	; 74
    2f5e:	f0 e0       	ldi	r31, 0x00	; 0
    2f60:	89 81       	ldd	r24, Y+1	; 0x01
    2f62:	9a 81       	ldd	r25, Y+2	; 0x02
    2f64:	01 97       	sbiw	r24, 0x01	; 1
    2f66:	91 83       	std	Z+1, r25	; 0x01
    2f68:	80 83       	st	Z, r24
    2f6a:	04 c0       	rjmp	.+8      	; 0x2f74 <PWM_Duty+0x82>
		}
		else
			OCR1A=0;
    2f6c:	ea e4       	ldi	r30, 0x4A	; 74
    2f6e:	f0 e0       	ldi	r31, 0x00	; 0
    2f70:	11 82       	std	Z+1, r1	; 0x01
    2f72:	10 82       	st	Z, r1
	}
}
    2f74:	0f 90       	pop	r0
    2f76:	0f 90       	pop	r0
    2f78:	0f 90       	pop	r0
    2f7a:	0f 90       	pop	r0
    2f7c:	cf 91       	pop	r28
    2f7e:	df 91       	pop	r29
    2f80:	1f 91       	pop	r17
    2f82:	0f 91       	pop	r16
    2f84:	ff 90       	pop	r15
    2f86:	ef 90       	pop	r14
    2f88:	08 95       	ret

00002f8a <Timer1_SetInterruptTime_us>:
/******************************************Set Interrupt Time******************************************************/

void Timer1_SetInterruptTime_us (uint32 time,void(*LocalFptr)(void))
{
    2f8a:	df 93       	push	r29
    2f8c:	cf 93       	push	r28
    2f8e:	00 d0       	rcall	.+0      	; 0x2f90 <Timer1_SetInterruptTime_us+0x6>
    2f90:	00 d0       	rcall	.+0      	; 0x2f92 <Timer1_SetInterruptTime_us+0x8>
    2f92:	00 d0       	rcall	.+0      	; 0x2f94 <Timer1_SetInterruptTime_us+0xa>
    2f94:	cd b7       	in	r28, 0x3d	; 61
    2f96:	de b7       	in	r29, 0x3e	; 62
    2f98:	69 83       	std	Y+1, r22	; 0x01
    2f9a:	7a 83       	std	Y+2, r23	; 0x02
    2f9c:	8b 83       	std	Y+3, r24	; 0x03
    2f9e:	9c 83       	std	Y+4, r25	; 0x04
    2fa0:	5e 83       	std	Y+6, r21	; 0x06
    2fa2:	4d 83       	std	Y+5, r20	; 0x05
	Timer1_reload(0);
    2fa4:	80 e0       	ldi	r24, 0x00	; 0
    2fa6:	90 e0       	ldi	r25, 0x00	; 0
    2fa8:	0e 94 4c 14 	call	0x2898	; 0x2898 <Timer1_reload>
	Timer1_Init(TIMER1_CTC_OCRA_TOP_MODE,TIMER1_SCALER_8,OCRA_DISCONNECTED,OCRB_DISCONNECTED);
    2fac:	82 e0       	ldi	r24, 0x02	; 2
    2fae:	62 e0       	ldi	r22, 0x02	; 2
    2fb0:	40 e0       	ldi	r20, 0x00	; 0
    2fb2:	20 e0       	ldi	r18, 0x00	; 0
    2fb4:	0e 94 99 12 	call	0x2532	; 0x2532 <Timer1_Init>
	OCR1A=((uint32)(time*1))-1;//us
    2fb8:	ea e4       	ldi	r30, 0x4A	; 74
    2fba:	f0 e0       	ldi	r31, 0x00	; 0
    2fbc:	89 81       	ldd	r24, Y+1	; 0x01
    2fbe:	9a 81       	ldd	r25, Y+2	; 0x02
    2fc0:	01 97       	sbiw	r24, 0x01	; 1
    2fc2:	91 83       	std	Z+1, r25	; 0x01
    2fc4:	80 83       	st	Z, r24
	Timer1_OCA_SetCallBack(LocalFptr);
    2fc6:	8d 81       	ldd	r24, Y+5	; 0x05
    2fc8:	9e 81       	ldd	r25, Y+6	; 0x06
    2fca:	0e 94 41 15 	call	0x2a82	; 0x2a82 <Timer1_OCA_SetCallBack>
	Timer1_OCA_InterruptEnable();
    2fce:	0e 94 f7 14 	call	0x29ee	; 0x29ee <Timer1_OCA_InterruptEnable>

}
    2fd2:	26 96       	adiw	r28, 0x06	; 6
    2fd4:	0f b6       	in	r0, 0x3f	; 63
    2fd6:	f8 94       	cli
    2fd8:	de bf       	out	0x3e, r29	; 62
    2fda:	0f be       	out	0x3f, r0	; 63
    2fdc:	cd bf       	out	0x3d, r28	; 61
    2fde:	cf 91       	pop	r28
    2fe0:	df 91       	pop	r29
    2fe2:	08 95       	ret

00002fe4 <GPIO_init_pin>:
	         -> GPIO_OUTPUT
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 **********************************************************************/
GPIO_error_t GPIO_init_pin(uint8 reg, uint8 pin, uint8 dir) {
    2fe4:	df 93       	push	r29
    2fe6:	cf 93       	push	r28
    2fe8:	00 d0       	rcall	.+0      	; 0x2fea <GPIO_init_pin+0x6>
    2fea:	00 d0       	rcall	.+0      	; 0x2fec <GPIO_init_pin+0x8>
    2fec:	cd b7       	in	r28, 0x3d	; 61
    2fee:	de b7       	in	r29, 0x3e	; 62
    2ff0:	8a 83       	std	Y+2, r24	; 0x02
    2ff2:	6b 83       	std	Y+3, r22	; 0x03
    2ff4:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    2ff6:	81 e0       	ldi	r24, 0x01	; 1
    2ff8:	89 83       	std	Y+1, r24	; 0x01
	if ((GPIO_OUTPUT == dir||GPIO_INPUT == dir)
    2ffa:	8c 81       	ldd	r24, Y+4	; 0x04
    2ffc:	81 30       	cpi	r24, 0x01	; 1
    2ffe:	19 f0       	breq	.+6      	; 0x3006 <GPIO_init_pin+0x22>
    3000:	8c 81       	ldd	r24, Y+4	; 0x04
    3002:	88 23       	and	r24, r24
    3004:	c9 f5       	brne	.+114    	; 0x3078 <GPIO_init_pin+0x94>
    3006:	8b 81       	ldd	r24, Y+3	; 0x03
    3008:	88 30       	cpi	r24, 0x08	; 8
    300a:	b0 f5       	brcc	.+108    	; 0x3078 <GPIO_init_pin+0x94>
    300c:	8a 81       	ldd	r24, Y+2	; 0x02
    300e:	84 30       	cpi	r24, 0x04	; 4
    3010:	98 f5       	brcc	.+102    	; 0x3078 <GPIO_init_pin+0x94>
			&&(pin<=7)
			&&(reg<=3)
	)
	{
		WRITE_BIT(*registers_dir[reg], pin , dir);
    3012:	8a 81       	ldd	r24, Y+2	; 0x02
    3014:	88 2f       	mov	r24, r24
    3016:	90 e0       	ldi	r25, 0x00	; 0
    3018:	88 0f       	add	r24, r24
    301a:	99 1f       	adc	r25, r25
    301c:	fc 01       	movw	r30, r24
    301e:	ef 51       	subi	r30, 0x1F	; 31
    3020:	fe 4f       	sbci	r31, 0xFE	; 254
    3022:	a0 81       	ld	r26, Z
    3024:	b1 81       	ldd	r27, Z+1	; 0x01
    3026:	8a 81       	ldd	r24, Y+2	; 0x02
    3028:	88 2f       	mov	r24, r24
    302a:	90 e0       	ldi	r25, 0x00	; 0
    302c:	88 0f       	add	r24, r24
    302e:	99 1f       	adc	r25, r25
    3030:	fc 01       	movw	r30, r24
    3032:	ef 51       	subi	r30, 0x1F	; 31
    3034:	fe 4f       	sbci	r31, 0xFE	; 254
    3036:	01 90       	ld	r0, Z+
    3038:	f0 81       	ld	r31, Z
    303a:	e0 2d       	mov	r30, r0
    303c:	80 81       	ld	r24, Z
    303e:	48 2f       	mov	r20, r24
    3040:	8b 81       	ldd	r24, Y+3	; 0x03
    3042:	28 2f       	mov	r18, r24
    3044:	30 e0       	ldi	r19, 0x00	; 0
    3046:	81 e0       	ldi	r24, 0x01	; 1
    3048:	90 e0       	ldi	r25, 0x00	; 0
    304a:	02 c0       	rjmp	.+4      	; 0x3050 <GPIO_init_pin+0x6c>
    304c:	88 0f       	add	r24, r24
    304e:	99 1f       	adc	r25, r25
    3050:	2a 95       	dec	r18
    3052:	e2 f7       	brpl	.-8      	; 0x304c <GPIO_init_pin+0x68>
    3054:	80 95       	com	r24
    3056:	48 23       	and	r20, r24
    3058:	8c 81       	ldd	r24, Y+4	; 0x04
    305a:	28 2f       	mov	r18, r24
    305c:	30 e0       	ldi	r19, 0x00	; 0
    305e:	8b 81       	ldd	r24, Y+3	; 0x03
    3060:	88 2f       	mov	r24, r24
    3062:	90 e0       	ldi	r25, 0x00	; 0
    3064:	b9 01       	movw	r22, r18
    3066:	02 c0       	rjmp	.+4      	; 0x306c <GPIO_init_pin+0x88>
    3068:	66 0f       	add	r22, r22
    306a:	77 1f       	adc	r23, r23
    306c:	8a 95       	dec	r24
    306e:	e2 f7       	brpl	.-8      	; 0x3068 <GPIO_init_pin+0x84>
    3070:	cb 01       	movw	r24, r22
    3072:	84 2b       	or	r24, r20
    3074:	8c 93       	st	X, r24
    3076:	02 c0       	rjmp	.+4      	; 0x307c <GPIO_init_pin+0x98>
	}
	else
	{

		state=F_PASS;
    3078:	82 e0       	ldi	r24, 0x02	; 2
    307a:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    307c:	89 81       	ldd	r24, Y+1	; 0x01
}
    307e:	0f 90       	pop	r0
    3080:	0f 90       	pop	r0
    3082:	0f 90       	pop	r0
    3084:	0f 90       	pop	r0
    3086:	cf 91       	pop	r28
    3088:	df 91       	pop	r29
    308a:	08 95       	ret

0000308c <GPIO_init_port>:
example:
		GPIO_init_port(GPIO_A,0x0f);
		DDRA |=0x0f; 0bxxxx 1111
************************************************************/

void GPIO_init_port(uint8 reg, uint8 val) {
    308c:	df 93       	push	r29
    308e:	cf 93       	push	r28
    3090:	00 d0       	rcall	.+0      	; 0x3092 <GPIO_init_port+0x6>
    3092:	cd b7       	in	r28, 0x3d	; 61
    3094:	de b7       	in	r29, 0x3e	; 62
    3096:	89 83       	std	Y+1, r24	; 0x01
    3098:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_dir[reg],val) ;
    309a:	89 81       	ldd	r24, Y+1	; 0x01
    309c:	88 2f       	mov	r24, r24
    309e:	90 e0       	ldi	r25, 0x00	; 0
    30a0:	88 0f       	add	r24, r24
    30a2:	99 1f       	adc	r25, r25
    30a4:	fc 01       	movw	r30, r24
    30a6:	ef 51       	subi	r30, 0x1F	; 31
    30a8:	fe 4f       	sbci	r31, 0xFE	; 254
    30aa:	01 90       	ld	r0, Z+
    30ac:	f0 81       	ld	r31, Z
    30ae:	e0 2d       	mov	r30, r0
    30b0:	8a 81       	ldd	r24, Y+2	; 0x02
    30b2:	80 83       	st	Z, r24

}
    30b4:	0f 90       	pop	r0
    30b6:	0f 90       	pop	r0
    30b8:	cf 91       	pop	r28
    30ba:	df 91       	pop	r29
    30bc:	08 95       	ret

000030be <GPIO_init_port_mask>:
void GPIO_init_port_mask(uint8 reg, uint8 val)
{
    30be:	df 93       	push	r29
    30c0:	cf 93       	push	r28
    30c2:	00 d0       	rcall	.+0      	; 0x30c4 <GPIO_init_port_mask+0x6>
    30c4:	cd b7       	in	r28, 0x3d	; 61
    30c6:	de b7       	in	r29, 0x3e	; 62
    30c8:	89 83       	std	Y+1, r24	; 0x01
    30ca:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_dir[reg], val);
    30cc:	89 81       	ldd	r24, Y+1	; 0x01
    30ce:	88 2f       	mov	r24, r24
    30d0:	90 e0       	ldi	r25, 0x00	; 0
    30d2:	88 0f       	add	r24, r24
    30d4:	99 1f       	adc	r25, r25
    30d6:	fc 01       	movw	r30, r24
    30d8:	ef 51       	subi	r30, 0x1F	; 31
    30da:	fe 4f       	sbci	r31, 0xFE	; 254
    30dc:	a0 81       	ld	r26, Z
    30de:	b1 81       	ldd	r27, Z+1	; 0x01
    30e0:	89 81       	ldd	r24, Y+1	; 0x01
    30e2:	88 2f       	mov	r24, r24
    30e4:	90 e0       	ldi	r25, 0x00	; 0
    30e6:	88 0f       	add	r24, r24
    30e8:	99 1f       	adc	r25, r25
    30ea:	fc 01       	movw	r30, r24
    30ec:	ef 51       	subi	r30, 0x1F	; 31
    30ee:	fe 4f       	sbci	r31, 0xFE	; 254
    30f0:	01 90       	ld	r0, Z+
    30f2:	f0 81       	ld	r31, Z
    30f4:	e0 2d       	mov	r30, r0
    30f6:	90 81       	ld	r25, Z
    30f8:	8a 81       	ldd	r24, Y+2	; 0x02
    30fa:	89 2b       	or	r24, r25
    30fc:	8c 93       	st	X, r24
}
    30fe:	0f 90       	pop	r0
    3100:	0f 90       	pop	r0
    3102:	cf 91       	pop	r28
    3104:	df 91       	pop	r29
    3106:	08 95       	ret

00003108 <GPIO_write_pin>:
	         -> LOW
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
 */
GPIO_error_t GPIO_write_pin(uint8 reg, uint8 pin, uint8 val) {
    3108:	df 93       	push	r29
    310a:	cf 93       	push	r28
    310c:	00 d0       	rcall	.+0      	; 0x310e <GPIO_write_pin+0x6>
    310e:	00 d0       	rcall	.+0      	; 0x3110 <GPIO_write_pin+0x8>
    3110:	cd b7       	in	r28, 0x3d	; 61
    3112:	de b7       	in	r29, 0x3e	; 62
    3114:	8a 83       	std	Y+2, r24	; 0x02
    3116:	6b 83       	std	Y+3, r22	; 0x03
    3118:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS ;
    311a:	81 e0       	ldi	r24, 0x01	; 1
    311c:	89 83       	std	Y+1, r24	; 0x01
	if ((HIGH == val||(LOW == val))&&(pin<=MAX_PINS)) {
    311e:	8c 81       	ldd	r24, Y+4	; 0x04
    3120:	81 30       	cpi	r24, 0x01	; 1
    3122:	19 f0       	breq	.+6      	; 0x312a <GPIO_write_pin+0x22>
    3124:	8c 81       	ldd	r24, Y+4	; 0x04
    3126:	88 23       	and	r24, r24
    3128:	b1 f5       	brne	.+108    	; 0x3196 <GPIO_write_pin+0x8e>
    312a:	8b 81       	ldd	r24, Y+3	; 0x03
    312c:	88 30       	cpi	r24, 0x08	; 8
    312e:	98 f5       	brcc	.+102    	; 0x3196 <GPIO_write_pin+0x8e>
		WRITE_BIT(*registers_data[reg], pin , val);
    3130:	8a 81       	ldd	r24, Y+2	; 0x02
    3132:	88 2f       	mov	r24, r24
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	88 0f       	add	r24, r24
    3138:	99 1f       	adc	r25, r25
    313a:	fc 01       	movw	r30, r24
    313c:	e7 51       	subi	r30, 0x17	; 23
    313e:	fe 4f       	sbci	r31, 0xFE	; 254
    3140:	a0 81       	ld	r26, Z
    3142:	b1 81       	ldd	r27, Z+1	; 0x01
    3144:	8a 81       	ldd	r24, Y+2	; 0x02
    3146:	88 2f       	mov	r24, r24
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	88 0f       	add	r24, r24
    314c:	99 1f       	adc	r25, r25
    314e:	fc 01       	movw	r30, r24
    3150:	e7 51       	subi	r30, 0x17	; 23
    3152:	fe 4f       	sbci	r31, 0xFE	; 254
    3154:	01 90       	ld	r0, Z+
    3156:	f0 81       	ld	r31, Z
    3158:	e0 2d       	mov	r30, r0
    315a:	80 81       	ld	r24, Z
    315c:	48 2f       	mov	r20, r24
    315e:	8b 81       	ldd	r24, Y+3	; 0x03
    3160:	28 2f       	mov	r18, r24
    3162:	30 e0       	ldi	r19, 0x00	; 0
    3164:	81 e0       	ldi	r24, 0x01	; 1
    3166:	90 e0       	ldi	r25, 0x00	; 0
    3168:	02 c0       	rjmp	.+4      	; 0x316e <GPIO_write_pin+0x66>
    316a:	88 0f       	add	r24, r24
    316c:	99 1f       	adc	r25, r25
    316e:	2a 95       	dec	r18
    3170:	e2 f7       	brpl	.-8      	; 0x316a <GPIO_write_pin+0x62>
    3172:	80 95       	com	r24
    3174:	48 23       	and	r20, r24
    3176:	8c 81       	ldd	r24, Y+4	; 0x04
    3178:	28 2f       	mov	r18, r24
    317a:	30 e0       	ldi	r19, 0x00	; 0
    317c:	8b 81       	ldd	r24, Y+3	; 0x03
    317e:	88 2f       	mov	r24, r24
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	b9 01       	movw	r22, r18
    3184:	02 c0       	rjmp	.+4      	; 0x318a <GPIO_write_pin+0x82>
    3186:	66 0f       	add	r22, r22
    3188:	77 1f       	adc	r23, r23
    318a:	8a 95       	dec	r24
    318c:	e2 f7       	brpl	.-8      	; 0x3186 <GPIO_write_pin+0x7e>
    318e:	cb 01       	movw	r24, r22
    3190:	84 2b       	or	r24, r20
    3192:	8c 93       	st	X, r24
    3194:	02 c0       	rjmp	.+4      	; 0x319a <GPIO_write_pin+0x92>
	}
	else
	{
		state = F_PASS;
    3196:	82 e0       	ldi	r24, 0x02	; 2
    3198:	89 83       	std	Y+1, r24	; 0x01
	}

	return state;
    319a:	89 81       	ldd	r24, Y+1	; 0x01
}
    319c:	0f 90       	pop	r0
    319e:	0f 90       	pop	r0
    31a0:	0f 90       	pop	r0
    31a2:	0f 90       	pop	r0
    31a4:	cf 91       	pop	r28
    31a6:	df 91       	pop	r29
    31a8:	08 95       	ret

000031aa <GPIO_write_port>:
 * Func : write_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
	   : val -> PORT_HIGH
	         -> PORT_LOW
 */
void GPIO_write_port(uint8 reg, uint8 val) {
    31aa:	df 93       	push	r29
    31ac:	cf 93       	push	r28
    31ae:	00 d0       	rcall	.+0      	; 0x31b0 <GPIO_write_port+0x6>
    31b0:	cd b7       	in	r28, 0x3d	; 61
    31b2:	de b7       	in	r29, 0x3e	; 62
    31b4:	89 83       	std	Y+1, r24	; 0x01
    31b6:	6a 83       	std	Y+2, r22	; 0x02
	WRITE_PORT(*registers_data[reg], val);
    31b8:	89 81       	ldd	r24, Y+1	; 0x01
    31ba:	88 2f       	mov	r24, r24
    31bc:	90 e0       	ldi	r25, 0x00	; 0
    31be:	88 0f       	add	r24, r24
    31c0:	99 1f       	adc	r25, r25
    31c2:	fc 01       	movw	r30, r24
    31c4:	e7 51       	subi	r30, 0x17	; 23
    31c6:	fe 4f       	sbci	r31, 0xFE	; 254
    31c8:	01 90       	ld	r0, Z+
    31ca:	f0 81       	ld	r31, Z
    31cc:	e0 2d       	mov	r30, r0
    31ce:	8a 81       	ldd	r24, Y+2	; 0x02
    31d0:	80 83       	st	Z, r24

}
    31d2:	0f 90       	pop	r0
    31d4:	0f 90       	pop	r0
    31d6:	cf 91       	pop	r28
    31d8:	df 91       	pop	r29
    31da:	08 95       	ret

000031dc <GPIO_write_port_set_mask>:
void GPIO_write_port_set_mask(uint8 reg, uint8 val){
    31dc:	df 93       	push	r29
    31de:	cf 93       	push	r28
    31e0:	00 d0       	rcall	.+0      	; 0x31e2 <GPIO_write_port_set_mask+0x6>
    31e2:	cd b7       	in	r28, 0x3d	; 61
    31e4:	de b7       	in	r29, 0x3e	; 62
    31e6:	89 83       	std	Y+1, r24	; 0x01
    31e8:	6a 83       	std	Y+2, r22	; 0x02
	PORT_SET_MASK(*registers_data[reg], val);
    31ea:	89 81       	ldd	r24, Y+1	; 0x01
    31ec:	88 2f       	mov	r24, r24
    31ee:	90 e0       	ldi	r25, 0x00	; 0
    31f0:	88 0f       	add	r24, r24
    31f2:	99 1f       	adc	r25, r25
    31f4:	fc 01       	movw	r30, r24
    31f6:	e7 51       	subi	r30, 0x17	; 23
    31f8:	fe 4f       	sbci	r31, 0xFE	; 254
    31fa:	a0 81       	ld	r26, Z
    31fc:	b1 81       	ldd	r27, Z+1	; 0x01
    31fe:	89 81       	ldd	r24, Y+1	; 0x01
    3200:	88 2f       	mov	r24, r24
    3202:	90 e0       	ldi	r25, 0x00	; 0
    3204:	88 0f       	add	r24, r24
    3206:	99 1f       	adc	r25, r25
    3208:	fc 01       	movw	r30, r24
    320a:	e7 51       	subi	r30, 0x17	; 23
    320c:	fe 4f       	sbci	r31, 0xFE	; 254
    320e:	01 90       	ld	r0, Z+
    3210:	f0 81       	ld	r31, Z
    3212:	e0 2d       	mov	r30, r0
    3214:	90 81       	ld	r25, Z
    3216:	8a 81       	ldd	r24, Y+2	; 0x02
    3218:	89 2b       	or	r24, r25
    321a:	8c 93       	st	X, r24
}
    321c:	0f 90       	pop	r0
    321e:	0f 90       	pop	r0
    3220:	cf 91       	pop	r28
    3222:	df 91       	pop	r29
    3224:	08 95       	ret

00003226 <GPIO_write_port_clear_mask>:
void GPIO_write_port_clear_mask(uint8 reg, uint8 val){
    3226:	df 93       	push	r29
    3228:	cf 93       	push	r28
    322a:	00 d0       	rcall	.+0      	; 0x322c <GPIO_write_port_clear_mask+0x6>
    322c:	cd b7       	in	r28, 0x3d	; 61
    322e:	de b7       	in	r29, 0x3e	; 62
    3230:	89 83       	std	Y+1, r24	; 0x01
    3232:	6a 83       	std	Y+2, r22	; 0x02
	PORT_CLEAR_MASK(*registers_data[reg], val);
    3234:	89 81       	ldd	r24, Y+1	; 0x01
    3236:	88 2f       	mov	r24, r24
    3238:	90 e0       	ldi	r25, 0x00	; 0
    323a:	88 0f       	add	r24, r24
    323c:	99 1f       	adc	r25, r25
    323e:	fc 01       	movw	r30, r24
    3240:	e7 51       	subi	r30, 0x17	; 23
    3242:	fe 4f       	sbci	r31, 0xFE	; 254
    3244:	a0 81       	ld	r26, Z
    3246:	b1 81       	ldd	r27, Z+1	; 0x01
    3248:	89 81       	ldd	r24, Y+1	; 0x01
    324a:	88 2f       	mov	r24, r24
    324c:	90 e0       	ldi	r25, 0x00	; 0
    324e:	88 0f       	add	r24, r24
    3250:	99 1f       	adc	r25, r25
    3252:	fc 01       	movw	r30, r24
    3254:	e7 51       	subi	r30, 0x17	; 23
    3256:	fe 4f       	sbci	r31, 0xFE	; 254
    3258:	01 90       	ld	r0, Z+
    325a:	f0 81       	ld	r31, Z
    325c:	e0 2d       	mov	r30, r0
    325e:	80 81       	ld	r24, Z
    3260:	98 2f       	mov	r25, r24
    3262:	8a 81       	ldd	r24, Y+2	; 0x02
    3264:	80 95       	com	r24
    3266:	89 23       	and	r24, r25
    3268:	8c 93       	st	X, r24
}
    326a:	0f 90       	pop	r0
    326c:	0f 90       	pop	r0
    326e:	cf 91       	pop	r28
    3270:	df 91       	pop	r29
    3272:	08 95       	ret

00003274 <GPIO_write_port_mask>:

void GPIO_write_port_mask(uint8 reg, uint8 setval,uint8 clearval){
    3274:	df 93       	push	r29
    3276:	cf 93       	push	r28
    3278:	00 d0       	rcall	.+0      	; 0x327a <GPIO_write_port_mask+0x6>
    327a:	0f 92       	push	r0
    327c:	cd b7       	in	r28, 0x3d	; 61
    327e:	de b7       	in	r29, 0x3e	; 62
    3280:	89 83       	std	Y+1, r24	; 0x01
    3282:	6a 83       	std	Y+2, r22	; 0x02
    3284:	4b 83       	std	Y+3, r20	; 0x03
	PORT_MASK(*registers_data[reg], setval,clearval);
    3286:	89 81       	ldd	r24, Y+1	; 0x01
    3288:	88 2f       	mov	r24, r24
    328a:	90 e0       	ldi	r25, 0x00	; 0
    328c:	88 0f       	add	r24, r24
    328e:	99 1f       	adc	r25, r25
    3290:	fc 01       	movw	r30, r24
    3292:	e7 51       	subi	r30, 0x17	; 23
    3294:	fe 4f       	sbci	r31, 0xFE	; 254
    3296:	a0 81       	ld	r26, Z
    3298:	b1 81       	ldd	r27, Z+1	; 0x01
    329a:	89 81       	ldd	r24, Y+1	; 0x01
    329c:	88 2f       	mov	r24, r24
    329e:	90 e0       	ldi	r25, 0x00	; 0
    32a0:	88 0f       	add	r24, r24
    32a2:	99 1f       	adc	r25, r25
    32a4:	fc 01       	movw	r30, r24
    32a6:	e7 51       	subi	r30, 0x17	; 23
    32a8:	fe 4f       	sbci	r31, 0xFE	; 254
    32aa:	01 90       	ld	r0, Z+
    32ac:	f0 81       	ld	r31, Z
    32ae:	e0 2d       	mov	r30, r0
    32b0:	80 81       	ld	r24, Z
    32b2:	98 2f       	mov	r25, r24
    32b4:	8b 81       	ldd	r24, Y+3	; 0x03
    32b6:	80 95       	com	r24
    32b8:	98 23       	and	r25, r24
    32ba:	8a 81       	ldd	r24, Y+2	; 0x02
    32bc:	89 2b       	or	r24, r25
    32be:	8c 93       	st	X, r24
}
    32c0:	0f 90       	pop	r0
    32c2:	0f 90       	pop	r0
    32c4:	0f 90       	pop	r0
    32c6:	cf 91       	pop	r28
    32c8:	df 91       	pop	r29
    32ca:	08 95       	ret

000032cc <GPIO_read_pin_argument>:
 *Return : state -> it includes two possiblilities
          S_PASS  = function success
		  E_FAIL  = function fail
		  GPIO_read_pin_argument(GPIO_A,2,&x);
 */
GPIO_error_t GPIO_read_pin_argument(uint8 reg, uint8 pin, uint8 * data) {
    32cc:	df 93       	push	r29
    32ce:	cf 93       	push	r28
    32d0:	00 d0       	rcall	.+0      	; 0x32d2 <GPIO_read_pin_argument+0x6>
    32d2:	00 d0       	rcall	.+0      	; 0x32d4 <GPIO_read_pin_argument+0x8>
    32d4:	0f 92       	push	r0
    32d6:	cd b7       	in	r28, 0x3d	; 61
    32d8:	de b7       	in	r29, 0x3e	; 62
    32da:	8a 83       	std	Y+2, r24	; 0x02
    32dc:	6b 83       	std	Y+3, r22	; 0x03
    32de:	5d 83       	std	Y+5, r21	; 0x05
    32e0:	4c 83       	std	Y+4, r20	; 0x04
	GPIO_error_t state = S_PASS;
    32e2:	81 e0       	ldi	r24, 0x01	; 1
    32e4:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS))
    32e6:	8b 81       	ldd	r24, Y+3	; 0x03
    32e8:	88 30       	cpi	r24, 0x08	; 8
    32ea:	e8 f4       	brcc	.+58     	; 0x3326 <GPIO_read_pin_argument+0x5a>
	{
		*data = GET_BIT(*registers_input[reg] , pin);
    32ec:	8a 81       	ldd	r24, Y+2	; 0x02
    32ee:	88 2f       	mov	r24, r24
    32f0:	90 e0       	ldi	r25, 0x00	; 0
    32f2:	88 0f       	add	r24, r24
    32f4:	99 1f       	adc	r25, r25
    32f6:	fc 01       	movw	r30, r24
    32f8:	ef 50       	subi	r30, 0x0F	; 15
    32fa:	fe 4f       	sbci	r31, 0xFE	; 254
    32fc:	01 90       	ld	r0, Z+
    32fe:	f0 81       	ld	r31, Z
    3300:	e0 2d       	mov	r30, r0
    3302:	80 81       	ld	r24, Z
    3304:	28 2f       	mov	r18, r24
    3306:	30 e0       	ldi	r19, 0x00	; 0
    3308:	8b 81       	ldd	r24, Y+3	; 0x03
    330a:	88 2f       	mov	r24, r24
    330c:	90 e0       	ldi	r25, 0x00	; 0
    330e:	a9 01       	movw	r20, r18
    3310:	02 c0       	rjmp	.+4      	; 0x3316 <GPIO_read_pin_argument+0x4a>
    3312:	55 95       	asr	r21
    3314:	47 95       	ror	r20
    3316:	8a 95       	dec	r24
    3318:	e2 f7       	brpl	.-8      	; 0x3312 <GPIO_read_pin_argument+0x46>
    331a:	ca 01       	movw	r24, r20
    331c:	81 70       	andi	r24, 0x01	; 1
    331e:	ec 81       	ldd	r30, Y+4	; 0x04
    3320:	fd 81       	ldd	r31, Y+5	; 0x05
    3322:	80 83       	st	Z, r24
    3324:	02 c0       	rjmp	.+4      	; 0x332a <GPIO_read_pin_argument+0x5e>
	}
	else
	{
		state = F_PASS;
    3326:	82 e0       	ldi	r24, 0x02	; 2
    3328:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    332a:	89 81       	ldd	r24, Y+1	; 0x01
}
    332c:	0f 90       	pop	r0
    332e:	0f 90       	pop	r0
    3330:	0f 90       	pop	r0
    3332:	0f 90       	pop	r0
    3334:	0f 90       	pop	r0
    3336:	cf 91       	pop	r28
    3338:	df 91       	pop	r29
    333a:	08 95       	ret

0000333c <GPIO_read_pin>:

uint8 GPIO_read_pin(uint8 reg, uint8 pin)
{
    333c:	df 93       	push	r29
    333e:	cf 93       	push	r28
    3340:	00 d0       	rcall	.+0      	; 0x3342 <GPIO_read_pin+0x6>
    3342:	cd b7       	in	r28, 0x3d	; 61
    3344:	de b7       	in	r29, 0x3e	; 62
    3346:	89 83       	std	Y+1, r24	; 0x01
    3348:	6a 83       	std	Y+2, r22	; 0x02
	return 	GET_BIT(*registers_input[reg] , pin );
    334a:	89 81       	ldd	r24, Y+1	; 0x01
    334c:	88 2f       	mov	r24, r24
    334e:	90 e0       	ldi	r25, 0x00	; 0
    3350:	88 0f       	add	r24, r24
    3352:	99 1f       	adc	r25, r25
    3354:	fc 01       	movw	r30, r24
    3356:	ef 50       	subi	r30, 0x0F	; 15
    3358:	fe 4f       	sbci	r31, 0xFE	; 254
    335a:	01 90       	ld	r0, Z+
    335c:	f0 81       	ld	r31, Z
    335e:	e0 2d       	mov	r30, r0
    3360:	80 81       	ld	r24, Z
    3362:	28 2f       	mov	r18, r24
    3364:	30 e0       	ldi	r19, 0x00	; 0
    3366:	8a 81       	ldd	r24, Y+2	; 0x02
    3368:	88 2f       	mov	r24, r24
    336a:	90 e0       	ldi	r25, 0x00	; 0
    336c:	a9 01       	movw	r20, r18
    336e:	02 c0       	rjmp	.+4      	; 0x3374 <GPIO_read_pin+0x38>
    3370:	55 95       	asr	r21
    3372:	47 95       	ror	r20
    3374:	8a 95       	dec	r24
    3376:	e2 f7       	brpl	.-8      	; 0x3370 <GPIO_read_pin+0x34>
    3378:	ca 01       	movw	r24, r20
    337a:	81 70       	andi	r24, 0x01	; 1
}
    337c:	0f 90       	pop	r0
    337e:	0f 90       	pop	r0
    3380:	cf 91       	pop	r28
    3382:	df 91       	pop	r29
    3384:	08 95       	ret

00003386 <GPIO_read_port_argument>:
 * Func : read_port
 * Args : reg -> register name(BASE_A,BASE_B,BASE_C,or BASE_D)
       : pin -> pin number (0,1,2,3,4,5,6,or 7)
	   : *val ->pointer to return the value in
 */
GPIO_error_t  GPIO_read_port_argument(uint8 reg, uint8 *val) {
    3386:	df 93       	push	r29
    3388:	cf 93       	push	r28
    338a:	00 d0       	rcall	.+0      	; 0x338c <GPIO_read_port_argument+0x6>
    338c:	00 d0       	rcall	.+0      	; 0x338e <GPIO_read_port_argument+0x8>
    338e:	cd b7       	in	r28, 0x3d	; 61
    3390:	de b7       	in	r29, 0x3e	; 62
    3392:	8a 83       	std	Y+2, r24	; 0x02
    3394:	7c 83       	std	Y+4, r23	; 0x04
    3396:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t status=S_PASS;
    3398:	81 e0       	ldi	r24, 0x01	; 1
    339a:	89 83       	std	Y+1, r24	; 0x01
	if(reg<4)
    339c:	8a 81       	ldd	r24, Y+2	; 0x02
    339e:	84 30       	cpi	r24, 0x04	; 4
    33a0:	80 f4       	brcc	.+32     	; 0x33c2 <GPIO_read_port_argument+0x3c>
	{
		*val = ReadPort(*registers_input[reg]);
    33a2:	8a 81       	ldd	r24, Y+2	; 0x02
    33a4:	88 2f       	mov	r24, r24
    33a6:	90 e0       	ldi	r25, 0x00	; 0
    33a8:	88 0f       	add	r24, r24
    33aa:	99 1f       	adc	r25, r25
    33ac:	fc 01       	movw	r30, r24
    33ae:	ef 50       	subi	r30, 0x0F	; 15
    33b0:	fe 4f       	sbci	r31, 0xFE	; 254
    33b2:	01 90       	ld	r0, Z+
    33b4:	f0 81       	ld	r31, Z
    33b6:	e0 2d       	mov	r30, r0
    33b8:	80 81       	ld	r24, Z
    33ba:	eb 81       	ldd	r30, Y+3	; 0x03
    33bc:	fc 81       	ldd	r31, Y+4	; 0x04
    33be:	80 83       	st	Z, r24
    33c0:	02 c0       	rjmp	.+4      	; 0x33c6 <GPIO_read_port_argument+0x40>
	}
	else
	{
		status=F_PASS;
    33c2:	82 e0       	ldi	r24, 0x02	; 2
    33c4:	89 83       	std	Y+1, r24	; 0x01
	}
	return status;
    33c6:	89 81       	ldd	r24, Y+1	; 0x01
}
    33c8:	0f 90       	pop	r0
    33ca:	0f 90       	pop	r0
    33cc:	0f 90       	pop	r0
    33ce:	0f 90       	pop	r0
    33d0:	cf 91       	pop	r28
    33d2:	df 91       	pop	r29
    33d4:	08 95       	ret

000033d6 <GPIO_read_port>:
uint8 GPIO_read_port(uint8 reg) {
    33d6:	df 93       	push	r29
    33d8:	cf 93       	push	r28
    33da:	0f 92       	push	r0
    33dc:	cd b7       	in	r28, 0x3d	; 61
    33de:	de b7       	in	r29, 0x3e	; 62
    33e0:	89 83       	std	Y+1, r24	; 0x01
	return (ReadPort(*registers_input[reg]));
    33e2:	89 81       	ldd	r24, Y+1	; 0x01
    33e4:	88 2f       	mov	r24, r24
    33e6:	90 e0       	ldi	r25, 0x00	; 0
    33e8:	88 0f       	add	r24, r24
    33ea:	99 1f       	adc	r25, r25
    33ec:	fc 01       	movw	r30, r24
    33ee:	ef 50       	subi	r30, 0x0F	; 15
    33f0:	fe 4f       	sbci	r31, 0xFE	; 254
    33f2:	01 90       	ld	r0, Z+
    33f4:	f0 81       	ld	r31, Z
    33f6:	e0 2d       	mov	r30, r0
    33f8:	80 81       	ld	r24, Z
}
    33fa:	0f 90       	pop	r0
    33fc:	cf 91       	pop	r28
    33fe:	df 91       	pop	r29
    3400:	08 95       	ret

00003402 <GPIO_set_pullup>:

GPIO_error_t GPIO_set_pullup(uint8 reg, uint8 pin)
{
    3402:	df 93       	push	r29
    3404:	cf 93       	push	r28
    3406:	00 d0       	rcall	.+0      	; 0x3408 <GPIO_set_pullup+0x6>
    3408:	0f 92       	push	r0
    340a:	cd b7       	in	r28, 0x3d	; 61
    340c:	de b7       	in	r29, 0x3e	; 62
    340e:	8a 83       	std	Y+2, r24	; 0x02
    3410:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    3412:	81 e0       	ldi	r24, 0x01	; 1
    3414:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    3416:	8b 81       	ldd	r24, Y+3	; 0x03
    3418:	88 30       	cpi	r24, 0x08	; 8
    341a:	88 f5       	brcc	.+98     	; 0x347e <GPIO_set_pullup+0x7c>
	{
		WRITE_BIT(*registers_data[reg] , pin,GPIO_HIGH);
    341c:	8a 81       	ldd	r24, Y+2	; 0x02
    341e:	88 2f       	mov	r24, r24
    3420:	90 e0       	ldi	r25, 0x00	; 0
    3422:	88 0f       	add	r24, r24
    3424:	99 1f       	adc	r25, r25
    3426:	fc 01       	movw	r30, r24
    3428:	e7 51       	subi	r30, 0x17	; 23
    342a:	fe 4f       	sbci	r31, 0xFE	; 254
    342c:	a0 81       	ld	r26, Z
    342e:	b1 81       	ldd	r27, Z+1	; 0x01
    3430:	8a 81       	ldd	r24, Y+2	; 0x02
    3432:	88 2f       	mov	r24, r24
    3434:	90 e0       	ldi	r25, 0x00	; 0
    3436:	88 0f       	add	r24, r24
    3438:	99 1f       	adc	r25, r25
    343a:	fc 01       	movw	r30, r24
    343c:	e7 51       	subi	r30, 0x17	; 23
    343e:	fe 4f       	sbci	r31, 0xFE	; 254
    3440:	01 90       	ld	r0, Z+
    3442:	f0 81       	ld	r31, Z
    3444:	e0 2d       	mov	r30, r0
    3446:	80 81       	ld	r24, Z
    3448:	48 2f       	mov	r20, r24
    344a:	8b 81       	ldd	r24, Y+3	; 0x03
    344c:	28 2f       	mov	r18, r24
    344e:	30 e0       	ldi	r19, 0x00	; 0
    3450:	81 e0       	ldi	r24, 0x01	; 1
    3452:	90 e0       	ldi	r25, 0x00	; 0
    3454:	02 c0       	rjmp	.+4      	; 0x345a <GPIO_set_pullup+0x58>
    3456:	88 0f       	add	r24, r24
    3458:	99 1f       	adc	r25, r25
    345a:	2a 95       	dec	r18
    345c:	e2 f7       	brpl	.-8      	; 0x3456 <GPIO_set_pullup+0x54>
    345e:	80 95       	com	r24
    3460:	48 23       	and	r20, r24
    3462:	8b 81       	ldd	r24, Y+3	; 0x03
    3464:	28 2f       	mov	r18, r24
    3466:	30 e0       	ldi	r19, 0x00	; 0
    3468:	81 e0       	ldi	r24, 0x01	; 1
    346a:	90 e0       	ldi	r25, 0x00	; 0
    346c:	02 2e       	mov	r0, r18
    346e:	02 c0       	rjmp	.+4      	; 0x3474 <GPIO_set_pullup+0x72>
    3470:	88 0f       	add	r24, r24
    3472:	99 1f       	adc	r25, r25
    3474:	0a 94       	dec	r0
    3476:	e2 f7       	brpl	.-8      	; 0x3470 <GPIO_set_pullup+0x6e>
    3478:	84 2b       	or	r24, r20
    347a:	8c 93       	st	X, r24
    347c:	02 c0       	rjmp	.+4      	; 0x3482 <GPIO_set_pullup+0x80>
	}
	else
	{
		state = F_PASS;
    347e:	82 e0       	ldi	r24, 0x02	; 2
    3480:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    3482:	89 81       	ldd	r24, Y+1	; 0x01
}
    3484:	0f 90       	pop	r0
    3486:	0f 90       	pop	r0
    3488:	0f 90       	pop	r0
    348a:	cf 91       	pop	r28
    348c:	df 91       	pop	r29
    348e:	08 95       	ret

00003490 <GPIO_set_pulldown>:
GPIO_error_t GPIO_set_pulldown(uint8 reg, uint8 pin)
{
    3490:	df 93       	push	r29
    3492:	cf 93       	push	r28
    3494:	00 d0       	rcall	.+0      	; 0x3496 <GPIO_set_pulldown+0x6>
    3496:	0f 92       	push	r0
    3498:	cd b7       	in	r28, 0x3d	; 61
    349a:	de b7       	in	r29, 0x3e	; 62
    349c:	8a 83       	std	Y+2, r24	; 0x02
    349e:	6b 83       	std	Y+3, r22	; 0x03
	GPIO_error_t state = S_PASS;
    34a0:	81 e0       	ldi	r24, 0x01	; 1
    34a2:	89 83       	std	Y+1, r24	; 0x01
	if ((pin<=MAX_PINS)&&(pin>=0))
    34a4:	8b 81       	ldd	r24, Y+3	; 0x03
    34a6:	88 30       	cpi	r24, 0x08	; 8
    34a8:	30 f5       	brcc	.+76     	; 0x34f6 <GPIO_set_pulldown+0x66>
	{
		WRITE_BIT(*registers_data[reg] , pin,LOW);
    34aa:	8a 81       	ldd	r24, Y+2	; 0x02
    34ac:	88 2f       	mov	r24, r24
    34ae:	90 e0       	ldi	r25, 0x00	; 0
    34b0:	88 0f       	add	r24, r24
    34b2:	99 1f       	adc	r25, r25
    34b4:	fc 01       	movw	r30, r24
    34b6:	e7 51       	subi	r30, 0x17	; 23
    34b8:	fe 4f       	sbci	r31, 0xFE	; 254
    34ba:	a0 81       	ld	r26, Z
    34bc:	b1 81       	ldd	r27, Z+1	; 0x01
    34be:	8a 81       	ldd	r24, Y+2	; 0x02
    34c0:	88 2f       	mov	r24, r24
    34c2:	90 e0       	ldi	r25, 0x00	; 0
    34c4:	88 0f       	add	r24, r24
    34c6:	99 1f       	adc	r25, r25
    34c8:	fc 01       	movw	r30, r24
    34ca:	e7 51       	subi	r30, 0x17	; 23
    34cc:	fe 4f       	sbci	r31, 0xFE	; 254
    34ce:	01 90       	ld	r0, Z+
    34d0:	f0 81       	ld	r31, Z
    34d2:	e0 2d       	mov	r30, r0
    34d4:	80 81       	ld	r24, Z
    34d6:	48 2f       	mov	r20, r24
    34d8:	8b 81       	ldd	r24, Y+3	; 0x03
    34da:	28 2f       	mov	r18, r24
    34dc:	30 e0       	ldi	r19, 0x00	; 0
    34de:	81 e0       	ldi	r24, 0x01	; 1
    34e0:	90 e0       	ldi	r25, 0x00	; 0
    34e2:	02 2e       	mov	r0, r18
    34e4:	02 c0       	rjmp	.+4      	; 0x34ea <GPIO_set_pulldown+0x5a>
    34e6:	88 0f       	add	r24, r24
    34e8:	99 1f       	adc	r25, r25
    34ea:	0a 94       	dec	r0
    34ec:	e2 f7       	brpl	.-8      	; 0x34e6 <GPIO_set_pulldown+0x56>
    34ee:	80 95       	com	r24
    34f0:	84 23       	and	r24, r20
    34f2:	8c 93       	st	X, r24
    34f4:	02 c0       	rjmp	.+4      	; 0x34fa <GPIO_set_pulldown+0x6a>
	}
	else
	{
		state = F_PASS;
    34f6:	82 e0       	ldi	r24, 0x02	; 2
    34f8:	89 83       	std	Y+1, r24	; 0x01
	}
	return state;
    34fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    34fc:	0f 90       	pop	r0
    34fe:	0f 90       	pop	r0
    3500:	0f 90       	pop	r0
    3502:	cf 91       	pop	r28
    3504:	df 91       	pop	r29
    3506:	08 95       	ret

00003508 <GPIO_set_gpiopad>:
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
    3508:	df 93       	push	r29
    350a:	cf 93       	push	r28
    350c:	0f 92       	push	r0
    350e:	cd b7       	in	r28, 0x3d	; 61
    3510:	de b7       	in	r29, 0x3e	; 62
	for (uint8 index=0;index<=MAX_PINS;index++)
    3512:	19 82       	std	Y+1, r1	; 0x01
    3514:	31 c0       	rjmp	.+98     	; 0x3578 <GPIO_set_gpiopad+0x70>
	{
		if (GPIO_pad.pin_select[index]==1)
    3516:	89 81       	ldd	r24, Y+1	; 0x01
    3518:	28 2f       	mov	r18, r24
    351a:	30 e0       	ldi	r19, 0x00	; 0
    351c:	ce 01       	movw	r24, r28
    351e:	07 96       	adiw	r24, 0x07	; 7
    3520:	fc 01       	movw	r30, r24
    3522:	e2 0f       	add	r30, r18
    3524:	f3 1f       	adc	r31, r19
    3526:	80 81       	ld	r24, Z
    3528:	81 30       	cpi	r24, 0x01	; 1
    352a:	19 f5       	brne	.+70     	; 0x3572 <GPIO_set_gpiopad+0x6a>
		{
			GPIO_init_pin(GPIO_pad.port_name ,index , GPIO_pad.pin_direction[index]);
    352c:	4e 81       	ldd	r20, Y+6	; 0x06
    352e:	89 81       	ldd	r24, Y+1	; 0x01
    3530:	28 2f       	mov	r18, r24
    3532:	30 e0       	ldi	r19, 0x00	; 0
    3534:	ce 01       	movw	r24, r28
    3536:	0f 96       	adiw	r24, 0x0f	; 15
    3538:	fc 01       	movw	r30, r24
    353a:	e2 0f       	add	r30, r18
    353c:	f3 1f       	adc	r31, r19
    353e:	90 81       	ld	r25, Z
    3540:	84 2f       	mov	r24, r20
    3542:	69 81       	ldd	r22, Y+1	; 0x01
    3544:	49 2f       	mov	r20, r25
    3546:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
			if (GPIO_pad.pin_res_type[index]==1)
    354a:	89 81       	ldd	r24, Y+1	; 0x01
    354c:	28 2f       	mov	r18, r24
    354e:	30 e0       	ldi	r19, 0x00	; 0
    3550:	ce 01       	movw	r24, r28
    3552:	47 96       	adiw	r24, 0x17	; 23
    3554:	fc 01       	movw	r30, r24
    3556:	e2 0f       	add	r30, r18
    3558:	f3 1f       	adc	r31, r19
    355a:	80 81       	ld	r24, Z
    355c:	81 30       	cpi	r24, 0x01	; 1
    355e:	29 f4       	brne	.+10     	; 0x356a <GPIO_set_gpiopad+0x62>
			{
				GPIO_set_pullup(GPIO_pad.port_name,index);
    3560:	8e 81       	ldd	r24, Y+6	; 0x06
    3562:	69 81       	ldd	r22, Y+1	; 0x01
    3564:	0e 94 01 1a 	call	0x3402	; 0x3402 <GPIO_set_pullup>
    3568:	04 c0       	rjmp	.+8      	; 0x3572 <GPIO_set_gpiopad+0x6a>
			}else
			{
				GPIO_set_pulldown(GPIO_pad.port_name,index);
    356a:	8e 81       	ldd	r24, Y+6	; 0x06
    356c:	69 81       	ldd	r22, Y+1	; 0x01
    356e:	0e 94 48 1a 	call	0x3490	; 0x3490 <GPIO_set_pulldown>
	}
	return state;
}
void GPIO_set_gpiopad(GPIO_config_t GPIO_pad)
{
	for (uint8 index=0;index<=MAX_PINS;index++)
    3572:	89 81       	ldd	r24, Y+1	; 0x01
    3574:	8f 5f       	subi	r24, 0xFF	; 255
    3576:	89 83       	std	Y+1, r24	; 0x01
    3578:	89 81       	ldd	r24, Y+1	; 0x01
    357a:	88 30       	cpi	r24, 0x08	; 8
    357c:	60 f2       	brcs	.-104    	; 0x3516 <GPIO_set_gpiopad+0xe>
				GPIO_set_pulldown(GPIO_pad.port_name,index);
			}

		}
	}
}
    357e:	0f 90       	pop	r0
    3580:	cf 91       	pop	r28
    3582:	df 91       	pop	r29
    3584:	08 95       	ret

00003586 <init_GPIO_INT0_interrupt>:

/************************************************************************/
/*                      Interrupt Functions                             */
/************************************************************************/
static void init_GPIO_INT0_interrupt(GPIO_interrupt_t *obj){
    3586:	df 93       	push	r29
    3588:	cf 93       	push	r28
    358a:	00 d0       	rcall	.+0      	; 0x358c <init_GPIO_INT0_interrupt+0x6>
    358c:	cd b7       	in	r28, 0x3d	; 61
    358e:	de b7       	in	r29, 0x3e	; 62
    3590:	9a 83       	std	Y+2, r25	; 0x02
    3592:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int0_ptr = obj->interruptFunctionPtr;//local pointerto function ->fun//setcallback
    3594:	e9 81       	ldd	r30, Y+1	; 0x01
    3596:	fa 81       	ldd	r31, Y+2	; 0x02
    3598:	82 81       	ldd	r24, Z+2	; 0x02
    359a:	93 81       	ldd	r25, Z+3	; 0x03
    359c:	90 93 78 02 	sts	0x0278, r25
    35a0:	80 93 77 02 	sts	0x0277, r24
	WRITE_BIT(GICR , PIN_6 , HIGH);//Peripheral interrupt 0
    35a4:	ab e5       	ldi	r26, 0x5B	; 91
    35a6:	b0 e0       	ldi	r27, 0x00	; 0
    35a8:	eb e5       	ldi	r30, 0x5B	; 91
    35aa:	f0 e0       	ldi	r31, 0x00	; 0
    35ac:	80 81       	ld	r24, Z
    35ae:	80 64       	ori	r24, 0x40	; 64
    35b0:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    35b2:	e9 81       	ldd	r30, Y+1	; 0x01
    35b4:	fa 81       	ldd	r31, Y+2	; 0x02
    35b6:	81 81       	ldd	r24, Z+1	; 0x01
    35b8:	81 30       	cpi	r24, 0x01	; 1
    35ba:	79 f4       	brne	.+30     	; 0x35da <init_GPIO_INT0_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    35bc:	a5 e5       	ldi	r26, 0x55	; 85
    35be:	b0 e0       	ldi	r27, 0x00	; 0
    35c0:	e5 e5       	ldi	r30, 0x55	; 85
    35c2:	f0 e0       	ldi	r31, 0x00	; 0
    35c4:	80 81       	ld	r24, Z
    35c6:	8e 7f       	andi	r24, 0xFE	; 254
    35c8:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    35ca:	a5 e5       	ldi	r26, 0x55	; 85
    35cc:	b0 e0       	ldi	r27, 0x00	; 0
    35ce:	e5 e5       	ldi	r30, 0x55	; 85
    35d0:	f0 e0       	ldi	r31, 0x00	; 0
    35d2:	80 81       	ld	r24, Z
    35d4:	8d 7f       	andi	r24, 0xFD	; 253
    35d6:	8c 93       	st	X, r24
    35d8:	3b c0       	rjmp	.+118    	; 0x3650 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    35da:	e9 81       	ldd	r30, Y+1	; 0x01
    35dc:	fa 81       	ldd	r31, Y+2	; 0x02
    35de:	81 81       	ldd	r24, Z+1	; 0x01
    35e0:	82 30       	cpi	r24, 0x02	; 2
    35e2:	79 f4       	brne	.+30     	; 0x3602 <init_GPIO_INT0_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    35e4:	a5 e5       	ldi	r26, 0x55	; 85
    35e6:	b0 e0       	ldi	r27, 0x00	; 0
    35e8:	e5 e5       	ldi	r30, 0x55	; 85
    35ea:	f0 e0       	ldi	r31, 0x00	; 0
    35ec:	80 81       	ld	r24, Z
    35ee:	81 60       	ori	r24, 0x01	; 1
    35f0:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , LOW);
    35f2:	a5 e5       	ldi	r26, 0x55	; 85
    35f4:	b0 e0       	ldi	r27, 0x00	; 0
    35f6:	e5 e5       	ldi	r30, 0x55	; 85
    35f8:	f0 e0       	ldi	r31, 0x00	; 0
    35fa:	80 81       	ld	r24, Z
    35fc:	8d 7f       	andi	r24, 0xFD	; 253
    35fe:	8c 93       	st	X, r24
    3600:	27 c0       	rjmp	.+78     	; 0x3650 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    3602:	e9 81       	ldd	r30, Y+1	; 0x01
    3604:	fa 81       	ldd	r31, Y+2	; 0x02
    3606:	81 81       	ldd	r24, Z+1	; 0x01
    3608:	83 30       	cpi	r24, 0x03	; 3
    360a:	79 f4       	brne	.+30     	; 0x362a <init_GPIO_INT0_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    360c:	a5 e5       	ldi	r26, 0x55	; 85
    360e:	b0 e0       	ldi	r27, 0x00	; 0
    3610:	e5 e5       	ldi	r30, 0x55	; 85
    3612:	f0 e0       	ldi	r31, 0x00	; 0
    3614:	80 81       	ld	r24, Z
    3616:	8e 7f       	andi	r24, 0xFE	; 254
    3618:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    361a:	a5 e5       	ldi	r26, 0x55	; 85
    361c:	b0 e0       	ldi	r27, 0x00	; 0
    361e:	e5 e5       	ldi	r30, 0x55	; 85
    3620:	f0 e0       	ldi	r31, 0x00	; 0
    3622:	80 81       	ld	r24, Z
    3624:	82 60       	ori	r24, 0x02	; 2
    3626:	8c 93       	st	X, r24
    3628:	13 c0       	rjmp	.+38     	; 0x3650 <init_GPIO_INT0_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    362a:	e9 81       	ldd	r30, Y+1	; 0x01
    362c:	fa 81       	ldd	r31, Y+2	; 0x02
    362e:	81 81       	ldd	r24, Z+1	; 0x01
    3630:	84 30       	cpi	r24, 0x04	; 4
    3632:	71 f4       	brne	.+28     	; 0x3650 <init_GPIO_INT0_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    3634:	a5 e5       	ldi	r26, 0x55	; 85
    3636:	b0 e0       	ldi	r27, 0x00	; 0
    3638:	e5 e5       	ldi	r30, 0x55	; 85
    363a:	f0 e0       	ldi	r31, 0x00	; 0
    363c:	80 81       	ld	r24, Z
    363e:	81 60       	ori	r24, 0x01	; 1
    3640:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    3642:	a5 e5       	ldi	r26, 0x55	; 85
    3644:	b0 e0       	ldi	r27, 0x00	; 0
    3646:	e5 e5       	ldi	r30, 0x55	; 85
    3648:	f0 e0       	ldi	r31, 0x00	; 0
    364a:	80 81       	ld	r24, Z
    364c:	82 60       	ori	r24, 0x02	; 2
    364e:	8c 93       	st	X, r24
	}
}
    3650:	0f 90       	pop	r0
    3652:	0f 90       	pop	r0
    3654:	cf 91       	pop	r28
    3656:	df 91       	pop	r29
    3658:	08 95       	ret

0000365a <init_GPIO_INT1_interrupt>:
//-----------------------------------------------------------------------
static void init_GPIO_INT1_interrupt(GPIO_interrupt_t *obj){
    365a:	df 93       	push	r29
    365c:	cf 93       	push	r28
    365e:	00 d0       	rcall	.+0      	; 0x3660 <init_GPIO_INT1_interrupt+0x6>
    3660:	cd b7       	in	r28, 0x3d	; 61
    3662:	de b7       	in	r29, 0x3e	; 62
    3664:	9a 83       	std	Y+2, r25	; 0x02
    3666:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int1_ptr = obj->interruptFunctionPtr;
    3668:	e9 81       	ldd	r30, Y+1	; 0x01
    366a:	fa 81       	ldd	r31, Y+2	; 0x02
    366c:	82 81       	ldd	r24, Z+2	; 0x02
    366e:	93 81       	ldd	r25, Z+3	; 0x03
    3670:	90 93 7a 02 	sts	0x027A, r25
    3674:	80 93 79 02 	sts	0x0279, r24
	WRITE_BIT(GICR , PIN_7 , HIGH);
    3678:	ab e5       	ldi	r26, 0x5B	; 91
    367a:	b0 e0       	ldi	r27, 0x00	; 0
    367c:	eb e5       	ldi	r30, 0x5B	; 91
    367e:	f0 e0       	ldi	r31, 0x00	; 0
    3680:	80 81       	ld	r24, Z
    3682:	80 68       	ori	r24, 0x80	; 128
    3684:	8c 93       	st	X, r24

	if (obj->interruptSenseControl == LOW_LEVEL_OF_INTERRUPT)
    3686:	e9 81       	ldd	r30, Y+1	; 0x01
    3688:	fa 81       	ldd	r31, Y+2	; 0x02
    368a:	81 81       	ldd	r24, Z+1	; 0x01
    368c:	81 30       	cpi	r24, 0x01	; 1
    368e:	79 f4       	brne	.+30     	; 0x36ae <init_GPIO_INT1_interrupt+0x54>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    3690:	a5 e5       	ldi	r26, 0x55	; 85
    3692:	b0 e0       	ldi	r27, 0x00	; 0
    3694:	e5 e5       	ldi	r30, 0x55	; 85
    3696:	f0 e0       	ldi	r31, 0x00	; 0
    3698:	80 81       	ld	r24, Z
    369a:	8b 7f       	andi	r24, 0xFB	; 251
    369c:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    369e:	a5 e5       	ldi	r26, 0x55	; 85
    36a0:	b0 e0       	ldi	r27, 0x00	; 0
    36a2:	e5 e5       	ldi	r30, 0x55	; 85
    36a4:	f0 e0       	ldi	r31, 0x00	; 0
    36a6:	80 81       	ld	r24, Z
    36a8:	87 7f       	andi	r24, 0xF7	; 247
    36aa:	8c 93       	st	X, r24
    36ac:	3b c0       	rjmp	.+118    	; 0x3724 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==ANY_LOGICAL_CHANGE_ON_INTERRUPT)
    36ae:	e9 81       	ldd	r30, Y+1	; 0x01
    36b0:	fa 81       	ldd	r31, Y+2	; 0x02
    36b2:	81 81       	ldd	r24, Z+1	; 0x01
    36b4:	82 30       	cpi	r24, 0x02	; 2
    36b6:	79 f4       	brne	.+30     	; 0x36d6 <init_GPIO_INT1_interrupt+0x7c>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    36b8:	a5 e5       	ldi	r26, 0x55	; 85
    36ba:	b0 e0       	ldi	r27, 0x00	; 0
    36bc:	e5 e5       	ldi	r30, 0x55	; 85
    36be:	f0 e0       	ldi	r31, 0x00	; 0
    36c0:	80 81       	ld	r24, Z
    36c2:	84 60       	ori	r24, 0x04	; 4
    36c4:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , LOW);
    36c6:	a5 e5       	ldi	r26, 0x55	; 85
    36c8:	b0 e0       	ldi	r27, 0x00	; 0
    36ca:	e5 e5       	ldi	r30, 0x55	; 85
    36cc:	f0 e0       	ldi	r31, 0x00	; 0
    36ce:	80 81       	ld	r24, Z
    36d0:	87 7f       	andi	r24, 0xF7	; 247
    36d2:	8c 93       	st	X, r24
    36d4:	27 c0       	rjmp	.+78     	; 0x3724 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    36d6:	e9 81       	ldd	r30, Y+1	; 0x01
    36d8:	fa 81       	ldd	r31, Y+2	; 0x02
    36da:	81 81       	ldd	r24, Z+1	; 0x01
    36dc:	83 30       	cpi	r24, 0x03	; 3
    36de:	79 f4       	brne	.+30     	; 0x36fe <init_GPIO_INT1_interrupt+0xa4>
	{
		WRITE_BIT(MCUCR , PIN_2 , LOW);
    36e0:	a5 e5       	ldi	r26, 0x55	; 85
    36e2:	b0 e0       	ldi	r27, 0x00	; 0
    36e4:	e5 e5       	ldi	r30, 0x55	; 85
    36e6:	f0 e0       	ldi	r31, 0x00	; 0
    36e8:	80 81       	ld	r24, Z
    36ea:	8b 7f       	andi	r24, 0xFB	; 251
    36ec:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    36ee:	a5 e5       	ldi	r26, 0x55	; 85
    36f0:	b0 e0       	ldi	r27, 0x00	; 0
    36f2:	e5 e5       	ldi	r30, 0x55	; 85
    36f4:	f0 e0       	ldi	r31, 0x00	; 0
    36f6:	80 81       	ld	r24, Z
    36f8:	88 60       	ori	r24, 0x08	; 8
    36fa:	8c 93       	st	X, r24
    36fc:	13 c0       	rjmp	.+38     	; 0x3724 <init_GPIO_INT1_interrupt+0xca>
	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    36fe:	e9 81       	ldd	r30, Y+1	; 0x01
    3700:	fa 81       	ldd	r31, Y+2	; 0x02
    3702:	81 81       	ldd	r24, Z+1	; 0x01
    3704:	84 30       	cpi	r24, 0x04	; 4
    3706:	71 f4       	brne	.+28     	; 0x3724 <init_GPIO_INT1_interrupt+0xca>
	{
		WRITE_BIT(MCUCR , PIN_2 , HIGH);
    3708:	a5 e5       	ldi	r26, 0x55	; 85
    370a:	b0 e0       	ldi	r27, 0x00	; 0
    370c:	e5 e5       	ldi	r30, 0x55	; 85
    370e:	f0 e0       	ldi	r31, 0x00	; 0
    3710:	80 81       	ld	r24, Z
    3712:	84 60       	ori	r24, 0x04	; 4
    3714:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_3 , HIGH);
    3716:	a5 e5       	ldi	r26, 0x55	; 85
    3718:	b0 e0       	ldi	r27, 0x00	; 0
    371a:	e5 e5       	ldi	r30, 0x55	; 85
    371c:	f0 e0       	ldi	r31, 0x00	; 0
    371e:	80 81       	ld	r24, Z
    3720:	88 60       	ori	r24, 0x08	; 8
    3722:	8c 93       	st	X, r24
	}

}
    3724:	0f 90       	pop	r0
    3726:	0f 90       	pop	r0
    3728:	cf 91       	pop	r28
    372a:	df 91       	pop	r29
    372c:	08 95       	ret

0000372e <init_GPIO_INT2_interrupt>:
//----------------------------------------------------------------------
static void init_GPIO_INT2_interrupt(GPIO_interrupt_t *obj){
    372e:	df 93       	push	r29
    3730:	cf 93       	push	r28
    3732:	00 d0       	rcall	.+0      	; 0x3734 <init_GPIO_INT2_interrupt+0x6>
    3734:	cd b7       	in	r28, 0x3d	; 61
    3736:	de b7       	in	r29, 0x3e	; 62
    3738:	9a 83       	std	Y+2, r25	; 0x02
    373a:	89 83       	std	Y+1, r24	; 0x01

	GPIO_int2_ptr = obj->interruptFunctionPtr;//localptr
    373c:	e9 81       	ldd	r30, Y+1	; 0x01
    373e:	fa 81       	ldd	r31, Y+2	; 0x02
    3740:	82 81       	ldd	r24, Z+2	; 0x02
    3742:	93 81       	ldd	r25, Z+3	; 0x03
    3744:	90 93 7c 02 	sts	0x027C, r25
    3748:	80 93 7b 02 	sts	0x027B, r24
	WRITE_BIT(GICR , PIN_5 , HIGH);
    374c:	ab e5       	ldi	r26, 0x5B	; 91
    374e:	b0 e0       	ldi	r27, 0x00	; 0
    3750:	eb e5       	ldi	r30, 0x5B	; 91
    3752:	f0 e0       	ldi	r31, 0x00	; 0
    3754:	80 81       	ld	r24, Z
    3756:	80 62       	ori	r24, 0x20	; 32
    3758:	8c 93       	st	X, r24

	if (obj->interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    375a:	e9 81       	ldd	r30, Y+1	; 0x01
    375c:	fa 81       	ldd	r31, Y+2	; 0x02
    375e:	81 81       	ldd	r24, Z+1	; 0x01
    3760:	83 30       	cpi	r24, 0x03	; 3
    3762:	41 f4       	brne	.+16     	; 0x3774 <init_GPIO_INT2_interrupt+0x46>
	{
		WRITE_BIT(MCUCSR , PIN_6 , LOW);
    3764:	a4 e5       	ldi	r26, 0x54	; 84
    3766:	b0 e0       	ldi	r27, 0x00	; 0
    3768:	e4 e5       	ldi	r30, 0x54	; 84
    376a:	f0 e0       	ldi	r31, 0x00	; 0
    376c:	80 81       	ld	r24, Z
    376e:	8f 7b       	andi	r24, 0xBF	; 191
    3770:	8c 93       	st	X, r24
    3772:	0c c0       	rjmp	.+24     	; 0x378c <init_GPIO_INT2_interrupt+0x5e>

	}
	else if (obj->interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    3774:	e9 81       	ldd	r30, Y+1	; 0x01
    3776:	fa 81       	ldd	r31, Y+2	; 0x02
    3778:	81 81       	ldd	r24, Z+1	; 0x01
    377a:	84 30       	cpi	r24, 0x04	; 4
    377c:	39 f4       	brne	.+14     	; 0x378c <init_GPIO_INT2_interrupt+0x5e>
	{
		WRITE_BIT(MCUCSR , PIN_6 , HIGH);
    377e:	a4 e5       	ldi	r26, 0x54	; 84
    3780:	b0 e0       	ldi	r27, 0x00	; 0
    3782:	e4 e5       	ldi	r30, 0x54	; 84
    3784:	f0 e0       	ldi	r31, 0x00	; 0
    3786:	80 81       	ld	r24, Z
    3788:	80 64       	ori	r24, 0x40	; 64
    378a:	8c 93       	st	X, r24
	}

}
    378c:	0f 90       	pop	r0
    378e:	0f 90       	pop	r0
    3790:	cf 91       	pop	r28
    3792:	df 91       	pop	r29
    3794:	08 95       	ret

00003796 <GPIO_init_interrupt>:
//-----------------------------------------------------------------------

void GPIO_init_interrupt(GPIO_interrupt_t *obj){
    3796:	df 93       	push	r29
    3798:	cf 93       	push	r28
    379a:	00 d0       	rcall	.+0      	; 0x379c <GPIO_init_interrupt+0x6>
    379c:	cd b7       	in	r28, 0x3d	; 61
    379e:	de b7       	in	r29, 0x3e	; 62
    37a0:	9a 83       	std	Y+2, r25	; 0x02
    37a2:	89 83       	std	Y+1, r24	; 0x01

	//sei();//global interrupt enable
	if (obj->interruptPinSelect == EXT_INTERRPUT_INT0_PD2)
    37a4:	e9 81       	ldd	r30, Y+1	; 0x01
    37a6:	fa 81       	ldd	r31, Y+2	; 0x02
    37a8:	80 81       	ld	r24, Z
    37aa:	81 30       	cpi	r24, 0x01	; 1
    37ac:	29 f4       	brne	.+10     	; 0x37b8 <GPIO_init_interrupt+0x22>
	{
		init_GPIO_INT0_interrupt(obj);
    37ae:	89 81       	ldd	r24, Y+1	; 0x01
    37b0:	9a 81       	ldd	r25, Y+2	; 0x02
    37b2:	0e 94 c3 1a 	call	0x3586	; 0x3586 <init_GPIO_INT0_interrupt>
    37b6:	13 c0       	rjmp	.+38     	; 0x37de <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT1_PD3)
    37b8:	e9 81       	ldd	r30, Y+1	; 0x01
    37ba:	fa 81       	ldd	r31, Y+2	; 0x02
    37bc:	80 81       	ld	r24, Z
    37be:	82 30       	cpi	r24, 0x02	; 2
    37c0:	29 f4       	brne	.+10     	; 0x37cc <GPIO_init_interrupt+0x36>
	{
		init_GPIO_INT1_interrupt(obj);
    37c2:	89 81       	ldd	r24, Y+1	; 0x01
    37c4:	9a 81       	ldd	r25, Y+2	; 0x02
    37c6:	0e 94 2d 1b 	call	0x365a	; 0x365a <init_GPIO_INT1_interrupt>
    37ca:	09 c0       	rjmp	.+18     	; 0x37de <GPIO_init_interrupt+0x48>
	}
	else if (obj->interruptPinSelect == EXT_INTERRPUT_INT2_PB2)
    37cc:	e9 81       	ldd	r30, Y+1	; 0x01
    37ce:	fa 81       	ldd	r31, Y+2	; 0x02
    37d0:	80 81       	ld	r24, Z
    37d2:	83 30       	cpi	r24, 0x03	; 3
    37d4:	21 f4       	brne	.+8      	; 0x37de <GPIO_init_interrupt+0x48>
	{
		init_GPIO_INT2_interrupt(obj);
    37d6:	89 81       	ldd	r24, Y+1	; 0x01
    37d8:	9a 81       	ldd	r25, Y+2	; 0x02
    37da:	0e 94 97 1b 	call	0x372e	; 0x372e <init_GPIO_INT2_interrupt>
	}
}
    37de:	0f 90       	pop	r0
    37e0:	0f 90       	pop	r0
    37e2:	cf 91       	pop	r28
    37e4:	df 91       	pop	r29
    37e6:	08 95       	ret

000037e8 <GPIOInterrupt_SetEdge>:

void GPIOInterrupt_SetEdge(	GPIO_interruptSenseControl_t interruptSenseControl )
{
    37e8:	df 93       	push	r29
    37ea:	cf 93       	push	r28
    37ec:	0f 92       	push	r0
    37ee:	cd b7       	in	r28, 0x3d	; 61
    37f0:	de b7       	in	r29, 0x3e	; 62
    37f2:	89 83       	std	Y+1, r24	; 0x01
	if (interruptSenseControl ==FALLING_EDGE_OF_INTERRUPT)
    37f4:	89 81       	ldd	r24, Y+1	; 0x01
    37f6:	83 30       	cpi	r24, 0x03	; 3
    37f8:	79 f4       	brne	.+30     	; 0x3818 <GPIOInterrupt_SetEdge+0x30>
	{
		WRITE_BIT(MCUCR , PIN_0 , LOW);
    37fa:	a5 e5       	ldi	r26, 0x55	; 85
    37fc:	b0 e0       	ldi	r27, 0x00	; 0
    37fe:	e5 e5       	ldi	r30, 0x55	; 85
    3800:	f0 e0       	ldi	r31, 0x00	; 0
    3802:	80 81       	ld	r24, Z
    3804:	8e 7f       	andi	r24, 0xFE	; 254
    3806:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    3808:	a5 e5       	ldi	r26, 0x55	; 85
    380a:	b0 e0       	ldi	r27, 0x00	; 0
    380c:	e5 e5       	ldi	r30, 0x55	; 85
    380e:	f0 e0       	ldi	r31, 0x00	; 0
    3810:	80 81       	ld	r24, Z
    3812:	82 60       	ori	r24, 0x02	; 2
    3814:	8c 93       	st	X, r24
    3816:	11 c0       	rjmp	.+34     	; 0x383a <GPIOInterrupt_SetEdge+0x52>

	}
	else if (interruptSenseControl == RISING_EDGE_OF_INTERRUPT)
    3818:	89 81       	ldd	r24, Y+1	; 0x01
    381a:	84 30       	cpi	r24, 0x04	; 4
    381c:	71 f4       	brne	.+28     	; 0x383a <GPIOInterrupt_SetEdge+0x52>
	{
		WRITE_BIT(MCUCR , PIN_0 , HIGH);
    381e:	a5 e5       	ldi	r26, 0x55	; 85
    3820:	b0 e0       	ldi	r27, 0x00	; 0
    3822:	e5 e5       	ldi	r30, 0x55	; 85
    3824:	f0 e0       	ldi	r31, 0x00	; 0
    3826:	80 81       	ld	r24, Z
    3828:	81 60       	ori	r24, 0x01	; 1
    382a:	8c 93       	st	X, r24
		WRITE_BIT(MCUCR , PIN_1 , HIGH);
    382c:	a5 e5       	ldi	r26, 0x55	; 85
    382e:	b0 e0       	ldi	r27, 0x00	; 0
    3830:	e5 e5       	ldi	r30, 0x55	; 85
    3832:	f0 e0       	ldi	r31, 0x00	; 0
    3834:	80 81       	ld	r24, Z
    3836:	82 60       	ori	r24, 0x02	; 2
    3838:	8c 93       	st	X, r24
	}

}
    383a:	0f 90       	pop	r0
    383c:	cf 91       	pop	r28
    383e:	df 91       	pop	r29
    3840:	08 95       	ret

00003842 <GPIOInterrupt_SetCallBack>:
void GPIOInterrupt_SetCallBack(	 void(*interruptFunctionPtr)(void))
{
    3842:	df 93       	push	r29
    3844:	cf 93       	push	r28
    3846:	00 d0       	rcall	.+0      	; 0x3848 <GPIOInterrupt_SetCallBack+0x6>
    3848:	cd b7       	in	r28, 0x3d	; 61
    384a:	de b7       	in	r29, 0x3e	; 62
    384c:	9a 83       	std	Y+2, r25	; 0x02
    384e:	89 83       	std	Y+1, r24	; 0x01
	GPIO_int0_ptr = interruptFunctionPtr;//local pointerto function ->fun//setcallback
    3850:	89 81       	ldd	r24, Y+1	; 0x01
    3852:	9a 81       	ldd	r25, Y+2	; 0x02
    3854:	90 93 78 02 	sts	0x0278, r25
    3858:	80 93 77 02 	sts	0x0277, r24

}
    385c:	0f 90       	pop	r0
    385e:	0f 90       	pop	r0
    3860:	cf 91       	pop	r28
    3862:	df 91       	pop	r29
    3864:	08 95       	ret

00003866 <__vector_1>:
//------------------------------------------
ISR(INT0_vect){
    3866:	1f 92       	push	r1
    3868:	0f 92       	push	r0
    386a:	0f b6       	in	r0, 0x3f	; 63
    386c:	0f 92       	push	r0
    386e:	11 24       	eor	r1, r1
    3870:	2f 93       	push	r18
    3872:	3f 93       	push	r19
    3874:	4f 93       	push	r20
    3876:	5f 93       	push	r21
    3878:	6f 93       	push	r22
    387a:	7f 93       	push	r23
    387c:	8f 93       	push	r24
    387e:	9f 93       	push	r25
    3880:	af 93       	push	r26
    3882:	bf 93       	push	r27
    3884:	ef 93       	push	r30
    3886:	ff 93       	push	r31
    3888:	df 93       	push	r29
    388a:	cf 93       	push	r28
    388c:	cd b7       	in	r28, 0x3d	; 61
    388e:	de b7       	in	r29, 0x3e	; 62

	GPIO_int0_ptr();
    3890:	e0 91 77 02 	lds	r30, 0x0277
    3894:	f0 91 78 02 	lds	r31, 0x0278
    3898:	09 95       	icall
}
    389a:	cf 91       	pop	r28
    389c:	df 91       	pop	r29
    389e:	ff 91       	pop	r31
    38a0:	ef 91       	pop	r30
    38a2:	bf 91       	pop	r27
    38a4:	af 91       	pop	r26
    38a6:	9f 91       	pop	r25
    38a8:	8f 91       	pop	r24
    38aa:	7f 91       	pop	r23
    38ac:	6f 91       	pop	r22
    38ae:	5f 91       	pop	r21
    38b0:	4f 91       	pop	r20
    38b2:	3f 91       	pop	r19
    38b4:	2f 91       	pop	r18
    38b6:	0f 90       	pop	r0
    38b8:	0f be       	out	0x3f, r0	; 63
    38ba:	0f 90       	pop	r0
    38bc:	1f 90       	pop	r1
    38be:	18 95       	reti

000038c0 <__vector_3>:
//-------------------------------------
//ISR(INT1_vect){
//	(*GPIO_int1_ptr)();
//}
//-----------------------------------
ISR(INT2_vect){
    38c0:	1f 92       	push	r1
    38c2:	0f 92       	push	r0
    38c4:	0f b6       	in	r0, 0x3f	; 63
    38c6:	0f 92       	push	r0
    38c8:	11 24       	eor	r1, r1
    38ca:	2f 93       	push	r18
    38cc:	3f 93       	push	r19
    38ce:	4f 93       	push	r20
    38d0:	5f 93       	push	r21
    38d2:	6f 93       	push	r22
    38d4:	7f 93       	push	r23
    38d6:	8f 93       	push	r24
    38d8:	9f 93       	push	r25
    38da:	af 93       	push	r26
    38dc:	bf 93       	push	r27
    38de:	ef 93       	push	r30
    38e0:	ff 93       	push	r31
    38e2:	df 93       	push	r29
    38e4:	cf 93       	push	r28
    38e6:	cd b7       	in	r28, 0x3d	; 61
    38e8:	de b7       	in	r29, 0x3e	; 62
	(*GPIO_int2_ptr)();
    38ea:	e0 91 7b 02 	lds	r30, 0x027B
    38ee:	f0 91 7c 02 	lds	r31, 0x027C
    38f2:	09 95       	icall
}
    38f4:	cf 91       	pop	r28
    38f6:	df 91       	pop	r29
    38f8:	ff 91       	pop	r31
    38fa:	ef 91       	pop	r30
    38fc:	bf 91       	pop	r27
    38fe:	af 91       	pop	r26
    3900:	9f 91       	pop	r25
    3902:	8f 91       	pop	r24
    3904:	7f 91       	pop	r23
    3906:	6f 91       	pop	r22
    3908:	5f 91       	pop	r21
    390a:	4f 91       	pop	r20
    390c:	3f 91       	pop	r19
    390e:	2f 91       	pop	r18
    3910:	0f 90       	pop	r0
    3912:	0f be       	out	0x3f, r0	; 63
    3914:	0f 90       	pop	r0
    3916:	1f 90       	pop	r1
    3918:	18 95       	reti

0000391a <MotorInit>:
 */
#include "Motor.h"

#include "../MCAL/02Timer/Timers.h"
void MotorInit()
{
    391a:	df 93       	push	r29
    391c:	cf 93       	push	r28
    391e:	cd b7       	in	r28, 0x3d	; 61
    3920:	de b7       	in	r29, 0x3e	; 62

GPIO_init_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_OUTPUT);
    3922:	80 e0       	ldi	r24, 0x00	; 0
    3924:	60 e0       	ldi	r22, 0x00	; 0
    3926:	41 e0       	ldi	r20, 0x01	; 1
    3928:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
GPIO_init_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_OUTPUT);
    392c:	80 e0       	ldi	r24, 0x00	; 0
    392e:	61 e0       	ldi	r22, 0x01	; 1
    3930:	41 e0       	ldi	r20, 0x01	; 1
    3932:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
GPIO_init_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_OUTPUT);
    3936:	80 e0       	ldi	r24, 0x00	; 0
    3938:	62 e0       	ldi	r22, 0x02	; 2
    393a:	41 e0       	ldi	r20, 0x01	; 1
    393c:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
GPIO_init_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_OUTPUT);
    3940:	80 e0       	ldi	r24, 0x00	; 0
    3942:	63 e0       	ldi	r22, 0x03	; 3
    3944:	41 e0       	ldi	r20, 0x01	; 1
    3946:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>

GPIO_init_pin(MOTORENA_PORT, MOTORENA_PIN, GPIO_OUTPUT);
    394a:	83 e0       	ldi	r24, 0x03	; 3
    394c:	64 e0       	ldi	r22, 0x04	; 4
    394e:	41 e0       	ldi	r20, 0x01	; 1
    3950:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
GPIO_init_pin(MOTORENB_PORT, MOTORENB_PIN, GPIO_OUTPUT);
    3954:	83 e0       	ldi	r24, 0x03	; 3
    3956:	65 e0       	ldi	r22, 0x05	; 5
    3958:	41 e0       	ldi	r20, 0x01	; 1
    395a:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
Timer1_Init(TIMER1_FASTPWM_ICR_TOP_MODE,TIMER1_SCALER_8,OCRA_NON_INVERTING,OCRB_NON_INVERTING);
    395e:	83 e0       	ldi	r24, 0x03	; 3
    3960:	62 e0       	ldi	r22, 0x02	; 2
    3962:	42 e0       	ldi	r20, 0x02	; 2
    3964:	22 e0       	ldi	r18, 0x02	; 2
    3966:	0e 94 99 12 	call	0x2532	; 0x2532 <Timer1_Init>
ICR1L=255;
    396a:	e6 e4       	ldi	r30, 0x46	; 70
    396c:	f0 e0       	ldi	r31, 0x00	; 0
    396e:	8f ef       	ldi	r24, 0xFF	; 255
    3970:	80 83       	st	Z, r24
ICR1H=0;
    3972:	e7 e4       	ldi	r30, 0x47	; 71
    3974:	f0 e0       	ldi	r31, 0x00	; 0
    3976:	10 82       	st	Z, r1

}
    3978:	cf 91       	pop	r28
    397a:	df 91       	pop	r29
    397c:	08 95       	ret

0000397e <MotorForward>:

void MotorForward(uint8 speed1,uint8 speed2)
{
    397e:	df 93       	push	r29
    3980:	cf 93       	push	r28
    3982:	00 d0       	rcall	.+0      	; 0x3984 <MotorForward+0x6>
    3984:	cd b7       	in	r28, 0x3d	; 61
    3986:	de b7       	in	r29, 0x3e	; 62
    3988:	89 83       	std	Y+1, r24	; 0x01
    398a:	6a 83       	std	Y+2, r22	; 0x02
AnalogWrite(OC1B_PD4, speed1);
    398c:	89 81       	ldd	r24, Y+1	; 0x01
    398e:	28 2f       	mov	r18, r24
    3990:	30 e0       	ldi	r19, 0x00	; 0
    3992:	81 e0       	ldi	r24, 0x01	; 1
    3994:	b9 01       	movw	r22, r18
    3996:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
AnalogWrite(OC1A_PD5, speed2);
    399a:	8a 81       	ldd	r24, Y+2	; 0x02
    399c:	28 2f       	mov	r18, r24
    399e:	30 e0       	ldi	r19, 0x00	; 0
    39a0:	82 e0       	ldi	r24, 0x02	; 2
    39a2:	b9 01       	movw	r22, r18
    39a4:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
GPIO_write_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_HIGH);
    39a8:	80 e0       	ldi	r24, 0x00	; 0
    39aa:	60 e0       	ldi	r22, 0x00	; 0
    39ac:	41 e0       	ldi	r20, 0x01	; 1
    39ae:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
GPIO_write_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_LOW);
    39b2:	80 e0       	ldi	r24, 0x00	; 0
    39b4:	61 e0       	ldi	r22, 0x01	; 1
    39b6:	40 e0       	ldi	r20, 0x00	; 0
    39b8:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
GPIO_write_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_HIGH);
    39bc:	80 e0       	ldi	r24, 0x00	; 0
    39be:	62 e0       	ldi	r22, 0x02	; 2
    39c0:	41 e0       	ldi	r20, 0x01	; 1
    39c2:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
GPIO_write_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_LOW);
    39c6:	80 e0       	ldi	r24, 0x00	; 0
    39c8:	63 e0       	ldi	r22, 0x03	; 3
    39ca:	40 e0       	ldi	r20, 0x00	; 0
    39cc:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>

}
    39d0:	0f 90       	pop	r0
    39d2:	0f 90       	pop	r0
    39d4:	cf 91       	pop	r28
    39d6:	df 91       	pop	r29
    39d8:	08 95       	ret

000039da <MotorBackward>:
void MotorBackward(uint8 speed1,uint8 speed2)
{
    39da:	df 93       	push	r29
    39dc:	cf 93       	push	r28
    39de:	00 d0       	rcall	.+0      	; 0x39e0 <MotorBackward+0x6>
    39e0:	cd b7       	in	r28, 0x3d	; 61
    39e2:	de b7       	in	r29, 0x3e	; 62
    39e4:	89 83       	std	Y+1, r24	; 0x01
    39e6:	6a 83       	std	Y+2, r22	; 0x02
	AnalogWrite(OC1B_PD4, speed1);
    39e8:	89 81       	ldd	r24, Y+1	; 0x01
    39ea:	28 2f       	mov	r18, r24
    39ec:	30 e0       	ldi	r19, 0x00	; 0
    39ee:	81 e0       	ldi	r24, 0x01	; 1
    39f0:	b9 01       	movw	r22, r18
    39f2:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	AnalogWrite(OC1A_PD5, speed2);
    39f6:	8a 81       	ldd	r24, Y+2	; 0x02
    39f8:	28 2f       	mov	r18, r24
    39fa:	30 e0       	ldi	r19, 0x00	; 0
    39fc:	82 e0       	ldi	r24, 0x02	; 2
    39fe:	b9 01       	movw	r22, r18
    3a00:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	GPIO_write_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_LOW);
    3a04:	80 e0       	ldi	r24, 0x00	; 0
    3a06:	60 e0       	ldi	r22, 0x00	; 0
    3a08:	40 e0       	ldi	r20, 0x00	; 0
    3a0a:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_HIGH);
    3a0e:	80 e0       	ldi	r24, 0x00	; 0
    3a10:	61 e0       	ldi	r22, 0x01	; 1
    3a12:	41 e0       	ldi	r20, 0x01	; 1
    3a14:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_LOW);
    3a18:	80 e0       	ldi	r24, 0x00	; 0
    3a1a:	62 e0       	ldi	r22, 0x02	; 2
    3a1c:	40 e0       	ldi	r20, 0x00	; 0
    3a1e:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_HIGH);
    3a22:	80 e0       	ldi	r24, 0x00	; 0
    3a24:	63 e0       	ldi	r22, 0x03	; 3
    3a26:	41 e0       	ldi	r20, 0x01	; 1
    3a28:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
}
    3a2c:	0f 90       	pop	r0
    3a2e:	0f 90       	pop	r0
    3a30:	cf 91       	pop	r28
    3a32:	df 91       	pop	r29
    3a34:	08 95       	ret

00003a36 <MotorLeft>:
void MotorLeft(uint8 speed1,uint8 speed2){
    3a36:	df 93       	push	r29
    3a38:	cf 93       	push	r28
    3a3a:	00 d0       	rcall	.+0      	; 0x3a3c <MotorLeft+0x6>
    3a3c:	cd b7       	in	r28, 0x3d	; 61
    3a3e:	de b7       	in	r29, 0x3e	; 62
    3a40:	89 83       	std	Y+1, r24	; 0x01
    3a42:	6a 83       	std	Y+2, r22	; 0x02
	AnalogWrite(OC1B_PD4, speed1);
    3a44:	89 81       	ldd	r24, Y+1	; 0x01
    3a46:	28 2f       	mov	r18, r24
    3a48:	30 e0       	ldi	r19, 0x00	; 0
    3a4a:	81 e0       	ldi	r24, 0x01	; 1
    3a4c:	b9 01       	movw	r22, r18
    3a4e:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	AnalogWrite(OC1A_PD5, speed2);
    3a52:	8a 81       	ldd	r24, Y+2	; 0x02
    3a54:	28 2f       	mov	r18, r24
    3a56:	30 e0       	ldi	r19, 0x00	; 0
    3a58:	82 e0       	ldi	r24, 0x02	; 2
    3a5a:	b9 01       	movw	r22, r18
    3a5c:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	GPIO_write_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_HIGH);
    3a60:	80 e0       	ldi	r24, 0x00	; 0
    3a62:	60 e0       	ldi	r22, 0x00	; 0
    3a64:	41 e0       	ldi	r20, 0x01	; 1
    3a66:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_LOW);
    3a6a:	80 e0       	ldi	r24, 0x00	; 0
    3a6c:	61 e0       	ldi	r22, 0x01	; 1
    3a6e:	40 e0       	ldi	r20, 0x00	; 0
    3a70:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_HIGH);
    3a74:	80 e0       	ldi	r24, 0x00	; 0
    3a76:	62 e0       	ldi	r22, 0x02	; 2
    3a78:	41 e0       	ldi	r20, 0x01	; 1
    3a7a:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_LOW);
    3a7e:	80 e0       	ldi	r24, 0x00	; 0
    3a80:	63 e0       	ldi	r22, 0x03	; 3
    3a82:	40 e0       	ldi	r20, 0x00	; 0
    3a84:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
}
    3a88:	0f 90       	pop	r0
    3a8a:	0f 90       	pop	r0
    3a8c:	cf 91       	pop	r28
    3a8e:	df 91       	pop	r29
    3a90:	08 95       	ret

00003a92 <MotorRight>:
void MotorRight(uint8 speed1,uint8 speed2)
{
    3a92:	df 93       	push	r29
    3a94:	cf 93       	push	r28
    3a96:	00 d0       	rcall	.+0      	; 0x3a98 <MotorRight+0x6>
    3a98:	cd b7       	in	r28, 0x3d	; 61
    3a9a:	de b7       	in	r29, 0x3e	; 62
    3a9c:	89 83       	std	Y+1, r24	; 0x01
    3a9e:	6a 83       	std	Y+2, r22	; 0x02
	AnalogWrite(OC1B_PD4, speed1);
    3aa0:	89 81       	ldd	r24, Y+1	; 0x01
    3aa2:	28 2f       	mov	r18, r24
    3aa4:	30 e0       	ldi	r19, 0x00	; 0
    3aa6:	81 e0       	ldi	r24, 0x01	; 1
    3aa8:	b9 01       	movw	r22, r18
    3aaa:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	AnalogWrite(OC1A_PD5, speed2);
    3aae:	8a 81       	ldd	r24, Y+2	; 0x02
    3ab0:	28 2f       	mov	r18, r24
    3ab2:	30 e0       	ldi	r19, 0x00	; 0
    3ab4:	82 e0       	ldi	r24, 0x02	; 2
    3ab6:	b9 01       	movw	r22, r18
    3ab8:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	GPIO_write_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_HIGH);
    3abc:	80 e0       	ldi	r24, 0x00	; 0
    3abe:	60 e0       	ldi	r22, 0x00	; 0
    3ac0:	41 e0       	ldi	r20, 0x01	; 1
    3ac2:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_LOW);
    3ac6:	80 e0       	ldi	r24, 0x00	; 0
    3ac8:	61 e0       	ldi	r22, 0x01	; 1
    3aca:	40 e0       	ldi	r20, 0x00	; 0
    3acc:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_HIGH);
    3ad0:	80 e0       	ldi	r24, 0x00	; 0
    3ad2:	62 e0       	ldi	r22, 0x02	; 2
    3ad4:	41 e0       	ldi	r20, 0x01	; 1
    3ad6:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_LOW);
    3ada:	80 e0       	ldi	r24, 0x00	; 0
    3adc:	63 e0       	ldi	r22, 0x03	; 3
    3ade:	40 e0       	ldi	r20, 0x00	; 0
    3ae0:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
}
    3ae4:	0f 90       	pop	r0
    3ae6:	0f 90       	pop	r0
    3ae8:	cf 91       	pop	r28
    3aea:	df 91       	pop	r29
    3aec:	08 95       	ret

00003aee <MotorStop>:
void MotorStop(uint8 speed1,uint8 speed2)
{
    3aee:	df 93       	push	r29
    3af0:	cf 93       	push	r28
    3af2:	00 d0       	rcall	.+0      	; 0x3af4 <MotorStop+0x6>
    3af4:	cd b7       	in	r28, 0x3d	; 61
    3af6:	de b7       	in	r29, 0x3e	; 62
    3af8:	89 83       	std	Y+1, r24	; 0x01
    3afa:	6a 83       	std	Y+2, r22	; 0x02
	AnalogWrite(OC1B_PD4, speed1);
    3afc:	89 81       	ldd	r24, Y+1	; 0x01
    3afe:	28 2f       	mov	r18, r24
    3b00:	30 e0       	ldi	r19, 0x00	; 0
    3b02:	81 e0       	ldi	r24, 0x01	; 1
    3b04:	b9 01       	movw	r22, r18
    3b06:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	AnalogWrite(OC1A_PD5, speed2);
    3b0a:	8a 81       	ldd	r24, Y+2	; 0x02
    3b0c:	28 2f       	mov	r18, r24
    3b0e:	30 e0       	ldi	r19, 0x00	; 0
    3b10:	82 e0       	ldi	r24, 0x02	; 2
    3b12:	b9 01       	movw	r22, r18
    3b14:	0e 94 4a 17 	call	0x2e94	; 0x2e94 <AnalogWrite>
	GPIO_write_pin(MOTOR1A_PORT, MOTOR1A_PIN, GPIO_LOW);
    3b18:	80 e0       	ldi	r24, 0x00	; 0
    3b1a:	60 e0       	ldi	r22, 0x00	; 0
    3b1c:	40 e0       	ldi	r20, 0x00	; 0
    3b1e:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2A_PORT, MOTOR2A_PIN, GPIO_LOW);
    3b22:	80 e0       	ldi	r24, 0x00	; 0
    3b24:	61 e0       	ldi	r22, 0x01	; 1
    3b26:	40 e0       	ldi	r20, 0x00	; 0
    3b28:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR1B_PORT, MOTOR1B_PIN, GPIO_LOW);
    3b2c:	80 e0       	ldi	r24, 0x00	; 0
    3b2e:	62 e0       	ldi	r22, 0x02	; 2
    3b30:	40 e0       	ldi	r20, 0x00	; 0
    3b32:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	GPIO_write_pin(MOTOR2B_PORT, MOTOR2B_PIN, GPIO_LOW);
    3b36:	80 e0       	ldi	r24, 0x00	; 0
    3b38:	63 e0       	ldi	r22, 0x03	; 3
    3b3a:	40 e0       	ldi	r20, 0x00	; 0
    3b3c:	0e 94 84 18 	call	0x3108	; 0x3108 <GPIO_write_pin>
	}
    3b40:	0f 90       	pop	r0
    3b42:	0f 90       	pop	r0
    3b44:	cf 91       	pop	r28
    3b46:	df 91       	pop	r29
    3b48:	08 95       	ret

00003b4a <ServoHandler>:
#include "../Helpers/Utils.h"
static uint16 tick =0;
static uint16 duty =0;

void ServoHandler()
{
    3b4a:	df 93       	push	r29
    3b4c:	cf 93       	push	r28
    3b4e:	cd b7       	in	r28, 0x3d	; 61
    3b50:	de b7       	in	r29, 0x3e	; 62
	tick++;
    3b52:	80 91 7d 02 	lds	r24, 0x027D
    3b56:	90 91 7e 02 	lds	r25, 0x027E
    3b5a:	01 96       	adiw	r24, 0x01	; 1
    3b5c:	90 93 7e 02 	sts	0x027E, r25
    3b60:	80 93 7d 02 	sts	0x027D, r24
	if(tick==200)//1ms
    3b64:	80 91 7d 02 	lds	r24, 0x027D
    3b68:	90 91 7e 02 	lds	r25, 0x027E
    3b6c:	88 3c       	cpi	r24, 0xC8	; 200
    3b6e:	91 05       	cpc	r25, r1
    3b70:	61 f4       	brne	.+24     	; 0x3b8a <ServoHandler+0x40>
	{
		SET_BIT(PORTD,SERVO_PIN);
    3b72:	a2 e3       	ldi	r26, 0x32	; 50
    3b74:	b0 e0       	ldi	r27, 0x00	; 0
    3b76:	e2 e3       	ldi	r30, 0x32	; 50
    3b78:	f0 e0       	ldi	r31, 0x00	; 0
    3b7a:	80 81       	ld	r24, Z
    3b7c:	80 68       	ori	r24, 0x80	; 128
    3b7e:	8c 93       	st	X, r24
		tick=0;
    3b80:	10 92 7e 02 	sts	0x027E, r1
    3b84:	10 92 7d 02 	sts	0x027D, r1
    3b88:	12 c0       	rjmp	.+36     	; 0x3bae <ServoHandler+0x64>
	}else if (tick == duty)
    3b8a:	20 91 7d 02 	lds	r18, 0x027D
    3b8e:	30 91 7e 02 	lds	r19, 0x027E
    3b92:	80 91 7f 02 	lds	r24, 0x027F
    3b96:	90 91 80 02 	lds	r25, 0x0280
    3b9a:	28 17       	cp	r18, r24
    3b9c:	39 07       	cpc	r19, r25
    3b9e:	39 f4       	brne	.+14     	; 0x3bae <ServoHandler+0x64>
	{
		CLEAR_BIT(PORTD,SERVO_PIN);
    3ba0:	a2 e3       	ldi	r26, 0x32	; 50
    3ba2:	b0 e0       	ldi	r27, 0x00	; 0
    3ba4:	e2 e3       	ldi	r30, 0x32	; 50
    3ba6:	f0 e0       	ldi	r31, 0x00	; 0
    3ba8:	80 81       	ld	r24, Z
    3baa:	8f 77       	andi	r24, 0x7F	; 127
    3bac:	8c 93       	st	X, r24

	}

}
    3bae:	cf 91       	pop	r28
    3bb0:	df 91       	pop	r29
    3bb2:	08 95       	ret

00003bb4 <Servo_init>:
void Servo_init()
{
    3bb4:	df 93       	push	r29
    3bb6:	cf 93       	push	r28
    3bb8:	cd b7       	in	r28, 0x3d	; 61
    3bba:	de b7       	in	r29, 0x3e	; 62
	GPIO_init_pin(SERVO_PORT, SERVO_PIN, GPIO_OUTPUT);
    3bbc:	83 e0       	ldi	r24, 0x03	; 3
    3bbe:	67 e0       	ldi	r22, 0x07	; 7
    3bc0:	41 e0       	ldi	r20, 0x01	; 1
    3bc2:	0e 94 f2 17 	call	0x2fe4	; 0x2fe4 <GPIO_init_pin>
	Timer2_SetInterruptTime_us(100,ServoHandler);
    3bc6:	25 ea       	ldi	r18, 0xA5	; 165
    3bc8:	3d e1       	ldi	r19, 0x1D	; 29
    3bca:	84 e6       	ldi	r24, 0x64	; 100
    3bcc:	90 e0       	ldi	r25, 0x00	; 0
    3bce:	b9 01       	movw	r22, r18
    3bd0:	0e 94 78 12 	call	0x24f0	; 0x24f0 <Timer2_SetInterruptTime_us>
}
    3bd4:	cf 91       	pop	r28
    3bd6:	df 91       	pop	r29
    3bd8:	08 95       	ret

00003bda <Servo_Write>:
void Servo_Write(uint8 angle)
{
    3bda:	df 93       	push	r29
    3bdc:	cf 93       	push	r28
    3bde:	00 d0       	rcall	.+0      	; 0x3be0 <Servo_Write+0x6>
    3be0:	0f 92       	push	r0
    3be2:	cd b7       	in	r28, 0x3d	; 61
    3be4:	de b7       	in	r29, 0x3e	; 62
    3be6:	89 83       	std	Y+1, r24	; 0x01
	switch(angle)
    3be8:	89 81       	ldd	r24, Y+1	; 0x01
    3bea:	28 2f       	mov	r18, r24
    3bec:	30 e0       	ldi	r19, 0x00	; 0
    3bee:	3b 83       	std	Y+3, r19	; 0x03
    3bf0:	2a 83       	std	Y+2, r18	; 0x02
    3bf2:	8a 81       	ldd	r24, Y+2	; 0x02
    3bf4:	9b 81       	ldd	r25, Y+3	; 0x03
    3bf6:	8a 35       	cpi	r24, 0x5A	; 90
    3bf8:	91 05       	cpc	r25, r1
    3bfa:	81 f0       	breq	.+32     	; 0x3c1c <Servo_Write+0x42>
    3bfc:	2a 81       	ldd	r18, Y+2	; 0x02
    3bfe:	3b 81       	ldd	r19, Y+3	; 0x03
    3c00:	24 3b       	cpi	r18, 0xB4	; 180
    3c02:	31 05       	cpc	r19, r1
    3c04:	91 f0       	breq	.+36     	; 0x3c2a <Servo_Write+0x50>
    3c06:	8a 81       	ldd	r24, Y+2	; 0x02
    3c08:	9b 81       	ldd	r25, Y+3	; 0x03
    3c0a:	00 97       	sbiw	r24, 0x00	; 0
    3c0c:	a1 f4       	brne	.+40     	; 0x3c36 <Servo_Write+0x5c>
	{
	case 0:duty=15;break;
    3c0e:	8f e0       	ldi	r24, 0x0F	; 15
    3c10:	90 e0       	ldi	r25, 0x00	; 0
    3c12:	90 93 80 02 	sts	0x0280, r25
    3c16:	80 93 7f 02 	sts	0x027F, r24
    3c1a:	0d c0       	rjmp	.+26     	; 0x3c36 <Servo_Write+0x5c>
	case 90:duty=20;break;
    3c1c:	84 e1       	ldi	r24, 0x14	; 20
    3c1e:	90 e0       	ldi	r25, 0x00	; 0
    3c20:	90 93 80 02 	sts	0x0280, r25
    3c24:	80 93 7f 02 	sts	0x027F, r24
    3c28:	06 c0       	rjmp	.+12     	; 0x3c36 <Servo_Write+0x5c>
	case 180:duty=10;break;
    3c2a:	8a e0       	ldi	r24, 0x0A	; 10
    3c2c:	90 e0       	ldi	r25, 0x00	; 0
    3c2e:	90 93 80 02 	sts	0x0280, r25
    3c32:	80 93 7f 02 	sts	0x027F, r24
	}

}
    3c36:	0f 90       	pop	r0
    3c38:	0f 90       	pop	r0
    3c3a:	0f 90       	pop	r0
    3c3c:	cf 91       	pop	r28
    3c3e:	df 91       	pop	r29
    3c40:	08 95       	ret

00003c42 <ultrasonic_init>:
uint8_t rising_edge=0;
uint32_t timer_counter=0;
uint32_t distance;


void ultrasonic_init(void){
    3c42:	df 93       	push	r29
    3c44:	cf 93       	push	r28
    3c46:	cd b7       	in	r28, 0x3d	; 61
    3c48:	de b7       	in	r29, 0x3e	; 62

  TRIGER_DDR|=(1<<TRIGER);
    3c4a:	a1 e3       	ldi	r26, 0x31	; 49
    3c4c:	b0 e0       	ldi	r27, 0x00	; 0
    3c4e:	e1 e3       	ldi	r30, 0x31	; 49
    3c50:	f0 e0       	ldi	r31, 0x00	; 0
    3c52:	80 81       	ld	r24, Z
    3c54:	80 64       	ori	r24, 0x40	; 64
    3c56:	8c 93       	st	X, r24
  ECHO_DDR&=~(1<<ECHO);
    3c58:	a1 e3       	ldi	r26, 0x31	; 49
    3c5a:	b0 e0       	ldi	r27, 0x00	; 0
    3c5c:	e1 e3       	ldi	r30, 0x31	; 49
    3c5e:	f0 e0       	ldi	r31, 0x00	; 0
    3c60:	80 81       	ld	r24, Z
    3c62:	87 7f       	andi	r24, 0xF7	; 247
    3c64:	8c 93       	st	X, r24
  ECHO_PULLUP|=(1<<ECHO);
    3c66:	a2 e3       	ldi	r26, 0x32	; 50
    3c68:	b0 e0       	ldi	r27, 0x00	; 0
    3c6a:	e2 e3       	ldi	r30, 0x32	; 50
    3c6c:	f0 e0       	ldi	r31, 0x00	; 0
    3c6e:	80 81       	ld	r24, Z
    3c70:	88 60       	ori	r24, 0x08	; 8
    3c72:	8c 93       	st	X, r24
  enable_ex_interrupt();
    3c74:	0e 94 46 1e 	call	0x3c8c	; 0x3c8c <enable_ex_interrupt>
TIMER0_Init(TIMER0_NORMAL_MODE, TIMER0_SCALER_8, OCO_DISCONNECTED);
    3c78:	80 e0       	ldi	r24, 0x00	; 0
    3c7a:	62 e0       	ldi	r22, 0x02	; 2
    3c7c:	40 e0       	ldi	r20, 0x00	; 0
    3c7e:	0e 94 a6 0f 	call	0x1f4c	; 0x1f4c <TIMER0_Init>
TIMER0_OV_InterruptEnable();
    3c82:	0e 94 54 11 	call	0x22a8	; 0x22a8 <TIMER0_OV_InterruptEnable>
  return;
}
    3c86:	cf 91       	pop	r28
    3c88:	df 91       	pop	r29
    3c8a:	08 95       	ret

00003c8c <enable_ex_interrupt>:

void enable_ex_interrupt(void){
    3c8c:	df 93       	push	r29
    3c8e:	cf 93       	push	r28
    3c90:	cd b7       	in	r28, 0x3d	; 61
    3c92:	de b7       	in	r29, 0x3e	; 62

  MCUCR |= (1<<ISC10);		// Trigger INT1 on any logic change.
    3c94:	a5 e5       	ldi	r26, 0x55	; 85
    3c96:	b0 e0       	ldi	r27, 0x00	; 0
    3c98:	e5 e5       	ldi	r30, 0x55	; 85
    3c9a:	f0 e0       	ldi	r31, 0x00	; 0
    3c9c:	80 81       	ld	r24, Z
    3c9e:	84 60       	ori	r24, 0x04	; 4
    3ca0:	8c 93       	st	X, r24
  GICR  |= (1<<INT1);			// Enable INT1 interrupts.
    3ca2:	ab e5       	ldi	r26, 0x5B	; 91
    3ca4:	b0 e0       	ldi	r27, 0x00	; 0
    3ca6:	eb e5       	ldi	r30, 0x5B	; 91
    3ca8:	f0 e0       	ldi	r31, 0x00	; 0
    3caa:	80 81       	ld	r24, Z
    3cac:	80 68       	ori	r24, 0x80	; 128
    3cae:	8c 93       	st	X, r24

  return;
}
    3cb0:	cf 91       	pop	r28
    3cb2:	df 91       	pop	r29
    3cb4:	08 95       	ret

00003cb6 <ultra_triger>:

void ultra_triger(void){
    3cb6:	df 93       	push	r29
    3cb8:	cf 93       	push	r28
    3cba:	cd b7       	in	r28, 0x3d	; 61
    3cbc:	de b7       	in	r29, 0x3e	; 62
    3cbe:	68 97       	sbiw	r28, 0x18	; 24
    3cc0:	0f b6       	in	r0, 0x3f	; 63
    3cc2:	f8 94       	cli
    3cc4:	de bf       	out	0x3e, r29	; 62
    3cc6:	0f be       	out	0x3f, r0	; 63
    3cc8:	cd bf       	out	0x3d, r28	; 61
  if(!sensor_working){
    3cca:	80 91 81 02 	lds	r24, 0x0281
    3cce:	88 23       	and	r24, r24
    3cd0:	09 f0       	breq	.+2      	; 0x3cd4 <ultra_triger+0x1e>
    3cd2:	cf c0       	rjmp	.+414    	; 0x3e72 <ultra_triger+0x1bc>
    TRIGER_PORT|=(1<<TRIGER);
    3cd4:	a2 e3       	ldi	r26, 0x32	; 50
    3cd6:	b0 e0       	ldi	r27, 0x00	; 0
    3cd8:	e2 e3       	ldi	r30, 0x32	; 50
    3cda:	f0 e0       	ldi	r31, 0x00	; 0
    3cdc:	80 81       	ld	r24, Z
    3cde:	80 64       	ori	r24, 0x40	; 64
    3ce0:	8c 93       	st	X, r24
    3ce2:	80 e0       	ldi	r24, 0x00	; 0
    3ce4:	90 e0       	ldi	r25, 0x00	; 0
    3ce6:	a0 e2       	ldi	r26, 0x20	; 32
    3ce8:	b1 e4       	ldi	r27, 0x41	; 65
    3cea:	8d 8b       	std	Y+21, r24	; 0x15
    3cec:	9e 8b       	std	Y+22, r25	; 0x16
    3cee:	af 8b       	std	Y+23, r26	; 0x17
    3cf0:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    3cf2:	6d 89       	ldd	r22, Y+21	; 0x15
    3cf4:	7e 89       	ldd	r23, Y+22	; 0x16
    3cf6:	8f 89       	ldd	r24, Y+23	; 0x17
    3cf8:	98 8d       	ldd	r25, Y+24	; 0x18
    3cfa:	2b ea       	ldi	r18, 0xAB	; 171
    3cfc:	3a ea       	ldi	r19, 0xAA	; 170
    3cfe:	4a e2       	ldi	r20, 0x2A	; 42
    3d00:	50 e4       	ldi	r21, 0x40	; 64
    3d02:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d06:	dc 01       	movw	r26, r24
    3d08:	cb 01       	movw	r24, r22
    3d0a:	89 8b       	std	Y+17, r24	; 0x11
    3d0c:	9a 8b       	std	Y+18, r25	; 0x12
    3d0e:	ab 8b       	std	Y+19, r26	; 0x13
    3d10:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    3d12:	69 89       	ldd	r22, Y+17	; 0x11
    3d14:	7a 89       	ldd	r23, Y+18	; 0x12
    3d16:	8b 89       	ldd	r24, Y+19	; 0x13
    3d18:	9c 89       	ldd	r25, Y+20	; 0x14
    3d1a:	20 e0       	ldi	r18, 0x00	; 0
    3d1c:	30 e0       	ldi	r19, 0x00	; 0
    3d1e:	40 e8       	ldi	r20, 0x80	; 128
    3d20:	5f e3       	ldi	r21, 0x3F	; 63
    3d22:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d26:	88 23       	and	r24, r24
    3d28:	1c f4       	brge	.+6      	; 0x3d30 <ultra_triger+0x7a>
		__ticks = 1;
    3d2a:	81 e0       	ldi	r24, 0x01	; 1
    3d2c:	88 8b       	std	Y+16, r24	; 0x10
    3d2e:	91 c0       	rjmp	.+290    	; 0x3e52 <ultra_triger+0x19c>
	else if (__tmp > 255)
    3d30:	69 89       	ldd	r22, Y+17	; 0x11
    3d32:	7a 89       	ldd	r23, Y+18	; 0x12
    3d34:	8b 89       	ldd	r24, Y+19	; 0x13
    3d36:	9c 89       	ldd	r25, Y+20	; 0x14
    3d38:	20 e0       	ldi	r18, 0x00	; 0
    3d3a:	30 e0       	ldi	r19, 0x00	; 0
    3d3c:	4f e7       	ldi	r20, 0x7F	; 127
    3d3e:	53 e4       	ldi	r21, 0x43	; 67
    3d40:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3d44:	18 16       	cp	r1, r24
    3d46:	0c f0       	brlt	.+2      	; 0x3d4a <ultra_triger+0x94>
    3d48:	7b c0       	rjmp	.+246    	; 0x3e40 <ultra_triger+0x18a>
	{
		_delay_ms(__us / 1000.0);
    3d4a:	6d 89       	ldd	r22, Y+21	; 0x15
    3d4c:	7e 89       	ldd	r23, Y+22	; 0x16
    3d4e:	8f 89       	ldd	r24, Y+23	; 0x17
    3d50:	98 8d       	ldd	r25, Y+24	; 0x18
    3d52:	20 e0       	ldi	r18, 0x00	; 0
    3d54:	30 e0       	ldi	r19, 0x00	; 0
    3d56:	4a e7       	ldi	r20, 0x7A	; 122
    3d58:	54 e4       	ldi	r21, 0x44	; 68
    3d5a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3d5e:	dc 01       	movw	r26, r24
    3d60:	cb 01       	movw	r24, r22
    3d62:	8c 87       	std	Y+12, r24	; 0x0c
    3d64:	9d 87       	std	Y+13, r25	; 0x0d
    3d66:	ae 87       	std	Y+14, r26	; 0x0e
    3d68:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3d6a:	6c 85       	ldd	r22, Y+12	; 0x0c
    3d6c:	7d 85       	ldd	r23, Y+13	; 0x0d
    3d6e:	8e 85       	ldd	r24, Y+14	; 0x0e
    3d70:	9f 85       	ldd	r25, Y+15	; 0x0f
    3d72:	20 e0       	ldi	r18, 0x00	; 0
    3d74:	30 e0       	ldi	r19, 0x00	; 0
    3d76:	4a ef       	ldi	r20, 0xFA	; 250
    3d78:	54 e4       	ldi	r21, 0x44	; 68
    3d7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d7e:	dc 01       	movw	r26, r24
    3d80:	cb 01       	movw	r24, r22
    3d82:	88 87       	std	Y+8, r24	; 0x08
    3d84:	99 87       	std	Y+9, r25	; 0x09
    3d86:	aa 87       	std	Y+10, r26	; 0x0a
    3d88:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    3d8a:	68 85       	ldd	r22, Y+8	; 0x08
    3d8c:	79 85       	ldd	r23, Y+9	; 0x09
    3d8e:	8a 85       	ldd	r24, Y+10	; 0x0a
    3d90:	9b 85       	ldd	r25, Y+11	; 0x0b
    3d92:	20 e0       	ldi	r18, 0x00	; 0
    3d94:	30 e0       	ldi	r19, 0x00	; 0
    3d96:	40 e8       	ldi	r20, 0x80	; 128
    3d98:	5f e3       	ldi	r21, 0x3F	; 63
    3d9a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3d9e:	88 23       	and	r24, r24
    3da0:	2c f4       	brge	.+10     	; 0x3dac <ultra_triger+0xf6>
		__ticks = 1;
    3da2:	81 e0       	ldi	r24, 0x01	; 1
    3da4:	90 e0       	ldi	r25, 0x00	; 0
    3da6:	9f 83       	std	Y+7, r25	; 0x07
    3da8:	8e 83       	std	Y+6, r24	; 0x06
    3daa:	3f c0       	rjmp	.+126    	; 0x3e2a <ultra_triger+0x174>
	else if (__tmp > 65535)
    3dac:	68 85       	ldd	r22, Y+8	; 0x08
    3dae:	79 85       	ldd	r23, Y+9	; 0x09
    3db0:	8a 85       	ldd	r24, Y+10	; 0x0a
    3db2:	9b 85       	ldd	r25, Y+11	; 0x0b
    3db4:	20 e0       	ldi	r18, 0x00	; 0
    3db6:	3f ef       	ldi	r19, 0xFF	; 255
    3db8:	4f e7       	ldi	r20, 0x7F	; 127
    3dba:	57 e4       	ldi	r21, 0x47	; 71
    3dbc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3dc0:	18 16       	cp	r1, r24
    3dc2:	4c f5       	brge	.+82     	; 0x3e16 <ultra_triger+0x160>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3dc4:	6c 85       	ldd	r22, Y+12	; 0x0c
    3dc6:	7d 85       	ldd	r23, Y+13	; 0x0d
    3dc8:	8e 85       	ldd	r24, Y+14	; 0x0e
    3dca:	9f 85       	ldd	r25, Y+15	; 0x0f
    3dcc:	20 e0       	ldi	r18, 0x00	; 0
    3dce:	30 e0       	ldi	r19, 0x00	; 0
    3dd0:	40 e2       	ldi	r20, 0x20	; 32
    3dd2:	51 e4       	ldi	r21, 0x41	; 65
    3dd4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3dd8:	dc 01       	movw	r26, r24
    3dda:	cb 01       	movw	r24, r22
    3ddc:	bc 01       	movw	r22, r24
    3dde:	cd 01       	movw	r24, r26
    3de0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3de4:	dc 01       	movw	r26, r24
    3de6:	cb 01       	movw	r24, r22
    3de8:	9f 83       	std	Y+7, r25	; 0x07
    3dea:	8e 83       	std	Y+6, r24	; 0x06
    3dec:	0f c0       	rjmp	.+30     	; 0x3e0c <ultra_triger+0x156>
    3dee:	88 ec       	ldi	r24, 0xC8	; 200
    3df0:	90 e0       	ldi	r25, 0x00	; 0
    3df2:	9d 83       	std	Y+5, r25	; 0x05
    3df4:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    3df6:	8c 81       	ldd	r24, Y+4	; 0x04
    3df8:	9d 81       	ldd	r25, Y+5	; 0x05
    3dfa:	01 97       	sbiw	r24, 0x01	; 1
    3dfc:	f1 f7       	brne	.-4      	; 0x3dfa <ultra_triger+0x144>
    3dfe:	9d 83       	std	Y+5, r25	; 0x05
    3e00:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3e02:	8e 81       	ldd	r24, Y+6	; 0x06
    3e04:	9f 81       	ldd	r25, Y+7	; 0x07
    3e06:	01 97       	sbiw	r24, 0x01	; 1
    3e08:	9f 83       	std	Y+7, r25	; 0x07
    3e0a:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3e0c:	8e 81       	ldd	r24, Y+6	; 0x06
    3e0e:	9f 81       	ldd	r25, Y+7	; 0x07
    3e10:	00 97       	sbiw	r24, 0x00	; 0
    3e12:	69 f7       	brne	.-38     	; 0x3dee <ultra_triger+0x138>
    3e14:	24 c0       	rjmp	.+72     	; 0x3e5e <ultra_triger+0x1a8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3e16:	68 85       	ldd	r22, Y+8	; 0x08
    3e18:	79 85       	ldd	r23, Y+9	; 0x09
    3e1a:	8a 85       	ldd	r24, Y+10	; 0x0a
    3e1c:	9b 85       	ldd	r25, Y+11	; 0x0b
    3e1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e22:	dc 01       	movw	r26, r24
    3e24:	cb 01       	movw	r24, r22
    3e26:	9f 83       	std	Y+7, r25	; 0x07
    3e28:	8e 83       	std	Y+6, r24	; 0x06
    3e2a:	8e 81       	ldd	r24, Y+6	; 0x06
    3e2c:	9f 81       	ldd	r25, Y+7	; 0x07
    3e2e:	9b 83       	std	Y+3, r25	; 0x03
    3e30:	8a 83       	std	Y+2, r24	; 0x02
    3e32:	8a 81       	ldd	r24, Y+2	; 0x02
    3e34:	9b 81       	ldd	r25, Y+3	; 0x03
    3e36:	01 97       	sbiw	r24, 0x01	; 1
    3e38:	f1 f7       	brne	.-4      	; 0x3e36 <ultra_triger+0x180>
    3e3a:	9b 83       	std	Y+3, r25	; 0x03
    3e3c:	8a 83       	std	Y+2, r24	; 0x02
    3e3e:	0f c0       	rjmp	.+30     	; 0x3e5e <ultra_triger+0x1a8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3e40:	69 89       	ldd	r22, Y+17	; 0x11
    3e42:	7a 89       	ldd	r23, Y+18	; 0x12
    3e44:	8b 89       	ldd	r24, Y+19	; 0x13
    3e46:	9c 89       	ldd	r25, Y+20	; 0x14
    3e48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3e4c:	dc 01       	movw	r26, r24
    3e4e:	cb 01       	movw	r24, r22
    3e50:	88 8b       	std	Y+16, r24	; 0x10
    3e52:	88 89       	ldd	r24, Y+16	; 0x10
    3e54:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    3e56:	89 81       	ldd	r24, Y+1	; 0x01
    3e58:	8a 95       	dec	r24
    3e5a:	f1 f7       	brne	.-4      	; 0x3e58 <ultra_triger+0x1a2>
    3e5c:	89 83       	std	Y+1, r24	; 0x01
    _delay_us(10);
    TRIGER_PORT&=~(1<<TRIGER);
    3e5e:	a2 e3       	ldi	r26, 0x32	; 50
    3e60:	b0 e0       	ldi	r27, 0x00	; 0
    3e62:	e2 e3       	ldi	r30, 0x32	; 50
    3e64:	f0 e0       	ldi	r31, 0x00	; 0
    3e66:	80 81       	ld	r24, Z
    3e68:	8f 7b       	andi	r24, 0xBF	; 191
    3e6a:	8c 93       	st	X, r24
    sensor_working=1;
    3e6c:	81 e0       	ldi	r24, 0x01	; 1
    3e6e:	80 93 81 02 	sts	0x0281, r24
  }
}
    3e72:	68 96       	adiw	r28, 0x18	; 24
    3e74:	0f b6       	in	r0, 0x3f	; 63
    3e76:	f8 94       	cli
    3e78:	de bf       	out	0x3e, r29	; 62
    3e7a:	0f be       	out	0x3f, r0	; 63
    3e7c:	cd bf       	out	0x3d, r28	; 61
    3e7e:	cf 91       	pop	r28
    3e80:	df 91       	pop	r29
    3e82:	08 95       	ret

00003e84 <__vector_2>:

ISR(INT1_vect){
    3e84:	1f 92       	push	r1
    3e86:	0f 92       	push	r0
    3e88:	0f b6       	in	r0, 0x3f	; 63
    3e8a:	0f 92       	push	r0
    3e8c:	11 24       	eor	r1, r1
    3e8e:	2f 93       	push	r18
    3e90:	3f 93       	push	r19
    3e92:	4f 93       	push	r20
    3e94:	5f 93       	push	r21
    3e96:	6f 93       	push	r22
    3e98:	7f 93       	push	r23
    3e9a:	8f 93       	push	r24
    3e9c:	9f 93       	push	r25
    3e9e:	af 93       	push	r26
    3ea0:	bf 93       	push	r27
    3ea2:	ef 93       	push	r30
    3ea4:	ff 93       	push	r31
    3ea6:	df 93       	push	r29
    3ea8:	cf 93       	push	r28
    3eaa:	cd b7       	in	r28, 0x3d	; 61
    3eac:	de b7       	in	r29, 0x3e	; 62
  if(sensor_working==1){
    3eae:	80 91 81 02 	lds	r24, 0x0281
    3eb2:	81 30       	cpi	r24, 0x01	; 1
    3eb4:	09 f0       	breq	.+2      	; 0x3eb8 <__vector_2+0x34>
    3eb6:	54 c0       	rjmp	.+168    	; 0x3f60 <__vector_2+0xdc>
    if(rising_edge==0){
    3eb8:	80 91 82 02 	lds	r24, 0x0282
    3ebc:	88 23       	and	r24, r24
    3ebe:	79 f4       	brne	.+30     	; 0x3ede <__vector_2+0x5a>
      TCNT0=0x00;
    3ec0:	e2 e5       	ldi	r30, 0x52	; 82
    3ec2:	f0 e0       	ldi	r31, 0x00	; 0
    3ec4:	10 82       	st	Z, r1
      rising_edge=1;
    3ec6:	81 e0       	ldi	r24, 0x01	; 1
    3ec8:	80 93 82 02 	sts	0x0282, r24
      timer_counter=0;
    3ecc:	10 92 83 02 	sts	0x0283, r1
    3ed0:	10 92 84 02 	sts	0x0284, r1
    3ed4:	10 92 85 02 	sts	0x0285, r1
    3ed8:	10 92 86 02 	sts	0x0286, r1
    3edc:	41 c0       	rjmp	.+130    	; 0x3f60 <__vector_2+0xdc>
    }
  else{
    distance=(timer_counter*256+TCNT0)/58.2;
    3ede:	80 91 83 02 	lds	r24, 0x0283
    3ee2:	90 91 84 02 	lds	r25, 0x0284
    3ee6:	a0 91 85 02 	lds	r26, 0x0285
    3eea:	b0 91 86 02 	lds	r27, 0x0286
    3eee:	22 27       	eor	r18, r18
    3ef0:	38 2f       	mov	r19, r24
    3ef2:	49 2f       	mov	r20, r25
    3ef4:	5a 2f       	mov	r21, r26
    3ef6:	e2 e5       	ldi	r30, 0x52	; 82
    3ef8:	f0 e0       	ldi	r31, 0x00	; 0
    3efa:	80 81       	ld	r24, Z
    3efc:	88 2f       	mov	r24, r24
    3efe:	90 e0       	ldi	r25, 0x00	; 0
    3f00:	a0 e0       	ldi	r26, 0x00	; 0
    3f02:	b0 e0       	ldi	r27, 0x00	; 0
    3f04:	82 0f       	add	r24, r18
    3f06:	93 1f       	adc	r25, r19
    3f08:	a4 1f       	adc	r26, r20
    3f0a:	b5 1f       	adc	r27, r21
    3f0c:	bc 01       	movw	r22, r24
    3f0e:	cd 01       	movw	r24, r26
    3f10:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    3f14:	dc 01       	movw	r26, r24
    3f16:	cb 01       	movw	r24, r22
    3f18:	bc 01       	movw	r22, r24
    3f1a:	cd 01       	movw	r24, r26
    3f1c:	2d ec       	ldi	r18, 0xCD	; 205
    3f1e:	3c ec       	ldi	r19, 0xCC	; 204
    3f20:	48 e6       	ldi	r20, 0x68	; 104
    3f22:	52 e4       	ldi	r21, 0x42	; 66
    3f24:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    3f28:	dc 01       	movw	r26, r24
    3f2a:	cb 01       	movw	r24, r22
    3f2c:	bc 01       	movw	r22, r24
    3f2e:	cd 01       	movw	r24, r26
    3f30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3f34:	dc 01       	movw	r26, r24
    3f36:	cb 01       	movw	r24, r22
    3f38:	80 93 e6 02 	sts	0x02E6, r24
    3f3c:	90 93 e7 02 	sts	0x02E7, r25
    3f40:	a0 93 e8 02 	sts	0x02E8, r26
    3f44:	b0 93 e9 02 	sts	0x02E9, r27

    timer_counter=0;
    3f48:	10 92 83 02 	sts	0x0283, r1
    3f4c:	10 92 84 02 	sts	0x0284, r1
    3f50:	10 92 85 02 	sts	0x0285, r1
    3f54:	10 92 86 02 	sts	0x0286, r1
    rising_edge=0;
    3f58:	10 92 82 02 	sts	0x0282, r1
    sensor_working=0;
    3f5c:	10 92 81 02 	sts	0x0281, r1
  }
}}
    3f60:	cf 91       	pop	r28
    3f62:	df 91       	pop	r29
    3f64:	ff 91       	pop	r31
    3f66:	ef 91       	pop	r30
    3f68:	bf 91       	pop	r27
    3f6a:	af 91       	pop	r26
    3f6c:	9f 91       	pop	r25
    3f6e:	8f 91       	pop	r24
    3f70:	7f 91       	pop	r23
    3f72:	6f 91       	pop	r22
    3f74:	5f 91       	pop	r21
    3f76:	4f 91       	pop	r20
    3f78:	3f 91       	pop	r19
    3f7a:	2f 91       	pop	r18
    3f7c:	0f 90       	pop	r0
    3f7e:	0f be       	out	0x3f, r0	; 63
    3f80:	0f 90       	pop	r0
    3f82:	1f 90       	pop	r1
    3f84:	18 95       	reti

00003f86 <__vector_11>:

ISR(TIMER0_OVF_vect){
    3f86:	1f 92       	push	r1
    3f88:	0f 92       	push	r0
    3f8a:	0f b6       	in	r0, 0x3f	; 63
    3f8c:	0f 92       	push	r0
    3f8e:	11 24       	eor	r1, r1
    3f90:	8f 93       	push	r24
    3f92:	9f 93       	push	r25
    3f94:	af 93       	push	r26
    3f96:	bf 93       	push	r27
    3f98:	df 93       	push	r29
    3f9a:	cf 93       	push	r28
    3f9c:	cd b7       	in	r28, 0x3d	; 61
    3f9e:	de b7       	in	r29, 0x3e	; 62
    timer_counter++;
    3fa0:	80 91 83 02 	lds	r24, 0x0283
    3fa4:	90 91 84 02 	lds	r25, 0x0284
    3fa8:	a0 91 85 02 	lds	r26, 0x0285
    3fac:	b0 91 86 02 	lds	r27, 0x0286
    3fb0:	01 96       	adiw	r24, 0x01	; 1
    3fb2:	a1 1d       	adc	r26, r1
    3fb4:	b1 1d       	adc	r27, r1
    3fb6:	80 93 83 02 	sts	0x0283, r24
    3fba:	90 93 84 02 	sts	0x0284, r25
    3fbe:	a0 93 85 02 	sts	0x0285, r26
    3fc2:	b0 93 86 02 	sts	0x0286, r27
//      TCNT0=0x00;
//      sensor_working=0;
//      rising_edge=0;
//      timer_counter=0;
//    }
}
    3fc6:	cf 91       	pop	r28
    3fc8:	df 91       	pop	r29
    3fca:	bf 91       	pop	r27
    3fcc:	af 91       	pop	r26
    3fce:	9f 91       	pop	r25
    3fd0:	8f 91       	pop	r24
    3fd2:	0f 90       	pop	r0
    3fd4:	0f be       	out	0x3f, r0	; 63
    3fd6:	0f 90       	pop	r0
    3fd8:	1f 90       	pop	r1
    3fda:	18 95       	reti

00003fdc <UART_SendString>:
static uint8  *Asynch_receive_str;

/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
    3fdc:	df 93       	push	r29
    3fde:	cf 93       	push	r28
    3fe0:	00 d0       	rcall	.+0      	; 0x3fe2 <UART_SendString+0x6>
    3fe2:	0f 92       	push	r0
    3fe4:	cd b7       	in	r28, 0x3d	; 61
    3fe6:	de b7       	in	r29, 0x3e	; 62
    3fe8:	9b 83       	std	Y+3, r25	; 0x03
    3fea:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3fec:	19 82       	std	Y+1, r1	; 0x01
    3fee:	0e c0       	rjmp	.+28     	; 0x400c <UART_SendString+0x30>
	while(Str[i] != '\0')
	{
		UART_SendByte(Str[i]);
    3ff0:	89 81       	ldd	r24, Y+1	; 0x01
    3ff2:	28 2f       	mov	r18, r24
    3ff4:	30 e0       	ldi	r19, 0x00	; 0
    3ff6:	8a 81       	ldd	r24, Y+2	; 0x02
    3ff8:	9b 81       	ldd	r25, Y+3	; 0x03
    3ffa:	fc 01       	movw	r30, r24
    3ffc:	e2 0f       	add	r30, r18
    3ffe:	f3 1f       	adc	r31, r19
    4000:	80 81       	ld	r24, Z
    4002:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		i++;
    4006:	89 81       	ldd	r24, Y+1	; 0x01
    4008:	8f 5f       	subi	r24, 0xFF	; 255
    400a:	89 83       	std	Y+1, r24	; 0x01
/*******************************************Send Functions*****************************************************/

void UART_SendString(const uint8 *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    400c:	89 81       	ldd	r24, Y+1	; 0x01
    400e:	28 2f       	mov	r18, r24
    4010:	30 e0       	ldi	r19, 0x00	; 0
    4012:	8a 81       	ldd	r24, Y+2	; 0x02
    4014:	9b 81       	ldd	r25, Y+3	; 0x03
    4016:	fc 01       	movw	r30, r24
    4018:	e2 0f       	add	r30, r18
    401a:	f3 1f       	adc	r31, r19
    401c:	80 81       	ld	r24, Z
    401e:	88 23       	and	r24, r24
    4020:	39 f7       	brne	.-50     	; 0x3ff0 <UART_SendString+0x14>
	{
		UART_SendByte(Str[i]);
		i++;
	}
}
    4022:	0f 90       	pop	r0
    4024:	0f 90       	pop	r0
    4026:	0f 90       	pop	r0
    4028:	cf 91       	pop	r28
    402a:	df 91       	pop	r29
    402c:	08 95       	ret

0000402e <UART_SendString_Asynch>:
								////////////////////////////////////

void UART_SendString_Asynch(uint8 *Str)
{
    402e:	df 93       	push	r29
    4030:	cf 93       	push	r28
    4032:	00 d0       	rcall	.+0      	; 0x4034 <UART_SendString_Asynch+0x6>
    4034:	cd b7       	in	r28, 0x3d	; 61
    4036:	de b7       	in	r29, 0x3e	; 62
    4038:	9a 83       	std	Y+2, r25	; 0x02
    403a:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str=Str;
    403c:	89 81       	ldd	r24, Y+1	; 0x01
    403e:	9a 81       	ldd	r25, Y+2	; 0x02
    4040:	90 93 8c 02 	sts	0x028C, r25
    4044:	80 93 8b 02 	sts	0x028B, r24
	UART_SendByte(Str[0]);
    4048:	e9 81       	ldd	r30, Y+1	; 0x01
    404a:	fa 81       	ldd	r31, Y+2	; 0x02
    404c:	80 81       	ld	r24, Z
    404e:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
	UART_TX_SetCallBack(Func_TX);
    4052:	84 e3       	ldi	r24, 0x34	; 52
    4054:	90 e2       	ldi	r25, 0x20	; 32
    4056:	0e 94 b6 07 	call	0xf6c	; 0xf6c <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
    405a:	0e 94 88 07 	call	0xf10	; 0xf10 <UART_TX_InterruptEnable>

}
    405e:	0f 90       	pop	r0
    4060:	0f 90       	pop	r0
    4062:	cf 91       	pop	r28
    4064:	df 91       	pop	r29
    4066:	08 95       	ret

00004068 <Func_TX>:

static void Func_TX(void)
{
    4068:	df 93       	push	r29
    406a:	cf 93       	push	r28
    406c:	cd b7       	in	r28, 0x3d	; 61
    406e:	de b7       	in	r29, 0x3e	; 62
static uint8 i=1;
	if(Asynch_Send_Str[i] !='\0')
    4070:	20 91 8b 02 	lds	r18, 0x028B
    4074:	30 91 8c 02 	lds	r19, 0x028C
    4078:	80 91 fa 01 	lds	r24, 0x01FA
    407c:	88 2f       	mov	r24, r24
    407e:	90 e0       	ldi	r25, 0x00	; 0
    4080:	f9 01       	movw	r30, r18
    4082:	e8 0f       	add	r30, r24
    4084:	f9 1f       	adc	r31, r25
    4086:	80 81       	ld	r24, Z
    4088:	88 23       	and	r24, r24
    408a:	a1 f0       	breq	.+40     	; 0x40b4 <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
    408c:	20 91 8b 02 	lds	r18, 0x028B
    4090:	30 91 8c 02 	lds	r19, 0x028C
    4094:	80 91 fa 01 	lds	r24, 0x01FA
    4098:	88 2f       	mov	r24, r24
    409a:	90 e0       	ldi	r25, 0x00	; 0
    409c:	f9 01       	movw	r30, r18
    409e:	e8 0f       	add	r30, r24
    40a0:	f9 1f       	adc	r31, r25
    40a2:	80 81       	ld	r24, Z
    40a4:	0e 94 2e 08 	call	0x105c	; 0x105c <UART_SendByteNoBlock>
		i++;
    40a8:	80 91 fa 01 	lds	r24, 0x01FA
    40ac:	8f 5f       	subi	r24, 0xFF	; 255
    40ae:	80 93 fa 01 	sts	0x01FA, r24
    40b2:	05 c0       	rjmp	.+10     	; 0x40be <Func_TX+0x56>
	}
	else
		{
		i=1;
    40b4:	81 e0       	ldi	r24, 0x01	; 1
    40b6:	80 93 fa 01 	sts	0x01FA, r24
		UART_TX_InterruptDisable();
    40ba:	0e 94 96 07 	call	0xf2c	; 0xf2c <UART_TX_InterruptDisable>
		}
}
    40be:	cf 91       	pop	r28
    40c0:	df 91       	pop	r29
    40c2:	08 95       	ret

000040c4 <UART_SendString_Asynch_NocodeInInt>:
								////////////////////////////////////
								
void UART_SendString_Asynch_NocodeInInt(uint8 *Str)
{
    40c4:	df 93       	push	r29
    40c6:	cf 93       	push	r28
    40c8:	00 d0       	rcall	.+0      	; 0x40ca <UART_SendString_Asynch_NocodeInInt+0x6>
    40ca:	cd b7       	in	r28, 0x3d	; 61
    40cc:	de b7       	in	r29, 0x3e	; 62
    40ce:	9a 83       	std	Y+2, r25	; 0x02
    40d0:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_SetCallBack(Send_Int_Function2);
    40d2:	8a e9       	ldi	r24, 0x9A	; 154
    40d4:	90 e2       	ldi	r25, 0x20	; 32
    40d6:	0e 94 b6 07 	call	0xf6c	; 0xf6c <UART_TX_SetCallBack>
		UART_TX_InterruptEnable();
    40da:	0e 94 88 07 	call	0xf10	; 0xf10 <UART_TX_InterruptEnable>
	static	uint8 i=0;
	if(flag)
    40de:	80 91 f9 01 	lds	r24, 0x01F9
    40e2:	88 23       	and	r24, r24
    40e4:	11 f1       	breq	.+68     	; 0x412a <UART_SendString_Asynch_NocodeInInt+0x66>
		{
		if(Str[i])
    40e6:	80 91 87 02 	lds	r24, 0x0287
    40ea:	28 2f       	mov	r18, r24
    40ec:	30 e0       	ldi	r19, 0x00	; 0
    40ee:	89 81       	ldd	r24, Y+1	; 0x01
    40f0:	9a 81       	ldd	r25, Y+2	; 0x02
    40f2:	fc 01       	movw	r30, r24
    40f4:	e2 0f       	add	r30, r18
    40f6:	f3 1f       	adc	r31, r19
    40f8:	80 81       	ld	r24, Z
    40fa:	88 23       	and	r24, r24
    40fc:	a1 f0       	breq	.+40     	; 0x4126 <UART_SendString_Asynch_NocodeInInt+0x62>
			{
			UART_SendByteNoBlock(Str[i]);
    40fe:	80 91 87 02 	lds	r24, 0x0287
    4102:	28 2f       	mov	r18, r24
    4104:	30 e0       	ldi	r19, 0x00	; 0
    4106:	89 81       	ldd	r24, Y+1	; 0x01
    4108:	9a 81       	ldd	r25, Y+2	; 0x02
    410a:	fc 01       	movw	r30, r24
    410c:	e2 0f       	add	r30, r18
    410e:	f3 1f       	adc	r31, r19
    4110:	80 81       	ld	r24, Z
    4112:	0e 94 2e 08 	call	0x105c	; 0x105c <UART_SendByteNoBlock>
			i++;
    4116:	80 91 87 02 	lds	r24, 0x0287
    411a:	8f 5f       	subi	r24, 0xFF	; 255
    411c:	80 93 87 02 	sts	0x0287, r24
			flag=0;
    4120:	10 92 f9 01 	sts	0x01F9, r1
    4124:	02 c0       	rjmp	.+4      	; 0x412a <UART_SendString_Asynch_NocodeInInt+0x66>
			}
			else
			i=0;
    4126:	10 92 87 02 	sts	0x0287, r1

		}

}
    412a:	0f 90       	pop	r0
    412c:	0f 90       	pop	r0
    412e:	cf 91       	pop	r28
    4130:	df 91       	pop	r29
    4132:	08 95       	ret

00004134 <Send_Int_Function2>:
static void Send_Int_Function2(void)
{
    4134:	df 93       	push	r29
    4136:	cf 93       	push	r28
    4138:	cd b7       	in	r28, 0x3d	; 61
    413a:	de b7       	in	r29, 0x3e	; 62
	flag=1;
    413c:	81 e0       	ldi	r24, 0x01	; 1
    413e:	80 93 f9 01 	sts	0x01F9, r24
}
    4142:	cf 91       	pop	r28
    4144:	df 91       	pop	r29
    4146:	08 95       	ret

00004148 <UART_ReceiveString>:


/*****************************************Receive Functions*****************************************************/

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
    4148:	0f 93       	push	r16
    414a:	1f 93       	push	r17
    414c:	df 93       	push	r29
    414e:	cf 93       	push	r28
    4150:	00 d0       	rcall	.+0      	; 0x4152 <UART_ReceiveString+0xa>
    4152:	0f 92       	push	r0
    4154:	cd b7       	in	r28, 0x3d	; 61
    4156:	de b7       	in	r29, 0x3e	; 62
    4158:	9b 83       	std	Y+3, r25	; 0x03
    415a:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    415c:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_ReceiveByte();
    415e:	89 81       	ldd	r24, Y+1	; 0x01
    4160:	28 2f       	mov	r18, r24
    4162:	30 e0       	ldi	r19, 0x00	; 0
    4164:	8a 81       	ldd	r24, Y+2	; 0x02
    4166:	9b 81       	ldd	r25, Y+3	; 0x03
    4168:	8c 01       	movw	r16, r24
    416a:	02 0f       	add	r16, r18
    416c:	13 1f       	adc	r17, r19
    416e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    4172:	f8 01       	movw	r30, r16
    4174:	80 83       	st	Z, r24
    4176:	0f c0       	rjmp	.+30     	; 0x4196 <UART_ReceiveString+0x4e>
	while(Str[i] != 0x0d)
	{
		i++;
    4178:	89 81       	ldd	r24, Y+1	; 0x01
    417a:	8f 5f       	subi	r24, 0xFF	; 255
    417c:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_ReceiveByte();
    417e:	89 81       	ldd	r24, Y+1	; 0x01
    4180:	28 2f       	mov	r18, r24
    4182:	30 e0       	ldi	r19, 0x00	; 0
    4184:	8a 81       	ldd	r24, Y+2	; 0x02
    4186:	9b 81       	ldd	r25, Y+3	; 0x03
    4188:	8c 01       	movw	r16, r24
    418a:	02 0f       	add	r16, r18
    418c:	13 1f       	adc	r17, r19
    418e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    4192:	f8 01       	movw	r30, r16
    4194:	80 83       	st	Z, r24

void UART_ReceiveString(uint8 *Str)       //receive until 'enter'
{
	uint8 i = 0;
	Str[i] = UART_ReceiveByte();
	while(Str[i] != 0x0d)
    4196:	89 81       	ldd	r24, Y+1	; 0x01
    4198:	28 2f       	mov	r18, r24
    419a:	30 e0       	ldi	r19, 0x00	; 0
    419c:	8a 81       	ldd	r24, Y+2	; 0x02
    419e:	9b 81       	ldd	r25, Y+3	; 0x03
    41a0:	fc 01       	movw	r30, r24
    41a2:	e2 0f       	add	r30, r18
    41a4:	f3 1f       	adc	r31, r19
    41a6:	80 81       	ld	r24, Z
    41a8:	8d 30       	cpi	r24, 0x0D	; 13
    41aa:	31 f7       	brne	.-52     	; 0x4178 <UART_ReceiveString+0x30>
	{
		i++;
		Str[i] = UART_ReceiveByte();
	}
	Str[i] = '\0';
    41ac:	89 81       	ldd	r24, Y+1	; 0x01
    41ae:	28 2f       	mov	r18, r24
    41b0:	30 e0       	ldi	r19, 0x00	; 0
    41b2:	8a 81       	ldd	r24, Y+2	; 0x02
    41b4:	9b 81       	ldd	r25, Y+3	; 0x03
    41b6:	fc 01       	movw	r30, r24
    41b8:	e2 0f       	add	r30, r18
    41ba:	f3 1f       	adc	r31, r19
    41bc:	10 82       	st	Z, r1
	//UART_RecieveByte();
}
    41be:	0f 90       	pop	r0
    41c0:	0f 90       	pop	r0
    41c2:	0f 90       	pop	r0
    41c4:	cf 91       	pop	r28
    41c6:	df 91       	pop	r29
    41c8:	1f 91       	pop	r17
    41ca:	0f 91       	pop	r16
    41cc:	08 95       	ret

000041ce <UART_ReceiveString_Asynch>:
						

/*********************************** Receive Async ***************************************/
								
void UART_ReceiveString_Asynch(uint8 *Str)
{
    41ce:	df 93       	push	r29
    41d0:	cf 93       	push	r28
    41d2:	00 d0       	rcall	.+0      	; 0x41d4 <UART_ReceiveString_Asynch+0x6>
    41d4:	cd b7       	in	r28, 0x3d	; 61
    41d6:	de b7       	in	r29, 0x3e	; 62
    41d8:	9a 83       	std	Y+2, r25	; 0x02
    41da:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str=Str;
    41dc:	89 81       	ldd	r24, Y+1	; 0x01
    41de:	9a 81       	ldd	r25, Y+2	; 0x02
    41e0:	90 93 8e 02 	sts	0x028E, r25
    41e4:	80 93 8d 02 	sts	0x028D, r24
	UART_RX_InterruptEnable();
    41e8:	0e 94 6c 07 	call	0xed8	; 0xed8 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
    41ec:	8f ef       	ldi	r24, 0xFF	; 255
    41ee:	90 e2       	ldi	r25, 0x20	; 32
    41f0:	0e 94 a4 07 	call	0xf48	; 0xf48 <UART_RX_SetCallBack>

}
    41f4:	0f 90       	pop	r0
    41f6:	0f 90       	pop	r0
    41f8:	cf 91       	pop	r28
    41fa:	df 91       	pop	r29
    41fc:	08 95       	ret

000041fe <Receive_Int_Function>:
int jcount=0;
static void Receive_Int_Function(void)
{
    41fe:	0f 93       	push	r16
    4200:	1f 93       	push	r17
    4202:	df 93       	push	r29
    4204:	cf 93       	push	r28
    4206:	cd b7       	in	r28, 0x3d	; 61
    4208:	de b7       	in	r29, 0x3e	; 62

	static uint8 i=0;
	Asynch_receive_str[jcount]=UART_ReceiveByteNoBlock();
    420a:	20 91 8d 02 	lds	r18, 0x028D
    420e:	30 91 8e 02 	lds	r19, 0x028E
    4212:	80 91 88 02 	lds	r24, 0x0288
    4216:	90 91 89 02 	lds	r25, 0x0289
    421a:	89 01       	movw	r16, r18
    421c:	08 0f       	add	r16, r24
    421e:	19 1f       	adc	r17, r25
    4220:	0e 94 3c 08 	call	0x1078	; 0x1078 <UART_ReceiveByteNoBlock>
    4224:	f8 01       	movw	r30, r16
    4226:	80 83       	st	Z, r24

	i++;
    4228:	80 91 8a 02 	lds	r24, 0x028A
    422c:	8f 5f       	subi	r24, 0xFF	; 255
    422e:	80 93 8a 02 	sts	0x028A, r24
	//if(Asynch_receive_str[jcount]>40 &&Asynch_receive_str[jcount]<128)
	jcount=jcount++%16;
    4232:	e0 91 88 02 	lds	r30, 0x0288
    4236:	f0 91 89 02 	lds	r31, 0x0289
    423a:	20 e1       	ldi	r18, 0x10	; 16
    423c:	30 e0       	ldi	r19, 0x00	; 0
    423e:	cf 01       	movw	r24, r30
    4240:	b9 01       	movw	r22, r18
    4242:	0e 94 a3 24 	call	0x4946	; 0x4946 <__divmodhi4>
    4246:	90 93 89 02 	sts	0x0289, r25
    424a:	80 93 88 02 	sts	0x0288, r24
    424e:	cf 01       	movw	r24, r30
    4250:	01 96       	adiw	r24, 0x01	; 1
    4252:	90 93 89 02 	sts	0x0289, r25
    4256:	80 93 88 02 	sts	0x0288, r24

}
    425a:	cf 91       	pop	r28
    425c:	df 91       	pop	r29
    425e:	1f 91       	pop	r17
    4260:	0f 91       	pop	r16
    4262:	08 95       	ret

00004264 <UART_SendString_MYProtocol>:


/************************************PROTOCOL ABOVE UART ***********************************/

void UART_SendString_MYProtocol(uint8*str)
{
    4264:	df 93       	push	r29
    4266:	cf 93       	push	r28
    4268:	00 d0       	rcall	.+0      	; 0x426a <UART_SendString_MYProtocol+0x6>
    426a:	00 d0       	rcall	.+0      	; 0x426c <UART_SendString_MYProtocol+0x8>
    426c:	00 d0       	rcall	.+0      	; 0x426e <UART_SendString_MYProtocol+0xa>
    426e:	cd b7       	in	r28, 0x3d	; 61
    4270:	de b7       	in	r29, 0x3e	; 62
    4272:	9e 83       	std	Y+6, r25	; 0x06
    4274:	8d 83       	std	Y+5, r24	; 0x05
	uint8 i=0,lens=0;
    4276:	1c 82       	std	Y+4, r1	; 0x04
    4278:	1b 82       	std	Y+3, r1	; 0x03
	uint16 sum=0;
    427a:	1a 82       	std	Y+2, r1	; 0x02
    427c:	19 82       	std	Y+1, r1	; 0x01
    427e:	14 c0       	rjmp	.+40     	; 0x42a8 <UART_SendString_MYProtocol+0x44>
	while(str[lens])
	{

		sum+=str[lens];
    4280:	8b 81       	ldd	r24, Y+3	; 0x03
    4282:	28 2f       	mov	r18, r24
    4284:	30 e0       	ldi	r19, 0x00	; 0
    4286:	8d 81       	ldd	r24, Y+5	; 0x05
    4288:	9e 81       	ldd	r25, Y+6	; 0x06
    428a:	fc 01       	movw	r30, r24
    428c:	e2 0f       	add	r30, r18
    428e:	f3 1f       	adc	r31, r19
    4290:	80 81       	ld	r24, Z
    4292:	28 2f       	mov	r18, r24
    4294:	30 e0       	ldi	r19, 0x00	; 0
    4296:	89 81       	ldd	r24, Y+1	; 0x01
    4298:	9a 81       	ldd	r25, Y+2	; 0x02
    429a:	82 0f       	add	r24, r18
    429c:	93 1f       	adc	r25, r19
    429e:	9a 83       	std	Y+2, r25	; 0x02
    42a0:	89 83       	std	Y+1, r24	; 0x01
		
		lens++;
    42a2:	8b 81       	ldd	r24, Y+3	; 0x03
    42a4:	8f 5f       	subi	r24, 0xFF	; 255
    42a6:	8b 83       	std	Y+3, r24	; 0x03

void UART_SendString_MYProtocol(uint8*str)
{
	uint8 i=0,lens=0;
	uint16 sum=0;
	while(str[lens])
    42a8:	8b 81       	ldd	r24, Y+3	; 0x03
    42aa:	28 2f       	mov	r18, r24
    42ac:	30 e0       	ldi	r19, 0x00	; 0
    42ae:	8d 81       	ldd	r24, Y+5	; 0x05
    42b0:	9e 81       	ldd	r25, Y+6	; 0x06
    42b2:	fc 01       	movw	r30, r24
    42b4:	e2 0f       	add	r30, r18
    42b6:	f3 1f       	adc	r31, r19
    42b8:	80 81       	ld	r24, Z
    42ba:	88 23       	and	r24, r24
    42bc:	09 f7       	brne	.-62     	; 0x4280 <UART_SendString_MYProtocol+0x1c>

		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
    42be:	8b 81       	ldd	r24, Y+3	; 0x03
    42c0:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
	for(i=0;i<lens;i++)
    42c4:	1c 82       	std	Y+4, r1	; 0x04
    42c6:	0e c0       	rjmp	.+28     	; 0x42e4 <UART_SendString_MYProtocol+0x80>
	{
		UART_SendByte(str[i]);
    42c8:	8c 81       	ldd	r24, Y+4	; 0x04
    42ca:	28 2f       	mov	r18, r24
    42cc:	30 e0       	ldi	r19, 0x00	; 0
    42ce:	8d 81       	ldd	r24, Y+5	; 0x05
    42d0:	9e 81       	ldd	r25, Y+6	; 0x06
    42d2:	fc 01       	movw	r30, r24
    42d4:	e2 0f       	add	r30, r18
    42d6:	f3 1f       	adc	r31, r19
    42d8:	80 81       	ld	r24, Z
    42da:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		sum+=str[lens];
		
		lens++;
	}
	UART_SendByte(lens);
	for(i=0;i<lens;i++)
    42de:	8c 81       	ldd	r24, Y+4	; 0x04
    42e0:	8f 5f       	subi	r24, 0xFF	; 255
    42e2:	8c 83       	std	Y+4, r24	; 0x04
    42e4:	9c 81       	ldd	r25, Y+4	; 0x04
    42e6:	8b 81       	ldd	r24, Y+3	; 0x03
    42e8:	98 17       	cp	r25, r24
    42ea:	70 f3       	brcs	.-36     	; 0x42c8 <UART_SendString_MYProtocol+0x64>
	{
		UART_SendByte(str[i]);
	}
	UART_SendByte((uint8)sum);
    42ec:	89 81       	ldd	r24, Y+1	; 0x01
    42ee:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
	UART_SendByte((uint8)(sum>>8));
    42f2:	89 81       	ldd	r24, Y+1	; 0x01
    42f4:	9a 81       	ldd	r25, Y+2	; 0x02
    42f6:	89 2f       	mov	r24, r25
    42f8:	99 27       	eor	r25, r25
    42fa:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>


}
    42fe:	26 96       	adiw	r28, 0x06	; 6
    4300:	0f b6       	in	r0, 0x3f	; 63
    4302:	f8 94       	cli
    4304:	de bf       	out	0x3e, r29	; 62
    4306:	0f be       	out	0x3f, r0	; 63
    4308:	cd bf       	out	0x3d, r28	; 61
    430a:	cf 91       	pop	r28
    430c:	df 91       	pop	r29
    430e:	08 95       	ret

00004310 <UART_ReceiveString_MyProtocol>:
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
    4310:	0f 93       	push	r16
    4312:	1f 93       	push	r17
    4314:	df 93       	push	r29
    4316:	cf 93       	push	r28
    4318:	cd b7       	in	r28, 0x3d	; 61
    431a:	de b7       	in	r29, 0x3e	; 62
    431c:	2b 97       	sbiw	r28, 0x0b	; 11
    431e:	0f b6       	in	r0, 0x3f	; 63
    4320:	f8 94       	cli
    4322:	de bf       	out	0x3e, r29	; 62
    4324:	0f be       	out	0x3f, r0	; 63
    4326:	cd bf       	out	0x3d, r28	; 61
    4328:	9a 87       	std	Y+10, r25	; 0x0a
    432a:	89 87       	std	Y+9, r24	; 0x09
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
    432c:	18 86       	std	Y+8, r1	; 0x08
    432e:	1f 82       	std	Y+7, r1	; 0x07
    4330:	1e 82       	std	Y+6, r1	; 0x06
    4332:	1d 82       	std	Y+5, r1	; 0x05
	uint16 sum_send=0,sum_calc=0;
    4334:	1c 82       	std	Y+4, r1	; 0x04
    4336:	1b 82       	std	Y+3, r1	; 0x03
    4338:	1a 82       	std	Y+2, r1	; 0x02
    433a:	19 82       	std	Y+1, r1	; 0x01
	lens=UART_ReceiveByte();
    433c:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    4340:	8f 83       	std	Y+7, r24	; 0x07
	for(i=0;i<lens;i++)
    4342:	18 86       	std	Y+8, r1	; 0x08
    4344:	20 c0       	rjmp	.+64     	; 0x4386 <UART_ReceiveString_MyProtocol+0x76>
	{
		str[i]=UART_ReceiveByte();
    4346:	88 85       	ldd	r24, Y+8	; 0x08
    4348:	28 2f       	mov	r18, r24
    434a:	30 e0       	ldi	r19, 0x00	; 0
    434c:	89 85       	ldd	r24, Y+9	; 0x09
    434e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4350:	8c 01       	movw	r16, r24
    4352:	02 0f       	add	r16, r18
    4354:	13 1f       	adc	r17, r19
    4356:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    435a:	f8 01       	movw	r30, r16
    435c:	80 83       	st	Z, r24
		sum_calc+=str[i];
    435e:	88 85       	ldd	r24, Y+8	; 0x08
    4360:	28 2f       	mov	r18, r24
    4362:	30 e0       	ldi	r19, 0x00	; 0
    4364:	89 85       	ldd	r24, Y+9	; 0x09
    4366:	9a 85       	ldd	r25, Y+10	; 0x0a
    4368:	fc 01       	movw	r30, r24
    436a:	e2 0f       	add	r30, r18
    436c:	f3 1f       	adc	r31, r19
    436e:	80 81       	ld	r24, Z
    4370:	28 2f       	mov	r18, r24
    4372:	30 e0       	ldi	r19, 0x00	; 0
    4374:	89 81       	ldd	r24, Y+1	; 0x01
    4376:	9a 81       	ldd	r25, Y+2	; 0x02
    4378:	82 0f       	add	r24, r18
    437a:	93 1f       	adc	r25, r19
    437c:	9a 83       	std	Y+2, r25	; 0x02
    437e:	89 83       	std	Y+1, r24	; 0x01
uint8 UART_ReceiveString_MyProtocol(uint8*str)
{
	uint8 i=0,lens=0,firstbyte=0,secondbyte=0;
	uint16 sum_send=0,sum_calc=0;
	lens=UART_ReceiveByte();
	for(i=0;i<lens;i++)
    4380:	88 85       	ldd	r24, Y+8	; 0x08
    4382:	8f 5f       	subi	r24, 0xFF	; 255
    4384:	88 87       	std	Y+8, r24	; 0x08
    4386:	98 85       	ldd	r25, Y+8	; 0x08
    4388:	8f 81       	ldd	r24, Y+7	; 0x07
    438a:	98 17       	cp	r25, r24
    438c:	e0 f2       	brcs	.-72     	; 0x4346 <UART_ReceiveString_MyProtocol+0x36>
	{
		str[i]=UART_ReceiveByte();
		sum_calc+=str[i];
	}
	firstbyte=UART_ReceiveByte();
    438e:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    4392:	8e 83       	std	Y+6, r24	; 0x06
	secondbyte=UART_ReceiveByte();
    4394:	0e 94 60 08 	call	0x10c0	; 0x10c0 <UART_ReceiveByte>
    4398:	8d 83       	std	Y+5, r24	; 0x05
	sum_send=firstbyte|(secondbyte<<8);
    439a:	8e 81       	ldd	r24, Y+6	; 0x06
    439c:	28 2f       	mov	r18, r24
    439e:	30 e0       	ldi	r19, 0x00	; 0
    43a0:	8d 81       	ldd	r24, Y+5	; 0x05
    43a2:	88 2f       	mov	r24, r24
    43a4:	90 e0       	ldi	r25, 0x00	; 0
    43a6:	98 2f       	mov	r25, r24
    43a8:	88 27       	eor	r24, r24
    43aa:	82 2b       	or	r24, r18
    43ac:	93 2b       	or	r25, r19
    43ae:	9c 83       	std	Y+4, r25	; 0x04
    43b0:	8b 83       	std	Y+3, r24	; 0x03

	if(sum_calc==sum_send)
    43b2:	29 81       	ldd	r18, Y+1	; 0x01
    43b4:	3a 81       	ldd	r19, Y+2	; 0x02
    43b6:	8b 81       	ldd	r24, Y+3	; 0x03
    43b8:	9c 81       	ldd	r25, Y+4	; 0x04
    43ba:	28 17       	cp	r18, r24
    43bc:	39 07       	cpc	r19, r25
    43be:	19 f4       	brne	.+6      	; 0x43c6 <UART_ReceiveString_MyProtocol+0xb6>
		return 1;
    43c0:	f1 e0       	ldi	r31, 0x01	; 1
    43c2:	fb 87       	std	Y+11, r31	; 0x0b
    43c4:	01 c0       	rjmp	.+2      	; 0x43c8 <UART_ReceiveString_MyProtocol+0xb8>
	else
		return 0;
    43c6:	1b 86       	std	Y+11, r1	; 0x0b
    43c8:	8b 85       	ldd	r24, Y+11	; 0x0b
}
    43ca:	2b 96       	adiw	r28, 0x0b	; 11
    43cc:	0f b6       	in	r0, 0x3f	; 63
    43ce:	f8 94       	cli
    43d0:	de bf       	out	0x3e, r29	; 62
    43d2:	0f be       	out	0x3f, r0	; 63
    43d4:	cd bf       	out	0x3d, r28	; 61
    43d6:	cf 91       	pop	r28
    43d8:	df 91       	pop	r29
    43da:	1f 91       	pop	r17
    43dc:	0f 91       	pop	r16
    43de:	08 95       	ret

000043e0 <HeartRateHandler>:


void RobotMovment();

void HeartRateHandler()
{
    43e0:	df 93       	push	r29
    43e2:	cf 93       	push	r28
    43e4:	00 d0       	rcall	.+0      	; 0x43e6 <HeartRateHandler+0x6>
    43e6:	00 d0       	rcall	.+0      	; 0x43e8 <HeartRateHandler+0x8>
    43e8:	00 d0       	rcall	.+0      	; 0x43ea <HeartRateHandler+0xa>
    43ea:	cd b7       	in	r28, 0x3d	; 61
    43ec:	de b7       	in	r29, 0x3e	; 62
	uint16 values[2]={0};
    43ee:	1b 82       	std	Y+3, r1	; 0x03
    43f0:	1c 82       	std	Y+4, r1	; 0x04
    43f2:	1d 82       	std	Y+5, r1	; 0x05
    43f4:	1e 82       	std	Y+6, r1	; 0x06
	//1ms
	tick++;
    43f6:	80 91 8f 02 	lds	r24, 0x028F
    43fa:	90 91 90 02 	lds	r25, 0x0290
    43fe:	a0 91 91 02 	lds	r26, 0x0291
    4402:	b0 91 92 02 	lds	r27, 0x0292
    4406:	01 96       	adiw	r24, 0x01	; 1
    4408:	a1 1d       	adc	r26, r1
    440a:	b1 1d       	adc	r27, r1
    440c:	80 93 8f 02 	sts	0x028F, r24
    4410:	90 93 90 02 	sts	0x0290, r25
    4414:	a0 93 91 02 	sts	0x0291, r26
    4418:	b0 93 92 02 	sts	0x0292, r27
	if(tick==1000)
    441c:	80 91 8f 02 	lds	r24, 0x028F
    4420:	90 91 90 02 	lds	r25, 0x0290
    4424:	a0 91 91 02 	lds	r26, 0x0291
    4428:	b0 91 92 02 	lds	r27, 0x0292
    442c:	88 3e       	cpi	r24, 0xE8	; 232
    442e:	23 e0       	ldi	r18, 0x03	; 3
    4430:	92 07       	cpc	r25, r18
    4432:	20 e0       	ldi	r18, 0x00	; 0
    4434:	a2 07       	cpc	r26, r18
    4436:	20 e0       	ldi	r18, 0x00	; 0
    4438:	b2 07       	cpc	r27, r18
    443a:	59 f5       	brne	.+86     	; 0x4492 <HeartRateHandler+0xb2>
	{
		uint16 u16AdcRecev=ADC_read();//value between 0 to 1024
    443c:	0e 94 c0 0b 	call	0x1780	; 0x1780 <ADC_read>
    4440:	9a 83       	std	Y+2, r25	; 0x02
    4442:	89 83       	std	Y+1, r24	; 0x01
		values[cnt]=u16AdcRecev;
    4444:	80 91 93 02 	lds	r24, 0x0293
    4448:	88 2f       	mov	r24, r24
    444a:	90 e0       	ldi	r25, 0x00	; 0
    444c:	9c 01       	movw	r18, r24
    444e:	22 0f       	add	r18, r18
    4450:	33 1f       	adc	r19, r19
    4452:	ce 01       	movw	r24, r28
    4454:	01 96       	adiw	r24, 0x01	; 1
    4456:	82 0f       	add	r24, r18
    4458:	93 1f       	adc	r25, r19
    445a:	fc 01       	movw	r30, r24
    445c:	32 96       	adiw	r30, 0x02	; 2
    445e:	89 81       	ldd	r24, Y+1	; 0x01
    4460:	9a 81       	ldd	r25, Y+2	; 0x02
    4462:	91 83       	std	Z+1, r25	; 0x01
    4464:	80 83       	st	Z, r24
		++cnt;
    4466:	80 91 93 02 	lds	r24, 0x0293
    446a:	8f 5f       	subi	r24, 0xFF	; 255
    446c:	80 93 93 02 	sts	0x0293, r24
		cnt =cnt% 31;
    4470:	80 91 93 02 	lds	r24, 0x0293
    4474:	9f e1       	ldi	r25, 0x1F	; 31
    4476:	69 2f       	mov	r22, r25
    4478:	0e 94 83 24 	call	0x4906	; 0x4906 <__udivmodqi4>
    447c:	89 2f       	mov	r24, r25
    447e:	80 93 93 02 	sts	0x0293, r24

		tick=0;
    4482:	10 92 8f 02 	sts	0x028F, r1
    4486:	10 92 90 02 	sts	0x0290, r1
    448a:	10 92 91 02 	sts	0x0291, r1
    448e:	10 92 92 02 	sts	0x0292, r1
	}
}
    4492:	26 96       	adiw	r28, 0x06	; 6
    4494:	0f b6       	in	r0, 0x3f	; 63
    4496:	f8 94       	cli
    4498:	de bf       	out	0x3e, r29	; 62
    449a:	0f be       	out	0x3f, r0	; 63
    449c:	cd bf       	out	0x3d, r28	; 61
    449e:	cf 91       	pop	r28
    44a0:	df 91       	pop	r29
    44a2:	08 95       	ret

000044a4 <RecieveFromBt>:

void RecieveFromBt()
{
    44a4:	0f 93       	push	r16
    44a6:	1f 93       	push	r17
    44a8:	df 93       	push	r29
    44aa:	cf 93       	push	r28
    44ac:	cd b7       	in	r28, 0x3d	; 61
    44ae:	de b7       	in	r29, 0x3e	; 62

	recieved_buffer[i]=UART_ReceiveByteNoBlock();
    44b0:	80 91 df 02 	lds	r24, 0x02DF
    44b4:	08 2f       	mov	r16, r24
    44b6:	10 e0       	ldi	r17, 0x00	; 0
    44b8:	0e 94 3c 08 	call	0x1078	; 0x1078 <UART_ReceiveByteNoBlock>
    44bc:	f8 01       	movw	r30, r16
    44be:	ec 52       	subi	r30, 0x2C	; 44
    44c0:	fd 4f       	sbci	r31, 0xFD	; 253
    44c2:	80 83       	st	Z, r24
	i++;
    44c4:	80 91 df 02 	lds	r24, 0x02DF
    44c8:	8f 5f       	subi	r24, 0xFF	; 255
    44ca:	80 93 df 02 	sts	0x02DF, r24
	i=i%10;
    44ce:	80 91 df 02 	lds	r24, 0x02DF
    44d2:	9a e0       	ldi	r25, 0x0A	; 10
    44d4:	69 2f       	mov	r22, r25
    44d6:	0e 94 83 24 	call	0x4906	; 0x4906 <__udivmodqi4>
    44da:	89 2f       	mov	r24, r25
    44dc:	80 93 df 02 	sts	0x02DF, r24

}
    44e0:	cf 91       	pop	r28
    44e2:	df 91       	pop	r29
    44e4:	1f 91       	pop	r17
    44e6:	0f 91       	pop	r16
    44e8:	08 95       	ret

000044ea <main>:


int main()
{
    44ea:	df 93       	push	r29
    44ec:	cf 93       	push	r28
    44ee:	cd b7       	in	r28, 0x3d	; 61
    44f0:	de b7       	in	r29, 0x3e	; 62
    44f2:	63 97       	sbiw	r28, 0x13	; 19
    44f4:	0f b6       	in	r0, 0x3f	; 63
    44f6:	f8 94       	cli
    44f8:	de bf       	out	0x3e, r29	; 62
    44fa:	0f be       	out	0x3f, r0	; 63
    44fc:	cd bf       	out	0x3d, r28	; 61
	uint8_t distance_str[15]={0};
    44fe:	8f e0       	ldi	r24, 0x0F	; 15
    4500:	fe 01       	movw	r30, r28
    4502:	35 96       	adiw	r30, 0x05	; 5
    4504:	df 01       	movw	r26, r30
    4506:	98 2f       	mov	r25, r24
    4508:	1d 92       	st	X+, r1
    450a:	9a 95       	dec	r25
    450c:	e9 f7       	brne	.-6      	; 0x4508 <main+0x1e>
	uint32 OldDistance=0;
    450e:	19 82       	std	Y+1, r1	; 0x01
    4510:	1a 82       	std	Y+2, r1	; 0x02
    4512:	1b 82       	std	Y+3, r1	; 0x03
    4514:	1c 82       	std	Y+4, r1	; 0x04
	//sei();
	//Timer0_SetInterruptTime_us(1,MotorHandling);
	//AnalogWrite(OC1B_PD4,80);

	//ultrasonic_init();
	sei();
    4516:	78 94       	sei
	MotorInit();
    4518:	0e 94 8d 1c 	call	0x391a	; 0x391a <MotorInit>
	UART_Init();
    451c:	0e 94 17 07 	call	0xe2e	; 0xe2e <UART_Init>
	UART_RX_InterruptEnable();
    4520:	0e 94 6c 07 	call	0xed8	; 0xed8 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(RecieveFromBt);
    4524:	82 e5       	ldi	r24, 0x52	; 82
    4526:	92 e2       	ldi	r25, 0x22	; 34
    4528:	0e 94 a4 07 	call	0xf48	; 0xf48 <UART_RX_SetCallBack>
//			UART_SendByte('\r');
//			UART_SendString((uint8*)"Stop Now");
//			UART_SendByte('\r');
//			stopflag=1;
//		}else
		if(i!=0)
    452c:	80 91 df 02 	lds	r24, 0x02DF
    4530:	88 23       	and	r24, r24
    4532:	e1 f3       	breq	.-8      	; 0x452c <main+0x42>
		{
			RobotMovment();
    4534:	0e 94 9f 22 	call	0x453e	; 0x453e <RobotMovment>
			//ServoMovment();
			//stopflag=0;
			i=0;
    4538:	10 92 df 02 	sts	0x02DF, r1
    453c:	f7 cf       	rjmp	.-18     	; 0x452c <main+0x42>

0000453e <RobotMovment>:
//			cnt=0;
//		}
//

void RobotMovment()
{
    453e:	df 93       	push	r29
    4540:	cf 93       	push	r28
    4542:	cd b7       	in	r28, 0x3d	; 61
    4544:	de b7       	in	r29, 0x3e	; 62
    4546:	6c 97       	sbiw	r28, 0x1c	; 28
    4548:	0f b6       	in	r0, 0x3f	; 63
    454a:	f8 94       	cli
    454c:	de bf       	out	0x3e, r29	; 62
    454e:	0f be       	out	0x3f, r0	; 63
    4550:	cd bf       	out	0x3d, r28	; 61
	if(recieved_buffer[0]=='F'||recieved_buffer[0]=='f')
    4552:	80 91 d4 02 	lds	r24, 0x02D4
    4556:	86 34       	cpi	r24, 0x46	; 70
    4558:	21 f0       	breq	.+8      	; 0x4562 <RobotMovment+0x24>
    455a:	80 91 d4 02 	lds	r24, 0x02D4
    455e:	86 36       	cpi	r24, 0x66	; 102
    4560:	79 f4       	brne	.+30     	; 0x4580 <RobotMovment+0x42>
	{
		MotorForward(220,220);
    4562:	8c ed       	ldi	r24, 0xDC	; 220
    4564:	6c ed       	ldi	r22, 0xDC	; 220
    4566:	0e 94 bf 1c 	call	0x397e	; 0x397e <MotorForward>
		UART_SendByte('\r');
    456a:	8d e0       	ldi	r24, 0x0D	; 13
    456c:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		UART_SendString((uint8*)"Forward Now");
    4570:	80 e6       	ldi	r24, 0x60	; 96
    4572:	90 e0       	ldi	r25, 0x00	; 0
    4574:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    4578:	8d e0       	ldi	r24, 0x0D	; 13
    457a:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    457e:	51 c1       	rjmp	.+674    	; 0x4822 <RobotMovment+0x2e4>
	}else if(recieved_buffer[0]=='B'||recieved_buffer[0]=='b')
    4580:	80 91 d4 02 	lds	r24, 0x02D4
    4584:	82 34       	cpi	r24, 0x42	; 66
    4586:	21 f0       	breq	.+8      	; 0x4590 <RobotMovment+0x52>
    4588:	80 91 d4 02 	lds	r24, 0x02D4
    458c:	82 36       	cpi	r24, 0x62	; 98
    458e:	79 f4       	brne	.+30     	; 0x45ae <RobotMovment+0x70>
	{
		MotorBackward(220, 2);
    4590:	8c ed       	ldi	r24, 0xDC	; 220
    4592:	62 e0       	ldi	r22, 0x02	; 2
    4594:	0e 94 ed 1c 	call	0x39da	; 0x39da <MotorBackward>
		UART_SendByte('\r');
    4598:	8d e0       	ldi	r24, 0x0D	; 13
    459a:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		UART_SendString((uint8*)"Backward Now");
    459e:	8c e6       	ldi	r24, 0x6C	; 108
    45a0:	90 e0       	ldi	r25, 0x00	; 0
    45a2:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    45a6:	8d e0       	ldi	r24, 0x0D	; 13
    45a8:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    45ac:	3a c1       	rjmp	.+628    	; 0x4822 <RobotMovment+0x2e4>
	}
	else if(recieved_buffer[0]=='R'||recieved_buffer[0]=='r')
    45ae:	80 91 d4 02 	lds	r24, 0x02D4
    45b2:	82 35       	cpi	r24, 0x52	; 82
    45b4:	29 f0       	breq	.+10     	; 0x45c0 <RobotMovment+0x82>
    45b6:	80 91 d4 02 	lds	r24, 0x02D4
    45ba:	82 37       	cpi	r24, 0x72	; 114
    45bc:	09 f0       	breq	.+2      	; 0x45c0 <RobotMovment+0x82>
    45be:	85 c0       	rjmp	.+266    	; 0x46ca <RobotMovment+0x18c>
	{
		MotorForward(220,200);
    45c0:	8c ed       	ldi	r24, 0xDC	; 220
    45c2:	68 ec       	ldi	r22, 0xC8	; 200
    45c4:	0e 94 bf 1c 	call	0x397e	; 0x397e <MotorForward>
    45c8:	80 e0       	ldi	r24, 0x00	; 0
    45ca:	90 e0       	ldi	r25, 0x00	; 0
    45cc:	aa ef       	ldi	r26, 0xFA	; 250
    45ce:	b3 e4       	ldi	r27, 0x43	; 67
    45d0:	89 8f       	std	Y+25, r24	; 0x19
    45d2:	9a 8f       	std	Y+26, r25	; 0x1a
    45d4:	ab 8f       	std	Y+27, r26	; 0x1b
    45d6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    45d8:	69 8d       	ldd	r22, Y+25	; 0x19
    45da:	7a 8d       	ldd	r23, Y+26	; 0x1a
    45dc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    45de:	9c 8d       	ldd	r25, Y+28	; 0x1c
    45e0:	20 e0       	ldi	r18, 0x00	; 0
    45e2:	30 e0       	ldi	r19, 0x00	; 0
    45e4:	4a ef       	ldi	r20, 0xFA	; 250
    45e6:	54 e4       	ldi	r21, 0x44	; 68
    45e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    45ec:	dc 01       	movw	r26, r24
    45ee:	cb 01       	movw	r24, r22
    45f0:	8d 8b       	std	Y+21, r24	; 0x15
    45f2:	9e 8b       	std	Y+22, r25	; 0x16
    45f4:	af 8b       	std	Y+23, r26	; 0x17
    45f6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    45f8:	6d 89       	ldd	r22, Y+21	; 0x15
    45fa:	7e 89       	ldd	r23, Y+22	; 0x16
    45fc:	8f 89       	ldd	r24, Y+23	; 0x17
    45fe:	98 8d       	ldd	r25, Y+24	; 0x18
    4600:	20 e0       	ldi	r18, 0x00	; 0
    4602:	30 e0       	ldi	r19, 0x00	; 0
    4604:	40 e8       	ldi	r20, 0x80	; 128
    4606:	5f e3       	ldi	r21, 0x3F	; 63
    4608:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    460c:	88 23       	and	r24, r24
    460e:	2c f4       	brge	.+10     	; 0x461a <RobotMovment+0xdc>
		__ticks = 1;
    4610:	81 e0       	ldi	r24, 0x01	; 1
    4612:	90 e0       	ldi	r25, 0x00	; 0
    4614:	9c 8b       	std	Y+20, r25	; 0x14
    4616:	8b 8b       	std	Y+19, r24	; 0x13
    4618:	3f c0       	rjmp	.+126    	; 0x4698 <RobotMovment+0x15a>
	else if (__tmp > 65535)
    461a:	6d 89       	ldd	r22, Y+21	; 0x15
    461c:	7e 89       	ldd	r23, Y+22	; 0x16
    461e:	8f 89       	ldd	r24, Y+23	; 0x17
    4620:	98 8d       	ldd	r25, Y+24	; 0x18
    4622:	20 e0       	ldi	r18, 0x00	; 0
    4624:	3f ef       	ldi	r19, 0xFF	; 255
    4626:	4f e7       	ldi	r20, 0x7F	; 127
    4628:	57 e4       	ldi	r21, 0x47	; 71
    462a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    462e:	18 16       	cp	r1, r24
    4630:	4c f5       	brge	.+82     	; 0x4684 <RobotMovment+0x146>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4632:	69 8d       	ldd	r22, Y+25	; 0x19
    4634:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4636:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4638:	9c 8d       	ldd	r25, Y+28	; 0x1c
    463a:	20 e0       	ldi	r18, 0x00	; 0
    463c:	30 e0       	ldi	r19, 0x00	; 0
    463e:	40 e2       	ldi	r20, 0x20	; 32
    4640:	51 e4       	ldi	r21, 0x41	; 65
    4642:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4646:	dc 01       	movw	r26, r24
    4648:	cb 01       	movw	r24, r22
    464a:	bc 01       	movw	r22, r24
    464c:	cd 01       	movw	r24, r26
    464e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4652:	dc 01       	movw	r26, r24
    4654:	cb 01       	movw	r24, r22
    4656:	9c 8b       	std	Y+20, r25	; 0x14
    4658:	8b 8b       	std	Y+19, r24	; 0x13
    465a:	0f c0       	rjmp	.+30     	; 0x467a <RobotMovment+0x13c>
    465c:	88 ec       	ldi	r24, 0xC8	; 200
    465e:	90 e0       	ldi	r25, 0x00	; 0
    4660:	9a 8b       	std	Y+18, r25	; 0x12
    4662:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    4664:	89 89       	ldd	r24, Y+17	; 0x11
    4666:	9a 89       	ldd	r25, Y+18	; 0x12
    4668:	01 97       	sbiw	r24, 0x01	; 1
    466a:	f1 f7       	brne	.-4      	; 0x4668 <RobotMovment+0x12a>
    466c:	9a 8b       	std	Y+18, r25	; 0x12
    466e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    4670:	8b 89       	ldd	r24, Y+19	; 0x13
    4672:	9c 89       	ldd	r25, Y+20	; 0x14
    4674:	01 97       	sbiw	r24, 0x01	; 1
    4676:	9c 8b       	std	Y+20, r25	; 0x14
    4678:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    467a:	8b 89       	ldd	r24, Y+19	; 0x13
    467c:	9c 89       	ldd	r25, Y+20	; 0x14
    467e:	00 97       	sbiw	r24, 0x00	; 0
    4680:	69 f7       	brne	.-38     	; 0x465c <RobotMovment+0x11e>
    4682:	14 c0       	rjmp	.+40     	; 0x46ac <RobotMovment+0x16e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    4684:	6d 89       	ldd	r22, Y+21	; 0x15
    4686:	7e 89       	ldd	r23, Y+22	; 0x16
    4688:	8f 89       	ldd	r24, Y+23	; 0x17
    468a:	98 8d       	ldd	r25, Y+24	; 0x18
    468c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4690:	dc 01       	movw	r26, r24
    4692:	cb 01       	movw	r24, r22
    4694:	9c 8b       	std	Y+20, r25	; 0x14
    4696:	8b 8b       	std	Y+19, r24	; 0x13
    4698:	8b 89       	ldd	r24, Y+19	; 0x13
    469a:	9c 89       	ldd	r25, Y+20	; 0x14
    469c:	98 8b       	std	Y+16, r25	; 0x10
    469e:	8f 87       	std	Y+15, r24	; 0x0f
    46a0:	8f 85       	ldd	r24, Y+15	; 0x0f
    46a2:	98 89       	ldd	r25, Y+16	; 0x10
    46a4:	01 97       	sbiw	r24, 0x01	; 1
    46a6:	f1 f7       	brne	.-4      	; 0x46a4 <RobotMovment+0x166>
    46a8:	98 8b       	std	Y+16, r25	; 0x10
    46aa:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(500);
		MotorRight(170, 230);
    46ac:	8a ea       	ldi	r24, 0xAA	; 170
    46ae:	66 ee       	ldi	r22, 0xE6	; 230
    46b0:	0e 94 49 1d 	call	0x3a92	; 0x3a92 <MotorRight>
		UART_SendByte('\r');
    46b4:	8d e0       	ldi	r24, 0x0D	; 13
    46b6:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		UART_SendString((uint8*)"Right Now");
    46ba:	89 e7       	ldi	r24, 0x79	; 121
    46bc:	90 e0       	ldi	r25, 0x00	; 0
    46be:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    46c2:	8d e0       	ldi	r24, 0x0D	; 13
    46c4:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    46c8:	ac c0       	rjmp	.+344    	; 0x4822 <RobotMovment+0x2e4>
	}else if(recieved_buffer[0]=='L'||recieved_buffer[0]=='l')
    46ca:	80 91 d4 02 	lds	r24, 0x02D4
    46ce:	8c 34       	cpi	r24, 0x4C	; 76
    46d0:	29 f0       	breq	.+10     	; 0x46dc <RobotMovment+0x19e>
    46d2:	80 91 d4 02 	lds	r24, 0x02D4
    46d6:	8c 36       	cpi	r24, 0x6C	; 108
    46d8:	09 f0       	breq	.+2      	; 0x46dc <RobotMovment+0x19e>
    46da:	85 c0       	rjmp	.+266    	; 0x47e6 <RobotMovment+0x2a8>
	{
		MotorForward(220,200);
    46dc:	8c ed       	ldi	r24, 0xDC	; 220
    46de:	68 ec       	ldi	r22, 0xC8	; 200
    46e0:	0e 94 bf 1c 	call	0x397e	; 0x397e <MotorForward>
    46e4:	80 e0       	ldi	r24, 0x00	; 0
    46e6:	90 e0       	ldi	r25, 0x00	; 0
    46e8:	aa ef       	ldi	r26, 0xFA	; 250
    46ea:	b3 e4       	ldi	r27, 0x43	; 67
    46ec:	8b 87       	std	Y+11, r24	; 0x0b
    46ee:	9c 87       	std	Y+12, r25	; 0x0c
    46f0:	ad 87       	std	Y+13, r26	; 0x0d
    46f2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    46f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    46f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    46f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    46fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    46fc:	20 e0       	ldi	r18, 0x00	; 0
    46fe:	30 e0       	ldi	r19, 0x00	; 0
    4700:	4a ef       	ldi	r20, 0xFA	; 250
    4702:	54 e4       	ldi	r21, 0x44	; 68
    4704:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4708:	dc 01       	movw	r26, r24
    470a:	cb 01       	movw	r24, r22
    470c:	8f 83       	std	Y+7, r24	; 0x07
    470e:	98 87       	std	Y+8, r25	; 0x08
    4710:	a9 87       	std	Y+9, r26	; 0x09
    4712:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4714:	6f 81       	ldd	r22, Y+7	; 0x07
    4716:	78 85       	ldd	r23, Y+8	; 0x08
    4718:	89 85       	ldd	r24, Y+9	; 0x09
    471a:	9a 85       	ldd	r25, Y+10	; 0x0a
    471c:	20 e0       	ldi	r18, 0x00	; 0
    471e:	30 e0       	ldi	r19, 0x00	; 0
    4720:	40 e8       	ldi	r20, 0x80	; 128
    4722:	5f e3       	ldi	r21, 0x3F	; 63
    4724:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    4728:	88 23       	and	r24, r24
    472a:	2c f4       	brge	.+10     	; 0x4736 <RobotMovment+0x1f8>
		__ticks = 1;
    472c:	81 e0       	ldi	r24, 0x01	; 1
    472e:	90 e0       	ldi	r25, 0x00	; 0
    4730:	9e 83       	std	Y+6, r25	; 0x06
    4732:	8d 83       	std	Y+5, r24	; 0x05
    4734:	3f c0       	rjmp	.+126    	; 0x47b4 <RobotMovment+0x276>
	else if (__tmp > 65535)
    4736:	6f 81       	ldd	r22, Y+7	; 0x07
    4738:	78 85       	ldd	r23, Y+8	; 0x08
    473a:	89 85       	ldd	r24, Y+9	; 0x09
    473c:	9a 85       	ldd	r25, Y+10	; 0x0a
    473e:	20 e0       	ldi	r18, 0x00	; 0
    4740:	3f ef       	ldi	r19, 0xFF	; 255
    4742:	4f e7       	ldi	r20, 0x7F	; 127
    4744:	57 e4       	ldi	r21, 0x47	; 71
    4746:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    474a:	18 16       	cp	r1, r24
    474c:	4c f5       	brge	.+82     	; 0x47a0 <RobotMovment+0x262>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    474e:	6b 85       	ldd	r22, Y+11	; 0x0b
    4750:	7c 85       	ldd	r23, Y+12	; 0x0c
    4752:	8d 85       	ldd	r24, Y+13	; 0x0d
    4754:	9e 85       	ldd	r25, Y+14	; 0x0e
    4756:	20 e0       	ldi	r18, 0x00	; 0
    4758:	30 e0       	ldi	r19, 0x00	; 0
    475a:	40 e2       	ldi	r20, 0x20	; 32
    475c:	51 e4       	ldi	r21, 0x41	; 65
    475e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4762:	dc 01       	movw	r26, r24
    4764:	cb 01       	movw	r24, r22
    4766:	bc 01       	movw	r22, r24
    4768:	cd 01       	movw	r24, r26
    476a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    476e:	dc 01       	movw	r26, r24
    4770:	cb 01       	movw	r24, r22
    4772:	9e 83       	std	Y+6, r25	; 0x06
    4774:	8d 83       	std	Y+5, r24	; 0x05
    4776:	0f c0       	rjmp	.+30     	; 0x4796 <RobotMovment+0x258>
    4778:	88 ec       	ldi	r24, 0xC8	; 200
    477a:	90 e0       	ldi	r25, 0x00	; 0
    477c:	9c 83       	std	Y+4, r25	; 0x04
    477e:	8b 83       	std	Y+3, r24	; 0x03
    4780:	8b 81       	ldd	r24, Y+3	; 0x03
    4782:	9c 81       	ldd	r25, Y+4	; 0x04
    4784:	01 97       	sbiw	r24, 0x01	; 1
    4786:	f1 f7       	brne	.-4      	; 0x4784 <RobotMovment+0x246>
    4788:	9c 83       	std	Y+4, r25	; 0x04
    478a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    478c:	8d 81       	ldd	r24, Y+5	; 0x05
    478e:	9e 81       	ldd	r25, Y+6	; 0x06
    4790:	01 97       	sbiw	r24, 0x01	; 1
    4792:	9e 83       	std	Y+6, r25	; 0x06
    4794:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    4796:	8d 81       	ldd	r24, Y+5	; 0x05
    4798:	9e 81       	ldd	r25, Y+6	; 0x06
    479a:	00 97       	sbiw	r24, 0x00	; 0
    479c:	69 f7       	brne	.-38     	; 0x4778 <RobotMovment+0x23a>
    479e:	14 c0       	rjmp	.+40     	; 0x47c8 <RobotMovment+0x28a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    47a0:	6f 81       	ldd	r22, Y+7	; 0x07
    47a2:	78 85       	ldd	r23, Y+8	; 0x08
    47a4:	89 85       	ldd	r24, Y+9	; 0x09
    47a6:	9a 85       	ldd	r25, Y+10	; 0x0a
    47a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    47ac:	dc 01       	movw	r26, r24
    47ae:	cb 01       	movw	r24, r22
    47b0:	9e 83       	std	Y+6, r25	; 0x06
    47b2:	8d 83       	std	Y+5, r24	; 0x05
    47b4:	8d 81       	ldd	r24, Y+5	; 0x05
    47b6:	9e 81       	ldd	r25, Y+6	; 0x06
    47b8:	9a 83       	std	Y+2, r25	; 0x02
    47ba:	89 83       	std	Y+1, r24	; 0x01
    47bc:	89 81       	ldd	r24, Y+1	; 0x01
    47be:	9a 81       	ldd	r25, Y+2	; 0x02
    47c0:	01 97       	sbiw	r24, 0x01	; 1
    47c2:	f1 f7       	brne	.-4      	; 0x47c0 <RobotMovment+0x282>
    47c4:	9a 83       	std	Y+2, r25	; 0x02
    47c6:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(500);
		MotorLeft(230, 170);
    47c8:	86 ee       	ldi	r24, 0xE6	; 230
    47ca:	6a ea       	ldi	r22, 0xAA	; 170
    47cc:	0e 94 1b 1d 	call	0x3a36	; 0x3a36 <MotorLeft>
		UART_SendByte('\r');
    47d0:	8d e0       	ldi	r24, 0x0D	; 13
    47d2:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		UART_SendString((uint8*)"Left Now");
    47d6:	83 e8       	ldi	r24, 0x83	; 131
    47d8:	90 e0       	ldi	r25, 0x00	; 0
    47da:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    47de:	8d e0       	ldi	r24, 0x0D	; 13
    47e0:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    47e4:	1e c0       	rjmp	.+60     	; 0x4822 <RobotMovment+0x2e4>
	}else if(recieved_buffer[0]=='S'||recieved_buffer[0]=='s')
    47e6:	80 91 d4 02 	lds	r24, 0x02D4
    47ea:	83 35       	cpi	r24, 0x53	; 83
    47ec:	21 f0       	breq	.+8      	; 0x47f6 <RobotMovment+0x2b8>
    47ee:	80 91 d4 02 	lds	r24, 0x02D4
    47f2:	83 37       	cpi	r24, 0x73	; 115
    47f4:	79 f4       	brne	.+30     	; 0x4814 <RobotMovment+0x2d6>
	{
		MotorStop(0, 0);
    47f6:	80 e0       	ldi	r24, 0x00	; 0
    47f8:	60 e0       	ldi	r22, 0x00	; 0
    47fa:	0e 94 77 1d 	call	0x3aee	; 0x3aee <MotorStop>
		UART_SendByte('\r');
    47fe:	8d e0       	ldi	r24, 0x0D	; 13
    4800:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		UART_SendString((uint8*)"Stop Now");
    4804:	8c e8       	ldi	r24, 0x8C	; 140
    4806:	90 e0       	ldi	r25, 0x00	; 0
    4808:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    480c:	8d e0       	ldi	r24, 0x0D	; 13
    480e:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    4812:	07 c0       	rjmp	.+14     	; 0x4822 <RobotMovment+0x2e4>
	}else
	{
		UART_SendString((uint8*)"Please enter Valid Character {f-b-r-l-s}");
    4814:	85 e9       	ldi	r24, 0x95	; 149
    4816:	90 e0       	ldi	r25, 0x00	; 0
    4818:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
		UART_SendByte('\r');
    481c:	8d e0       	ldi	r24, 0x0D	; 13
    481e:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
	}
}
    4822:	6c 96       	adiw	r28, 0x1c	; 28
    4824:	0f b6       	in	r0, 0x3f	; 63
    4826:	f8 94       	cli
    4828:	de bf       	out	0x3e, r29	; 62
    482a:	0f be       	out	0x3f, r0	; 63
    482c:	cd bf       	out	0x3d, r28	; 61
    482e:	cf 91       	pop	r28
    4830:	df 91       	pop	r29
    4832:	08 95       	ret

00004834 <ServoMovment>:

void ServoMovment()
{
    4834:	df 93       	push	r29
    4836:	cf 93       	push	r28
    4838:	cd b7       	in	r28, 0x3d	; 61
    483a:	de b7       	in	r29, 0x3e	; 62
	if(recieved_buffer[0]=='0'||recieved_buffer[0]=='z')
    483c:	80 91 d4 02 	lds	r24, 0x02D4
    4840:	80 33       	cpi	r24, 0x30	; 48
    4842:	21 f0       	breq	.+8      	; 0x484c <ServoMovment+0x18>
    4844:	80 91 d4 02 	lds	r24, 0x02D4
    4848:	8a 37       	cpi	r24, 0x7A	; 122
    484a:	71 f4       	brne	.+28     	; 0x4868 <ServoMovment+0x34>
		{
			Servo_Write(0);
    484c:	80 e0       	ldi	r24, 0x00	; 0
    484e:	0e 94 ed 1d 	call	0x3bda	; 0x3bda <Servo_Write>
			UART_SendByte('\r');
    4852:	8d e0       	ldi	r24, 0x0D	; 13
    4854:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
			UART_SendString((uint8*)"Servo 0");
    4858:	8e eb       	ldi	r24, 0xBE	; 190
    485a:	90 e0       	ldi	r25, 0x00	; 0
    485c:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
			UART_SendByte('\r');
    4860:	8d e0       	ldi	r24, 0x0D	; 13
    4862:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    4866:	2b c0       	rjmp	.+86     	; 0x48be <ServoMovment+0x8a>
		}else if(recieved_buffer[0]=='9'||recieved_buffer[0]=='n')
    4868:	80 91 d4 02 	lds	r24, 0x02D4
    486c:	89 33       	cpi	r24, 0x39	; 57
    486e:	21 f0       	breq	.+8      	; 0x4878 <ServoMovment+0x44>
    4870:	80 91 d4 02 	lds	r24, 0x02D4
    4874:	8e 36       	cpi	r24, 0x6E	; 110
    4876:	71 f4       	brne	.+28     	; 0x4894 <ServoMovment+0x60>
		{
			Servo_Write(90);
    4878:	8a e5       	ldi	r24, 0x5A	; 90
    487a:	0e 94 ed 1d 	call	0x3bda	; 0x3bda <Servo_Write>
			UART_SendByte('\r');
    487e:	8d e0       	ldi	r24, 0x0D	; 13
    4880:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
			UART_SendString((uint8*)"Servo 90");
    4884:	86 ec       	ldi	r24, 0xC6	; 198
    4886:	90 e0       	ldi	r25, 0x00	; 0
    4888:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
			UART_SendByte('\r');
    488c:	8d e0       	ldi	r24, 0x0D	; 13
    488e:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
    4892:	15 c0       	rjmp	.+42     	; 0x48be <ServoMovment+0x8a>
		}
		else if(recieved_buffer[0]=='8'||recieved_buffer[0]=='e')
    4894:	80 91 d4 02 	lds	r24, 0x02D4
    4898:	88 33       	cpi	r24, 0x38	; 56
    489a:	21 f0       	breq	.+8      	; 0x48a4 <ServoMovment+0x70>
    489c:	80 91 d4 02 	lds	r24, 0x02D4
    48a0:	85 36       	cpi	r24, 0x65	; 101
    48a2:	69 f4       	brne	.+26     	; 0x48be <ServoMovment+0x8a>
		{
			Servo_Write(180);
    48a4:	84 eb       	ldi	r24, 0xB4	; 180
    48a6:	0e 94 ed 1d 	call	0x3bda	; 0x3bda <Servo_Write>
			UART_SendByte('\r');
    48aa:	8d e0       	ldi	r24, 0x0D	; 13
    48ac:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
			UART_SendString((uint8*)"Servo 180");
    48b0:	8f ec       	ldi	r24, 0xCF	; 207
    48b2:	90 e0       	ldi	r25, 0x00	; 0
    48b4:	0e 94 ee 1f 	call	0x3fdc	; 0x3fdc <UART_SendString>
			UART_SendByte('\r');
    48b8:	8d e0       	ldi	r24, 0x0D	; 13
    48ba:	0e 94 46 08 	call	0x108c	; 0x108c <UART_SendByte>
		}
	i=0;
    48be:	10 92 df 02 	sts	0x02DF, r1
}
    48c2:	cf 91       	pop	r28
    48c4:	df 91       	pop	r29
    48c6:	08 95       	ret

000048c8 <__mulsi3>:
    48c8:	62 9f       	mul	r22, r18
    48ca:	d0 01       	movw	r26, r0
    48cc:	73 9f       	mul	r23, r19
    48ce:	f0 01       	movw	r30, r0
    48d0:	82 9f       	mul	r24, r18
    48d2:	e0 0d       	add	r30, r0
    48d4:	f1 1d       	adc	r31, r1
    48d6:	64 9f       	mul	r22, r20
    48d8:	e0 0d       	add	r30, r0
    48da:	f1 1d       	adc	r31, r1
    48dc:	92 9f       	mul	r25, r18
    48de:	f0 0d       	add	r31, r0
    48e0:	83 9f       	mul	r24, r19
    48e2:	f0 0d       	add	r31, r0
    48e4:	74 9f       	mul	r23, r20
    48e6:	f0 0d       	add	r31, r0
    48e8:	65 9f       	mul	r22, r21
    48ea:	f0 0d       	add	r31, r0
    48ec:	99 27       	eor	r25, r25
    48ee:	72 9f       	mul	r23, r18
    48f0:	b0 0d       	add	r27, r0
    48f2:	e1 1d       	adc	r30, r1
    48f4:	f9 1f       	adc	r31, r25
    48f6:	63 9f       	mul	r22, r19
    48f8:	b0 0d       	add	r27, r0
    48fa:	e1 1d       	adc	r30, r1
    48fc:	f9 1f       	adc	r31, r25
    48fe:	bd 01       	movw	r22, r26
    4900:	cf 01       	movw	r24, r30
    4902:	11 24       	eor	r1, r1
    4904:	08 95       	ret

00004906 <__udivmodqi4>:
    4906:	99 1b       	sub	r25, r25
    4908:	79 e0       	ldi	r23, 0x09	; 9
    490a:	04 c0       	rjmp	.+8      	; 0x4914 <__udivmodqi4_ep>

0000490c <__udivmodqi4_loop>:
    490c:	99 1f       	adc	r25, r25
    490e:	96 17       	cp	r25, r22
    4910:	08 f0       	brcs	.+2      	; 0x4914 <__udivmodqi4_ep>
    4912:	96 1b       	sub	r25, r22

00004914 <__udivmodqi4_ep>:
    4914:	88 1f       	adc	r24, r24
    4916:	7a 95       	dec	r23
    4918:	c9 f7       	brne	.-14     	; 0x490c <__udivmodqi4_loop>
    491a:	80 95       	com	r24
    491c:	08 95       	ret

0000491e <__udivmodhi4>:
    491e:	aa 1b       	sub	r26, r26
    4920:	bb 1b       	sub	r27, r27
    4922:	51 e1       	ldi	r21, 0x11	; 17
    4924:	07 c0       	rjmp	.+14     	; 0x4934 <__udivmodhi4_ep>

00004926 <__udivmodhi4_loop>:
    4926:	aa 1f       	adc	r26, r26
    4928:	bb 1f       	adc	r27, r27
    492a:	a6 17       	cp	r26, r22
    492c:	b7 07       	cpc	r27, r23
    492e:	10 f0       	brcs	.+4      	; 0x4934 <__udivmodhi4_ep>
    4930:	a6 1b       	sub	r26, r22
    4932:	b7 0b       	sbc	r27, r23

00004934 <__udivmodhi4_ep>:
    4934:	88 1f       	adc	r24, r24
    4936:	99 1f       	adc	r25, r25
    4938:	5a 95       	dec	r21
    493a:	a9 f7       	brne	.-22     	; 0x4926 <__udivmodhi4_loop>
    493c:	80 95       	com	r24
    493e:	90 95       	com	r25
    4940:	bc 01       	movw	r22, r24
    4942:	cd 01       	movw	r24, r26
    4944:	08 95       	ret

00004946 <__divmodhi4>:
    4946:	97 fb       	bst	r25, 7
    4948:	09 2e       	mov	r0, r25
    494a:	07 26       	eor	r0, r23
    494c:	0a d0       	rcall	.+20     	; 0x4962 <__divmodhi4_neg1>
    494e:	77 fd       	sbrc	r23, 7
    4950:	04 d0       	rcall	.+8      	; 0x495a <__divmodhi4_neg2>
    4952:	e5 df       	rcall	.-54     	; 0x491e <__udivmodhi4>
    4954:	06 d0       	rcall	.+12     	; 0x4962 <__divmodhi4_neg1>
    4956:	00 20       	and	r0, r0
    4958:	1a f4       	brpl	.+6      	; 0x4960 <__divmodhi4_exit>

0000495a <__divmodhi4_neg2>:
    495a:	70 95       	com	r23
    495c:	61 95       	neg	r22
    495e:	7f 4f       	sbci	r23, 0xFF	; 255

00004960 <__divmodhi4_exit>:
    4960:	08 95       	ret

00004962 <__divmodhi4_neg1>:
    4962:	f6 f7       	brtc	.-4      	; 0x4960 <__divmodhi4_exit>
    4964:	90 95       	com	r25
    4966:	81 95       	neg	r24
    4968:	9f 4f       	sbci	r25, 0xFF	; 255
    496a:	08 95       	ret

0000496c <__udivmodsi4>:
    496c:	a1 e2       	ldi	r26, 0x21	; 33
    496e:	1a 2e       	mov	r1, r26
    4970:	aa 1b       	sub	r26, r26
    4972:	bb 1b       	sub	r27, r27
    4974:	fd 01       	movw	r30, r26
    4976:	0d c0       	rjmp	.+26     	; 0x4992 <__udivmodsi4_ep>

00004978 <__udivmodsi4_loop>:
    4978:	aa 1f       	adc	r26, r26
    497a:	bb 1f       	adc	r27, r27
    497c:	ee 1f       	adc	r30, r30
    497e:	ff 1f       	adc	r31, r31
    4980:	a2 17       	cp	r26, r18
    4982:	b3 07       	cpc	r27, r19
    4984:	e4 07       	cpc	r30, r20
    4986:	f5 07       	cpc	r31, r21
    4988:	20 f0       	brcs	.+8      	; 0x4992 <__udivmodsi4_ep>
    498a:	a2 1b       	sub	r26, r18
    498c:	b3 0b       	sbc	r27, r19
    498e:	e4 0b       	sbc	r30, r20
    4990:	f5 0b       	sbc	r31, r21

00004992 <__udivmodsi4_ep>:
    4992:	66 1f       	adc	r22, r22
    4994:	77 1f       	adc	r23, r23
    4996:	88 1f       	adc	r24, r24
    4998:	99 1f       	adc	r25, r25
    499a:	1a 94       	dec	r1
    499c:	69 f7       	brne	.-38     	; 0x4978 <__udivmodsi4_loop>
    499e:	60 95       	com	r22
    49a0:	70 95       	com	r23
    49a2:	80 95       	com	r24
    49a4:	90 95       	com	r25
    49a6:	9b 01       	movw	r18, r22
    49a8:	ac 01       	movw	r20, r24
    49aa:	bd 01       	movw	r22, r26
    49ac:	cf 01       	movw	r24, r30
    49ae:	08 95       	ret

000049b0 <__prologue_saves__>:
    49b0:	2f 92       	push	r2
    49b2:	3f 92       	push	r3
    49b4:	4f 92       	push	r4
    49b6:	5f 92       	push	r5
    49b8:	6f 92       	push	r6
    49ba:	7f 92       	push	r7
    49bc:	8f 92       	push	r8
    49be:	9f 92       	push	r9
    49c0:	af 92       	push	r10
    49c2:	bf 92       	push	r11
    49c4:	cf 92       	push	r12
    49c6:	df 92       	push	r13
    49c8:	ef 92       	push	r14
    49ca:	ff 92       	push	r15
    49cc:	0f 93       	push	r16
    49ce:	1f 93       	push	r17
    49d0:	cf 93       	push	r28
    49d2:	df 93       	push	r29
    49d4:	cd b7       	in	r28, 0x3d	; 61
    49d6:	de b7       	in	r29, 0x3e	; 62
    49d8:	ca 1b       	sub	r28, r26
    49da:	db 0b       	sbc	r29, r27
    49dc:	0f b6       	in	r0, 0x3f	; 63
    49de:	f8 94       	cli
    49e0:	de bf       	out	0x3e, r29	; 62
    49e2:	0f be       	out	0x3f, r0	; 63
    49e4:	cd bf       	out	0x3d, r28	; 61
    49e6:	09 94       	ijmp

000049e8 <__epilogue_restores__>:
    49e8:	2a 88       	ldd	r2, Y+18	; 0x12
    49ea:	39 88       	ldd	r3, Y+17	; 0x11
    49ec:	48 88       	ldd	r4, Y+16	; 0x10
    49ee:	5f 84       	ldd	r5, Y+15	; 0x0f
    49f0:	6e 84       	ldd	r6, Y+14	; 0x0e
    49f2:	7d 84       	ldd	r7, Y+13	; 0x0d
    49f4:	8c 84       	ldd	r8, Y+12	; 0x0c
    49f6:	9b 84       	ldd	r9, Y+11	; 0x0b
    49f8:	aa 84       	ldd	r10, Y+10	; 0x0a
    49fa:	b9 84       	ldd	r11, Y+9	; 0x09
    49fc:	c8 84       	ldd	r12, Y+8	; 0x08
    49fe:	df 80       	ldd	r13, Y+7	; 0x07
    4a00:	ee 80       	ldd	r14, Y+6	; 0x06
    4a02:	fd 80       	ldd	r15, Y+5	; 0x05
    4a04:	0c 81       	ldd	r16, Y+4	; 0x04
    4a06:	1b 81       	ldd	r17, Y+3	; 0x03
    4a08:	aa 81       	ldd	r26, Y+2	; 0x02
    4a0a:	b9 81       	ldd	r27, Y+1	; 0x01
    4a0c:	ce 0f       	add	r28, r30
    4a0e:	d1 1d       	adc	r29, r1
    4a10:	0f b6       	in	r0, 0x3f	; 63
    4a12:	f8 94       	cli
    4a14:	de bf       	out	0x3e, r29	; 62
    4a16:	0f be       	out	0x3f, r0	; 63
    4a18:	cd bf       	out	0x3d, r28	; 61
    4a1a:	ed 01       	movw	r28, r26
    4a1c:	08 95       	ret

00004a1e <_exit>:
    4a1e:	f8 94       	cli

00004a20 <__stop_program>:
    4a20:	ff cf       	rjmp	.-2      	; 0x4a20 <__stop_program>
