<stg><name>cnn</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="17" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="20" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="21" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="22" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="23" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="24" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="25" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="28" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:0  %dense_array_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="dense_array_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader342.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !434

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader342.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction_output) nounwind, !map !440

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader342.preheader:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:4  %conv_1_input_V = alloca [784 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_input_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:5  %conv_1_out_V = alloca [4056 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_1_out_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader342.preheader:6  %conv_1_out_V_addr = getelementptr [4056 x i14]* %conv_1_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_1_out_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:7  %max_pool_1_out_V = alloca [1014 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_1_out_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader342.preheader:8  %max_pool_1_out_V_add = getelementptr [1014 x i14]* %max_pool_1_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_1_out_V_add"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:9  %conv_2_out_V = alloca [1936 x i14], align 2

]]></Node>
<StgValue><ssdm name="conv_2_out_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader342.preheader:10  %conv_2_out_V_addr = getelementptr [1936 x i14]* %conv_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_2_out_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:11  %max_pool_2_out_V = alloca [400 x i14], align 2

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader342.preheader:12  %max_pool_2_out_V_add = getelementptr [400 x i14]* %max_pool_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="max_pool_2_out_V_add"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:13  %flat_array_V = alloca [400 x i14], align 2

]]></Node>
<StgValue><ssdm name="flat_array_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="64">
<![CDATA[
.preheader342.preheader:14  %dense_1_out_V = alloca [50 x i13], align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="64">
<![CDATA[
.preheader342.preheader:15  %dense_2_out_V = alloca [30 x i13], align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="64">
<![CDATA[
.preheader342.preheader:16  %prediction_V = alloca [10 x i14], align 2

]]></Node>
<StgValue><ssdm name="prediction_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader342.preheader:17  br label %.preheader342

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader342:0  %ix_in_0 = phi i10 [ 0, %.preheader342.preheader ], [ %ix_in, %.preheader342.loopexit ]

]]></Node>
<StgValue><ssdm name="ix_in_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader342:1  %i_0 = phi i5 [ 0, %.preheader342.preheader ], [ %i, %.preheader342.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader342:2  %icmp_ln23 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader342:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader342:4  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader342:5  br i1 %icmp_ln23, label %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11, label %0

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ix_in = add i10 %ix_in_0, 28

]]></Node>
<StgValue><ssdm name="ix_in"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="10">
<![CDATA[
:2  %zext_ln203 = zext i10 %tmp_s to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:3  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="7">
<![CDATA[
:4  %zext_ln203_18 = zext i7 %tmp_11 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:5  %sub_ln203 = sub i11 %zext_ln203, %zext_ln203_18

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="14" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:0  store i14 0, i14* %conv_1_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:2  store i14 0, i14* %max_pool_1_out_V_add, align 16

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="14" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:4  store i14 0, i14* %conv_2_out_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:6  store i14 0, i14* %max_pool_2_out_V_add, align 16

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %ix_in_1 = phi i10 [ %ix_in_0, %0 ], [ %add_ln28, %_ifconv ]

]]></Node>
<StgValue><ssdm name="ix_in_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i5 [ 0, %0 ], [ %j, %_ifconv ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln25 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln25, label %.preheader342.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="5">
<![CDATA[
_ifconv:0  %zext_ln203_19 = zext i5 %j_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_19"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv:1  %add_ln203_8 = add i11 %sub_ln203, %zext_ln203_19

]]></Node>
<StgValue><ssdm name="add_ln203_8"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:4  %zext_ln27 = zext i10 %ix_in_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="cnn_input_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:56  %add_ln28 = add i10 1, %ix_in_1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.preheader342.loopexit:0  br label %.preheader342

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
_ifconv:6  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:7  %d_assign = fpext float %cnn_input_load to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:8  %ireg_V = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:9  %trunc_ln556 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="trunc_ln556"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:10  %p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:11  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:12  %zext_ln461 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:13  %trunc_ln565 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="trunc_ln565"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:14  %tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:15  %p_Result_40 = zext i53 %tmp to i54

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:16  %man_V_1 = sub i54 0, %p_Result_40

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:17  %man_V_2 = select i1 %p_Result_39, i54 %man_V_1, i54 %p_Result_40

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:18  %icmp_ln571 = icmp eq i63 %trunc_ln556, 0

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %F2 = sub i12 1075, %zext_ln461

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %icmp_ln581 = icmp sgt i12 %F2, 8

]]></Node>
<StgValue><ssdm name="icmp_ln581"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:21  %add_ln581 = add i12 -8, %F2

]]></Node>
<StgValue><ssdm name="add_ln581"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %sub_ln581 = sub i12 8, %F2

]]></Node>
<StgValue><ssdm name="sub_ln581"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:23  %sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:24  %sext_ln581 = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sext_ln581"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %icmp_ln582 = icmp eq i12 %F2, 8

]]></Node>
<StgValue><ssdm name="icmp_ln582"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:26  %trunc_ln583 = trunc i54 %man_V_2 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln583"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:27  %icmp_ln585 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="icmp_ln585"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:28  %icmp_ln603 = icmp ult i12 %sh_amt, 14

]]></Node>
<StgValue><ssdm name="icmp_ln603"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:29  %zext_ln586 = zext i32 %sext_ln581 to i54

]]></Node>
<StgValue><ssdm name="zext_ln586"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:30  %ashr_ln586 = ashr i54 %man_V_2, %zext_ln586

]]></Node>
<StgValue><ssdm name="ashr_ln586"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="54">
<![CDATA[
_ifconv:31  %trunc_ln586 = trunc i54 %ashr_ln586 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln586"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:32  %bitcast_ln696 = bitcast float %cnn_input_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln696"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:33  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:34  %select_ln588 = select i1 %tmp_20, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="select_ln588"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="32">
<![CDATA[
_ifconv:35  %sext_ln581cast = trunc i32 %sext_ln581 to i14

]]></Node>
<StgValue><ssdm name="sext_ln581cast"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv:36  %shl_ln604 = shl i14 %trunc_ln583, %sext_ln581cast

]]></Node>
<StgValue><ssdm name="shl_ln604"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %xor_ln571 = xor i1 %icmp_ln571, true

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %and_ln582 = and i1 %icmp_ln582, %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln582"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %or_ln582 = or i1 %icmp_ln571, %icmp_ln582

]]></Node>
<StgValue><ssdm name="or_ln582"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %xor_ln582 = xor i1 %or_ln582, true

]]></Node>
<StgValue><ssdm name="xor_ln582"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %and_ln581 = and i1 %icmp_ln581, %xor_ln582

]]></Node>
<StgValue><ssdm name="and_ln581"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %xor_ln585 = xor i1 %icmp_ln585, true

]]></Node>
<StgValue><ssdm name="xor_ln585"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %and_ln585 = and i1 %and_ln581, %xor_ln585

]]></Node>
<StgValue><ssdm name="and_ln585"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %and_ln585_1 = and i1 %and_ln581, %icmp_ln585

]]></Node>
<StgValue><ssdm name="and_ln585_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %or_ln581 = or i1 %or_ln582, %icmp_ln581

]]></Node>
<StgValue><ssdm name="or_ln581"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %xor_ln581 = xor i1 %or_ln581, true

]]></Node>
<StgValue><ssdm name="xor_ln581"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %and_ln603 = and i1 %icmp_ln603, %xor_ln581

]]></Node>
<StgValue><ssdm name="and_ln603"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:48  %select_ln603 = select i1 %and_ln603, i14 %shl_ln604, i14 %trunc_ln586

]]></Node>
<StgValue><ssdm name="select_ln603"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_ln603 = or i1 %and_ln603, %and_ln585_1

]]></Node>
<StgValue><ssdm name="or_ln603"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:50  %select_ln603_1 = select i1 %and_ln585, i14 %select_ln588, i14 %trunc_ln583

]]></Node>
<StgValue><ssdm name="select_ln603_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51  %or_ln603_1 = or i1 %and_ln585, %and_ln582

]]></Node>
<StgValue><ssdm name="or_ln603_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:52  %select_ln603_2 = select i1 %or_ln603, i14 %select_ln603, i14 %select_ln603_1

]]></Node>
<StgValue><ssdm name="select_ln603_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53  %or_ln603_2 = or i1 %or_ln603, %or_ln603_1

]]></Node>
<StgValue><ssdm name="or_ln603_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv:54  %select_ln603_3 = select i1 %or_ln603_2, i14 %select_ln603_2, i14 0

]]></Node>
<StgValue><ssdm name="select_ln603_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
_ifconv:2  %sext_ln203 = sext i11 %add_ln203_8 to i64

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %conv_1_input_V_addr = getelementptr [784 x i14]* %conv_1_input_V, i64 0, i64 %sext_ln203

]]></Node>
<StgValue><ssdm name="conv_1_input_V_addr"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="14" op_1_bw="10">
<![CDATA[
_ifconv:55  store i14 %select_ln603_3, i14* %conv_1_input_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:57  br label %1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="135" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="9" op_4_bw="7" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:1  call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="136" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="9" op_4_bw="7" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:1  call fastcc void @conv_1([784 x i14]* %conv_1_input_V, [4056 x i14]* %conv_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:3  call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:3  call fastcc void @max_pool_1([4056 x i14]* %conv_1_out_V, [1014 x i14]* %max_pool_1_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="10" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:5  call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="10" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:5  call fastcc void @conv_2([1014 x i14]* %max_pool_1_out_V, [1936 x i14]* %conv_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="142" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:7  call fastcc void @max_pool_2([1936 x i14]* %conv_2_out_V, [400 x i14]* %max_pool_2_out_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:8  %flat_array_V_addr = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="flat_array_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="14" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:9  store i14 0, i14* %flat_array_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="146" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:10  call fastcc void @flat([400 x i14]* %max_pool_2_out_V, [400 x i14]* %flat_array_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:11  %dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_1_out_V_addr"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="13" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:12  store i13 0, i13* %dense_1_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11:13  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i6 [ 0, %_ZN8ap_fixedILi14ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit11 ], [ %i_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln9 = icmp eq i6 %i_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_1 = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln9, label %dense_1.exit, label %DENSE_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str465) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str465) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:2  %zext_ln14 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="15" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:3  %zext_ln13 = zext i6 %i_0_i to i15

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
dense_1.exit:0  %dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="13" op_1_bw="5">
<![CDATA[
dense_1.exit:1  store i13 0, i13* %dense_2_out_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
dense_1.exit:2  br label %4

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_29 = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="p_Val2_29"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln1117_3, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln13 = icmp eq i9 %j_0_i, -112

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %j_1 = add i9 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1  %zext_ln14_2 = zext i9 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_2"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2  %add_ln1117_3 = add i15 %phi_mul, 50

]]></Node>
<StgValue><ssdm name="add_ln1117_3"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3  %add_ln1117 = add i15 %phi_mul, %zext_ln13

]]></Node>
<StgValue><ssdm name="add_ln1117"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:4  %zext_ln1117 = zext i15 %add_ln1117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="15" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:5  %dense_1_weights_V_ad = getelementptr [20000 x i9]* @dense_1_weights_V, i64 0, i64 %zext_ln1117

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_ad"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:6  %flat_array_V_addr_1 = getelementptr [400 x i14]* %flat_array_V, i64 0, i64 %zext_ln14_2

]]></Node>
<StgValue><ssdm name="flat_array_V_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:7  %flat_array_V_load = load i14* %flat_array_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_V_load"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:9  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end:0  %dense_1_bias_V_addr = getelementptr [50 x i6]* @dense_1_bias_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_bias_V_addr"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:1  %p_Val2_30 = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2466) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:7  %flat_array_V_load = load i14* %flat_array_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="flat_array_V_load"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="22" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:8  %sext_ln1192 = sext i14 %flat_array_V_load to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:9  %dense_1_weights_V_lo = load i9* %dense_1_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_1_weights_V_lo"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="22" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:10  %sext_ln1192_1 = sext i9 %dense_1_weights_V_lo to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:11  %mul_ln1192 = mul i22 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:12  %lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_29, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:13  %ret_V = add i22 %mul_ln1192, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:14  %sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:15  br label %3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="190" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:1  %p_Val2_30 = load i6* %dense_1_bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:2  %sext_ln1265 = sext i6 %p_Val2_30 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="14">
<![CDATA[
DENSE_LOOP_end:3  %trunc_ln703 = trunc i14 %p_Val2_29 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:4  %sext_ln703 = sext i6 %p_Val2_30 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="194" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
DENSE_LOOP_end:5  %add_ln703 = add i14 %p_Val2_29, %sext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="195" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
DENSE_LOOP_end:6  %add_ln203 = add i13 %sext_ln703, %trunc_ln703

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="196" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end:7  %dense_1_out_V_addr_1 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_out_V_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:8  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="198" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
DENSE_LOOP_end:9  %select_ln19 = select i1 %tmp_21, i13 0, i13 %add_ln203

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="199" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="13" op_1_bw="6">
<![CDATA[
DENSE_LOOP_end:10  store i13 %select_ln19, i13* %dense_1_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="200" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:11  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str465, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="201" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="202" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0  %i_0_i5 = phi i5 [ 0, %dense_1.exit ], [ %i_2, %DENSE_LOOP_end1 ]

]]></Node>
<StgValue><ssdm name="i_0_i5"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln9_1 = icmp eq i5 %i_0_i5, -2

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="204" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="205" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_2 = add i5 %i_0_i5, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="206" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str159) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin1:1  %tmp_i7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str159) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="5">
<![CDATA[
DENSE_LOOP_begin1:2  %zext_ln14_1 = zext i5 %i_0_i5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_1"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="5">
<![CDATA[
DENSE_LOOP_begin1:3  %zext_ln13_2 = zext i5 %i_0_i5 to i12

]]></Node>
<StgValue><ssdm name="zext_ln13_2"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin1:4  br label %5

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="212" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
dense_2.exit:0  %prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prediction_V_addr"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
dense_2.exit:1  store i14 0, i14* %prediction_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
dense_2.exit:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="215" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_32 = phi i14 [ 0, %DENSE_LOOP_begin1 ], [ %sum_V_1, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="216" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i10 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_2, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21 ]

]]></Node>
<StgValue><ssdm name="j_0_i10"/></StgValue>
</operation>

<operation id="217" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln13_1 = icmp eq i6 %j_0_i10, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="218" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %j_2 = add i6 %j_0_i10, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:1  %zext_ln14_3 = zext i6 %j_0_i10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_3"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:2  %tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i10, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:3  %zext_ln1117_6 = zext i11 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_6"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:4  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="7">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:5  %zext_ln1117_7 = zext i7 %tmp_13 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1117_7"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:6  %sub_ln1117 = sub i12 %zext_ln1117_6, %zext_ln1117_7

]]></Node>
<StgValue><ssdm name="sub_ln1117"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:7  %add_ln1117_2 = add i12 %sub_ln1117, %zext_ln13_2

]]></Node>
<StgValue><ssdm name="add_ln1117_2"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:8  %sext_ln1117 = sext i12 %add_ln1117_2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln1117"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="11" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:9  %dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_ad"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:10  %dense_1_out_V_addr_2 = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_3

]]></Node>
<StgValue><ssdm name="dense_1_out_V_addr_2"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:11  %dense_1_out_V_load = load i13* %dense_1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V_load"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:13  %dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_lo"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end1:0  %dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="dense_2_bias_V_addr"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="5">
<![CDATA[
DENSE_LOOP_end1:1  %p_Val2_33 = load i9* %dense_2_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="236" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:11  %dense_1_out_V_load = load i13* %dense_1_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_1_out_V_load"/></StgValue>
</operation>

<operation id="237" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="22" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:12  %zext_ln1192 = zext i13 %dense_1_out_V_load to i22

]]></Node>
<StgValue><ssdm name="zext_ln1192"/></StgValue>
</operation>

<operation id="238" st_id="23" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:13  %dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2

]]></Node>
<StgValue><ssdm name="dense_2_weights_V_lo"/></StgValue>
</operation>

<operation id="239" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="22" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:14  %sext_ln1192_2 = sext i9 %dense_2_weights_V_lo to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:15  %mul_ln1192_1 = mul i22 %sext_ln1192_2, %zext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:16  %lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_32, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:17  %ret_V_3 = add i22 %mul_ln1192_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:18  %sum_V_1 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_3, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i21:19  br label %5

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="5">
<![CDATA[
DENSE_LOOP_end1:1  %p_Val2_33 = load i9* %dense_2_bias_V_addr, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_33"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="9">
<![CDATA[
DENSE_LOOP_end1:2  %sext_ln1265_1 = sext i9 %p_Val2_33 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_1"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="14">
<![CDATA[
DENSE_LOOP_end1:3  %trunc_ln703_1 = trunc i14 %p_Val2_32 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="9">
<![CDATA[
DENSE_LOOP_end1:4  %sext_ln703_2 = sext i9 %p_Val2_33 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
DENSE_LOOP_end1:5  %add_ln703_1 = add i14 %p_Val2_32, %sext_ln1265_1

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
DENSE_LOOP_end1:6  %add_ln203_1 = add i13 %sext_ln703_2, %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end1:7  %dense_2_out_V_addr_1 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14_1

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end1:8  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="253" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
DENSE_LOOP_end1:9  %select_ln19_1 = select i1 %tmp_22, i13 0, i13 %add_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="254" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="13" op_1_bw="5">
<![CDATA[
DENSE_LOOP_end1:10  store i13 %select_ln19_1, i13* %dense_2_out_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="255" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end1:11  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str159, i32 %tmp_i7) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="256" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end1:12  br label %4

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="257" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:0  %d_0_i = phi i4 [ %d, %Dense_Loop_end ], [ 0, %dense_2.exit ]

]]></Node>
<StgValue><ssdm name="d_0_i"/></StgValue>
</operation>

<operation id="258" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:1  %icmp_ln41 = icmp eq i4 %d_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="259" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="260" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:3  %d = add i4 %d_0_i, 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="261" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %icmp_ln41, label %dense_out.exit, label %Dense_Loop_begin

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="262" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Dense_Loop_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str417) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="263" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Dense_Loop_begin:1  %tmp_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str417) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="264" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="4">
<![CDATA[
Dense_Loop_begin:2  %zext_ln48 = zext i4 %d_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="265" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="4">
<![CDATA[
Dense_Loop_begin:3  %zext_ln46 = zext i4 %d_0_i to i9

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="266" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
Dense_Loop_begin:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="267" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="11" op_4_bw="25" op_5_bw="25">
<![CDATA[
dense_out.exit:0  call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="268" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:0  %p_Val2_38 = phi i14 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %f_0_i = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36 ]

]]></Node>
<StgValue><ssdm name="f_0_i"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln46 = icmp eq i5 %f_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %f = add i5 %f_0_i, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:1  %zext_ln48_1 = zext i5 %f_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:2  %tmp_14 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:3  %zext_ln1116 = zext i8 %tmp_14 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:4  %tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:5  %zext_ln1116_8 = zext i6 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln1116_8"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:6  %add_ln1116 = add i9 %zext_ln1116_8, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:7  %add_ln1116_4 = add i9 %add_ln1116, %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln1116_4"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:8  %zext_ln1116_9 = zext i9 %add_ln1116_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_9"/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:9  %dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_9

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_s"/></StgValue>
</operation>

<operation id="283" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:10  %dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_1"/></StgValue>
</operation>

<operation id="284" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:12  %dense_2_out_V_addr_2 = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="dense_2_out_V_addr_2"/></StgValue>
</operation>

<operation id="285" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:13  %dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V_load"/></StgValue>
</operation>

<operation id="286" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
Dense_Loop_end:0  %dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="dense_out_bias_V_add"/></StgValue>
</operation>

<operation id="287" st_id="26" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="4">
<![CDATA[
Dense_Loop_end:1  %p_Val2_39 = load i8* %dense_out_bias_V_add, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="288" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str518) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:10  %dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2

]]></Node>
<StgValue><ssdm name="dense_out_weights_V_1"/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="22" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:11  %sext_ln1192_3 = sext i9 %dense_out_weights_V_1 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="13" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:13  %dense_2_out_V_load = load i13* %dense_2_out_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="dense_2_out_V_load"/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="22" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:14  %zext_ln1192_1 = zext i13 %dense_2_out_V_load to i22

]]></Node>
<StgValue><ssdm name="zext_ln1192_1"/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:15  %mul_ln1192_2 = mul i22 %zext_ln1192_1, %sext_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:16  %lhs_V_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_38, i8 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:17  %ret_V_4 = add i22 %mul_ln1192_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="296" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:18  %w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_4, i32 8, i32 21)

]]></Node>
<StgValue><ssdm name="w_sum_V"/></StgValue>
</operation>

<operation id="297" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i36:19  br label %6

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="298" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="4">
<![CDATA[
Dense_Loop_end:1  %p_Val2_39 = load i8* %dense_out_bias_V_add, align 1

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="299" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="8">
<![CDATA[
Dense_Loop_end:2  %sext_ln1265_2 = sext i8 %p_Val2_39 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1265_2"/></StgValue>
</operation>

<operation id="300" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
Dense_Loop_end:3  %add_ln703_2 = add i14 %sext_ln1265_2, %p_Val2_38

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="301" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
Dense_Loop_end:4  %dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="dense_array_V_addr"/></StgValue>
</operation>

<operation id="302" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="14" op_1_bw="4">
<![CDATA[
Dense_Loop_end:5  store i14 %add_ln703_2, i14* %dense_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="303" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Dense_Loop_end:6  %empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str417, i32 %tmp_i1) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="304" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
Dense_Loop_end:7  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="305" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="11" op_4_bw="25" op_5_bw="25">
<![CDATA[
dense_out.exit:0  call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V) nounwind

]]></Node>
<StgValue><ssdm name="call_ln54"/></StgValue>
</operation>

<operation id="306" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
dense_out.exit:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="307" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i24_0 = phi i4 [ 0, %dense_out.exit ], [ %i_3, %_ifconv24 ]

]]></Node>
<StgValue><ssdm name="i24_0"/></StgValue>
</operation>

<operation id="308" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln69 = icmp eq i4 %i24_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="309" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="310" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_3 = add i4 %i24_0, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="311" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln69, label %8, label %_ifconv24

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="312" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="4">
<![CDATA[
_ifconv24:0  %zext_ln70 = zext i4 %i24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="313" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:1  %prediction_V_addr_1 = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="prediction_V_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:2  %tmp_V_12 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln72"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="316" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:2  %tmp_V_12 = load i14* %prediction_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_V_12"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:3  %icmp_ln935 = icmp eq i14 %tmp_V_12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln935"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ifconv24:4  %p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_12, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:5  %tmp_V = sub i14 0, %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv24:6  %tmp_V_13 = select i1 %p_Result_41, i14 %tmp_V, i14 %tmp_V_12

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:7  %p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_13, i32 13, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ifconv24:8  %p_Result_42 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:9  %l = call i32 @llvm.cttz.i32(i32 %p_Result_42, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:10  %sub_ln944 = sub nsw i32 14, %l

]]></Node>
<StgValue><ssdm name="sub_ln944"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="32">
<![CDATA[
_ifconv24:11  %trunc_ln944 = trunc i32 %sub_ln944 to i14

]]></Node>
<StgValue><ssdm name="trunc_ln944"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:12  %lsb_index = add nsw i32 -24, %sub_ln944

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:13  %tmp_24 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv24:14  %icmp_ln947 = icmp sgt i31 %tmp_24, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="32">
<![CDATA[
_ifconv24:15  %trunc_ln947 = trunc i32 %sub_ln944 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln947"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv24:16  %sub_ln947 = sub i4 7, %trunc_ln947

]]></Node>
<StgValue><ssdm name="sub_ln947"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="4">
<![CDATA[
_ifconv24:17  %zext_ln947 = zext i4 %sub_ln947 to i14

]]></Node>
<StgValue><ssdm name="zext_ln947"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:18  %lshr_ln947 = lshr i14 -1, %zext_ln947

]]></Node>
<StgValue><ssdm name="lshr_ln947"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:19  %p_Result_36 = and i14 %tmp_V_13, %lshr_ln947

]]></Node>
<StgValue><ssdm name="p_Result_36"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:20  %icmp_ln947_1 = icmp ne i14 %p_Result_36, 0

]]></Node>
<StgValue><ssdm name="icmp_ln947_1"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:21  %a = and i1 %icmp_ln947, %icmp_ln947_1

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:22  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:23  %xor_ln949 = xor i1 %tmp_25, true

]]></Node>
<StgValue><ssdm name="xor_ln949"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ifconv24:24  %add_ln949 = add i14 -24, %trunc_ln944

]]></Node>
<StgValue><ssdm name="add_ln949"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ifconv24:25  %p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_13, i14 %add_ln949)

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:26  %and_ln949 = and i1 %p_Result_37, %xor_ln949

]]></Node>
<StgValue><ssdm name="and_ln949"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:27  %or_ln949 = or i1 %and_ln949, %a

]]></Node>
<StgValue><ssdm name="or_ln949"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
_ifconv24:28  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:30  %icmp_ln958 = icmp sgt i32 %lsb_index, 0

]]></Node>
<StgValue><ssdm name="icmp_ln958"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="32">
<![CDATA[
_ifconv24:41  %trunc_ln943 = trunc i32 %l to i8

]]></Node>
<StgValue><ssdm name="trunc_ln943"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="14">
<![CDATA[
_ifconv24:29  %m = zext i14 %tmp_V_13 to i32

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:31  %add_ln958 = add nsw i32 -25, %sub_ln944

]]></Node>
<StgValue><ssdm name="add_ln958"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="1"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:32  %lshr_ln958 = lshr i32 %m, %add_ln958

]]></Node>
<StgValue><ssdm name="lshr_ln958"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:33  %sub_ln958 = sub i32 25, %sub_ln944

]]></Node>
<StgValue><ssdm name="sub_ln958"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln958" val="0"/>
<literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:34  %shl_ln958 = shl i32 %m, %sub_ln958

]]></Node>
<StgValue><ssdm name="shl_ln958"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:35  %m_12 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958

]]></Node>
<StgValue><ssdm name="m_12"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:36  %m_13 = add i32 %m_12, %or_ln

]]></Node>
<StgValue><ssdm name="m_13"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:37  %m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_13, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="m_s"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="31">
<![CDATA[
_ifconv24:38  %m_16 = zext i31 %m_s to i32

]]></Node>
<StgValue><ssdm name="m_16"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:39  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_13, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv24:40  %select_ln964 = select i1 %tmp_26, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln964"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:42  %sub_ln964 = sub i8 6, %trunc_ln943

]]></Node>
<StgValue><ssdm name="sub_ln964"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:43  %add_ln964 = add i8 %select_ln964, %sub_ln964

]]></Node>
<StgValue><ssdm name="add_ln964"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv24:44  %tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_41, i8 %add_ln964)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv24:45  %p_Result_43 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_16, i9 %tmp_9, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln935" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:46  %bitcast_ln739 = bitcast i32 %p_Result_43 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln739"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:47  %select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739

]]></Node>
<StgValue><ssdm name="select_ln935"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:48  %prediction_output_ad = getelementptr [10 x float]* %prediction_output, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="prediction_output_ad"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
_ifconv24:49  store float %select_ln935, float* %prediction_output_ad, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:50  br label %7

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
