# Design-Synthesize-and-Test-Array-Multiplier
this project aims to create a highly parallel, scalable, and efficient multiplier design suitable for deployment on FPGA platforms
