
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013117                       # Number of seconds simulated
sim_ticks                                 13116724500                       # Number of ticks simulated
final_tick                                13116724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  73037                       # Simulator instruction rate (inst/s)
host_op_rate                                   120052                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               77324981                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                   169.63                       # Real time elapsed on the host
sim_insts                                    12389360                       # Number of instructions simulated
sim_ops                                      20364513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69568                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19102                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5303763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87899994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93203757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5303763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5303763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5303763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87899994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             93203757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19102                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19102                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13116646000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19102                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     887                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    746.549235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   567.922914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.197614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          167     10.21%     10.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          116      7.09%     17.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      2.87%     20.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      2.32%     22.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          233     14.25%     36.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      1.77%     38.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.73%     39.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.92%     40.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          978     59.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1635                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5303763.146050677635                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87899993.630269512534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37366000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    534974750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34375.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29696.07                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    214178250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               572340750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95510000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11212.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29962.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     686663.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5969040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3142260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66651900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         86664240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            124387680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5688480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       324656040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        41307360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2888929680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3547396680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            270.448364                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          12829071000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6074500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12009595000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    107569750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     244876750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    711948500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5790540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3062565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69736380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            129247500                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       358174890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31483680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2872195320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3567706155                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            271.996729                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          12816459000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  11949072500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82013750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     254027750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    785488500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2354113                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2354113                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              7971                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2335311                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1893                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                394                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2335311                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294220                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            41091                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4358                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192226                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212584                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2155                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41087                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171064                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26233450                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             204273                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12664570                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2354113                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296113                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      25941930                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16104                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   54                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           520                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          105                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    170991                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2216                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26155097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.798355                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.332740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23280027     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8192      0.03%     89.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    18956      0.07%     89.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70699      0.27%     89.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   332480      1.27%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69984      0.27%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    24917      0.10%     91.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5226      0.02%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2344616      8.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26155097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089737                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.482764                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   906648                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22614776                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    720540                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1905081                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8052                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20792417                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8052                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1345703                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7014707                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2972                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2169064                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15614599                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20752705                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1744                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58270                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    242                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15114005                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30036084                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51346841                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28111344                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391331                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29546860                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   489224                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 98                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9264553                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               203361                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217152                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               878                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              328                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20687701                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 138                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20588496                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2599                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          323325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       453360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             94                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26155097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.787170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.796696                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20878443     79.83%     79.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              836987      3.20%     83.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1041792      3.98%     87.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              206042      0.79%     87.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              665316      2.54%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1037331      3.97%     94.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1283821      4.91%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              143966      0.55%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61399      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26155097                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   51951     19.09%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  78043     28.68%     47.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     47.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78079     28.70%     76.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62482     22.96%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1018      0.37%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   436      0.16%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                30      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               39      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              3816      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16668521     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1239      0.01%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1221      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 312      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500486      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126068      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126257      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750682      3.65%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                379      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69045      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213026     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          126989      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            449      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20588496                       # Type of FU issued
system.cpu.iq.rate                           0.784818                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      272079                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013215                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63374544                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18997002                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18551203                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232223                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2014205                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006041                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18631353                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225406                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2531                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        41993                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8574                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           334                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8052                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  366850                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6564412                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20687839                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               321                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                203361                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217152                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 82                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    993                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6563157                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8154                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10323                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20570574                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192159                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             17922                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2404739                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2306279                       # Number of branches executed
system.cpu.iew.exec_stores                    2212580                       # Number of stores executed
system.cpu.iew.exec_rate                     0.784135                       # Inst execution rate
system.cpu.iew.wb_sent                       20562697                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20557244                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11829720                       # num instructions producing a value
system.cpu.iew.wb_consumers                  18001656                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.783627                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657146                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          324293                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8017                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26106912                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.780043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.853215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     20866061     79.93%     79.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       767997      2.94%     82.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       991297      3.80%     86.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1098301      4.21%     90.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37952      0.15%     91.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1518908      5.82%     96.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18626      0.07%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1245      0.00%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       806525      3.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26106912                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389360                       # Number of instructions committed
system.cpu.commit.committedOps               20364513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369946                       # Number of memory references committed
system.cpu.commit.loads                        161368                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292510                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18485923                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  664                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1496      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488596     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35558      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208194     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364513                       # Class of committed instruction
system.cpu.commit.bw_lim_events                806525                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     45989193                       # The number of ROB reads
system.cpu.rob.rob_writes                    41426309                       # The number of ROB writes
system.cpu.timesIdled                             681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           78353                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389360                       # Number of Instructions Simulated
system.cpu.committedOps                      20364513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.117418                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.117418                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.472273                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.472273                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27785353                       # number of integer regfile reads
system.cpu.int_regfile_writes                14037010                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384409                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005188                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11550100                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13739745                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7038265                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           956.942190                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2337315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.995782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   956.942190                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.934514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.934514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          958                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          881                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19950594                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19950594                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       110729                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          110729                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1446384                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1446384                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1557113                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1557113                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1557113                       # number of overall hits
system.cpu.dcache.overall_hits::total         1557113                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76992                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76992                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       762194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       762194                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       839186                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         839186                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       839186                       # number of overall misses
system.cpu.dcache.overall_misses::total        839186                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581198000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581198000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11120468499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11120468499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12701666499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12701666499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12701666499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12701666499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       187721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       187721                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396299                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396299                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396299                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.410141                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.410141                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.345106                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.345106                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.350201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.350201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.350201                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.350201                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20537.172693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20537.172693                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14590.076147                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14590.076147                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15135.698759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15135.698759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15135.698759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15135.698759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12086                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1395                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.532787                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   107.307692                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       777226                       # number of writebacks
system.cpu.dcache.writebacks::total            777226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58978                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58984                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58984                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58984                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18014                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       762188                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       762188                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       780202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       780202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    347474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    347474500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10357994499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10357994499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10705468999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10705468999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10705468999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10705468999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.095962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345104                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.325586                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.325586                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.325586                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.325586                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19289.136227                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19289.136227                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13589.815766                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13589.815766                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13721.406763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13721.406763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13721.406763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13721.406763                       # average overall mshr miss latency
system.cpu.dcache.replacements                 389622                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           763.136771                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              170618                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1099                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            155.248408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   763.136771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745251                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          851                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          633                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.831055                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            343081                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           343081                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       169519                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          169519                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       169519                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           169519                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       169519                       # number of overall hits
system.cpu.icache.overall_hits::total          169519                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1472                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1472                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1472                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1472                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1472                       # number of overall misses
system.cpu.icache.overall_misses::total          1472                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116163996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116163996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    116163996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116163996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116163996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116163996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       170991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       170991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       170991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       170991                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       170991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       170991                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008609                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008609                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008609                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008609                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008609                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008609                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78915.758152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78915.758152                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78915.758152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78915.758152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78915.758152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78915.758152                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          843                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          373                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          373                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          373                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          373                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          373                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          373                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1099                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1099                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1099                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1099                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1099                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1099                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     88854497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     88854497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     88854497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     88854497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     88854497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     88854497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006427                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006427                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006427                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006427                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80850.315742                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80850.315742                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80850.315742                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80850.315742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80850.315742                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80850.315742                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17589.945920                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560785                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19102                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.707936                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       863.897610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16726.048310                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.510438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.536803                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18865                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.582947                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12505390                       # Number of tag accesses
system.l2.tags.data_accesses                 12505390                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       777226                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           777226                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              247                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            746112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                746112                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16074                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               762186                       # number of demand (read+write) hits
system.l2.demand_hits::total                   762198                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              762186                       # number of overall hits
system.l2.overall_hits::total                  762198                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16076                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16076                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1087                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1940                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1087                       # number of overall misses
system.l2.overall_misses::.cpu.data             18016                       # number of overall misses
system.l2.overall_misses::total                 19103                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1207851500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1207851500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87065000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87065000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    151599000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    151599000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1359450500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1446515500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87065000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1359450500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1446515500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       777226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       777226                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          247                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        762188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            762188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1099                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780202                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781301                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1099                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780202                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781301                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021092                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989081                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107694                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.989081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023091                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024450                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023091                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024450                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75133.833043                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75133.833043                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80096.596136                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80096.596136                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78143.814433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78143.814433                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 80096.596136                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75457.954041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75721.902319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80096.596136                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75457.954041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75721.902319                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16076                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16076                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1087                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1939                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19102                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19102                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1047091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1047091500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    131620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    131620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     76195000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1178712000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1254907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76195000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1178712000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1254907000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021092                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107639                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107639                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024449                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024449                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65133.833043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65133.833043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70096.596136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70096.596136                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67880.608561                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67880.608561                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70096.596136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65429.475437                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65695.058109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70096.596136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65429.475437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65695.058109                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19102                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3026                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16076                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16076                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38204                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19102                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19102    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19102                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9551000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           52200250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1560793                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       779495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13116724500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       777226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2018                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           762188                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          762188                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2339648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99675392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99761600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           781301                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000013                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003578                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 781291    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             781301                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1557870500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1648999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170303499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
