// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module StreamingFCLayer_Batch_2_Matrix_Vector_Activa (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_V_V_TDATA,
        in_V_V_TVALID,
        in_V_V_TREADY,
        out_V_V_TDATA,
        out_V_V_TVALID,
        out_V_V_TREADY,
        weights_m_weights_V_address0,
        weights_m_weights_V_ce0,
        weights_m_weights_V_q0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state5 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] in_V_V_TDATA;
input   in_V_V_TVALID;
output   in_V_V_TREADY;
output  [7:0] out_V_V_TDATA;
output   out_V_V_TVALID;
input   out_V_V_TREADY;
output  [12:0] weights_m_weights_V_address0;
output   weights_m_weights_V_ce0;
input  [15:0] weights_m_weights_V_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_TREADY;
reg out_V_V_TVALID;
reg weights_m_weights_V_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] threshs_m_thresholds_2_address0;
reg    threshs_m_thresholds_2_ce0;
wire   [3:0] threshs_m_thresholds_2_q0;
wire   [5:0] threshs_m_thresholds_1_address0;
reg    threshs_m_thresholds_1_ce0;
wire   [7:0] threshs_m_thresholds_1_q0;
wire   [5:0] threshs_m_thresholds_address0;
reg    threshs_m_thresholds_ce0;
wire   [8:0] threshs_m_thresholds_q0;
reg    in_V_V_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln122_fu_810_p2;
wire   [0:0] icmp_ln125_fu_825_p2;
reg    out_V_V_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln160_reg_2671;
reg   [0:0] icmp_ln160_reg_2671_pp0_iter1_reg;
reg   [12:0] i_0_reg_633;
reg   [0:0] icmp_ln122_reg_2563;
reg    ap_predicate_op100_read_state2;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] i_fu_816_p2;
reg   [0:0] icmp_ln125_reg_2572;
wire   [6:0] trunc_ln321_1_fu_834_p1;
reg   [6:0] trunc_ln321_1_reg_2576;
wire   [6:0] trunc_ln321_fu_838_p1;
wire   [0:0] icmp_ln137_fu_1208_p2;
reg   [0:0] icmp_ln137_reg_2661;
reg   [0:0] icmp_ln137_reg_2661_pp0_iter1_reg;
wire   [0:0] icmp_ln160_fu_1231_p2;
wire   [127:0] inElem_V_1_fu_1511_p74;
wire   [1:0] trunc_ln647_fu_1660_p1;
reg  signed [1:0] trunc_ln647_reg_2695;
reg  signed [1:0] p_Result_s_reg_2700;
reg  signed [1:0] p_Result_2_reg_2705;
reg  signed [1:0] p_Result_3_reg_2710;
reg  signed [1:0] p_Result_4_reg_2715;
reg  signed [1:0] p_Result_5_reg_2720;
reg  signed [1:0] p_Result_6_reg_2725;
reg  signed [1:0] p_Result_7_reg_2730;
reg   [3:0] threshs_m_thresholds_4_reg_2735;
reg   [7:0] threshs_m_thresholds_6_reg_2740;
reg   [8:0] threshs_m_thresholds_8_reg_2745;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire   [127:0] ap_phi_reg_pp0_iter0_act_m_val_V_reg_644;
reg   [127:0] ap_phi_reg_pp0_iter1_act_m_val_V_reg_644;
reg   [127:0] ap_phi_reg_pp0_iter2_act_m_val_V_reg_644;
wire   [63:0] zext_ln137_fu_1214_p1;
wire   [63:0] zext_ln186_fu_1250_p1;
reg   [63:0] accu_V_0_0_0_fu_264;
wire   [63:0] add_ln700_7_fu_2012_p2;
reg   [31:0] tile_assign_fu_268;
wire   [31:0] tile_fu_1219_p2;
wire   [31:0] tile_1_fu_1277_p3;
reg   [31:0] sf_1_fu_272;
wire   [31:0] sf_fu_1225_p2;
reg   [127:0] tmp_V_fu_276;
reg   [127:0] tmp_V_2_fu_280;
reg   [127:0] tmp_V_3_fu_284;
reg   [127:0] tmp_V_4_fu_288;
reg   [127:0] tmp_V_5_fu_292;
reg   [127:0] tmp_V_6_fu_296;
reg   [127:0] tmp_V_7_fu_300;
reg   [127:0] tmp_V_8_fu_304;
reg   [127:0] tmp_V_9_fu_308;
reg   [127:0] tmp_V_10_fu_312;
reg   [127:0] tmp_V_11_fu_316;
reg   [127:0] tmp_V_12_fu_320;
reg   [127:0] tmp_V_13_fu_324;
reg   [127:0] tmp_V_14_fu_328;
reg   [127:0] tmp_V_15_fu_332;
reg   [127:0] tmp_V_16_fu_336;
reg   [127:0] tmp_V_17_fu_340;
reg   [127:0] tmp_V_18_fu_344;
reg   [127:0] tmp_V_19_fu_348;
reg   [127:0] tmp_V_20_fu_352;
reg   [127:0] tmp_V_21_fu_356;
reg   [127:0] tmp_V_22_fu_360;
reg   [127:0] tmp_V_23_fu_364;
reg   [127:0] tmp_V_24_fu_368;
reg   [127:0] tmp_V_25_fu_372;
reg   [127:0] tmp_V_26_fu_376;
reg   [127:0] tmp_V_27_fu_380;
reg   [127:0] tmp_V_28_fu_384;
reg   [127:0] tmp_V_29_fu_388;
reg   [127:0] tmp_V_30_fu_392;
reg   [127:0] tmp_V_31_fu_396;
reg   [127:0] tmp_V_32_fu_400;
reg   [127:0] tmp_V_33_fu_404;
reg   [127:0] tmp_V_34_fu_408;
reg   [127:0] tmp_V_35_fu_412;
reg   [127:0] tmp_V_36_fu_416;
reg   [127:0] tmp_V_37_fu_420;
reg   [127:0] tmp_V_38_fu_424;
reg   [127:0] tmp_V_39_fu_428;
reg   [127:0] tmp_V_40_fu_432;
reg   [127:0] tmp_V_41_fu_436;
reg   [127:0] tmp_V_42_fu_440;
reg   [127:0] tmp_V_43_fu_444;
reg   [127:0] tmp_V_44_fu_448;
reg   [127:0] tmp_V_45_fu_452;
reg   [127:0] tmp_V_46_fu_456;
reg   [127:0] tmp_V_47_fu_460;
reg   [127:0] tmp_V_48_fu_464;
reg   [127:0] tmp_V_49_fu_468;
reg   [127:0] tmp_V_50_fu_472;
reg   [127:0] tmp_V_51_fu_476;
reg   [127:0] tmp_V_52_fu_480;
reg   [127:0] tmp_V_53_fu_484;
reg   [127:0] tmp_V_54_fu_488;
reg   [127:0] tmp_V_55_fu_492;
reg   [127:0] tmp_V_56_fu_496;
reg   [127:0] tmp_V_57_fu_500;
reg   [127:0] tmp_V_58_fu_504;
reg   [127:0] tmp_V_59_fu_508;
reg   [127:0] tmp_V_60_fu_512;
reg   [127:0] tmp_V_61_fu_516;
reg   [127:0] tmp_V_62_fu_520;
reg   [127:0] tmp_V_63_fu_524;
reg   [127:0] tmp_V_64_fu_528;
reg   [127:0] tmp_V_65_fu_532;
reg   [127:0] tmp_V_66_fu_536;
reg   [127:0] tmp_V_67_fu_540;
reg   [127:0] tmp_V_68_fu_544;
reg   [127:0] tmp_V_69_fu_548;
reg   [127:0] tmp_V_70_fu_552;
reg   [127:0] tmp_V_71_fu_556;
reg   [127:0] tmp_V_72_fu_560;
reg   [31:0] nf_assign_fu_564;
wire   [31:0] nf_1_fu_1269_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] nf_fu_1257_p2;
wire   [0:0] icmp_ln173_fu_1263_p2;
wire  signed [15:0] trunc_ln647_1_fu_1744_p1;
wire  signed [17:0] mul_ln1352_fu_1755_p2;
wire  signed [15:0] arg_V_read_assign_1_fu_1765_p4;
wire  signed [17:0] mul_ln1352_1_fu_1782_p2;
wire  signed [15:0] arg_V_read_assign_2_fu_1792_p4;
wire  signed [17:0] mul_ln1352_2_fu_1809_p2;
wire  signed [15:0] arg_V_read_assign_3_fu_1819_p4;
wire  signed [17:0] mul_ln1352_3_fu_1836_p2;
wire  signed [15:0] arg_V_read_assign_4_fu_1846_p4;
wire  signed [17:0] mul_ln1352_4_fu_1863_p2;
wire  signed [15:0] arg_V_read_assign_5_fu_1873_p4;
wire  signed [17:0] mul_ln1352_5_fu_1890_p2;
wire  signed [15:0] arg_V_read_assign_6_fu_1900_p4;
wire  signed [17:0] mul_ln1352_6_fu_1917_p2;
wire  signed [15:0] arg_V_read_assign_7_fu_1927_p4;
wire  signed [17:0] mul_ln1352_7_fu_1944_p2;
wire  signed [63:0] sext_ln700_fu_1896_p1;
wire   [63:0] res_V_fu_1737_p3;
wire  signed [18:0] sext_ln170_4_fu_1869_p1;
wire  signed [18:0] sext_ln170_5_fu_1923_p1;
wire   [18:0] add_ln700_1_fu_1960_p2;
wire   [63:0] add_ln700_fu_1954_p2;
wire  signed [63:0] sext_ln700_2_fu_1966_p1;
wire  signed [18:0] sext_ln170_fu_1761_p1;
wire  signed [18:0] sext_ln170_3_fu_1842_p1;
wire   [18:0] add_ln700_3_fu_1976_p2;
wire  signed [18:0] sext_ln700_1_fu_1950_p1;
wire  signed [18:0] sext_ln170_1_fu_1788_p1;
wire  signed [18:0] sext_ln170_2_fu_1815_p1;
wire   [18:0] add_ln700_4_fu_1986_p2;
wire   [18:0] add_ln700_5_fu_1992_p2;
wire  signed [19:0] sext_ln700_3_fu_1982_p1;
wire  signed [19:0] sext_ln700_4_fu_1998_p1;
wire   [19:0] add_ln700_6_fu_2002_p2;
wire   [63:0] add_ln700_2_fu_1970_p2;
wire  signed [63:0] sext_ln700_5_fu_2008_p1;
wire  signed [5:0] sext_ln186_fu_2023_p1;
wire   [63:0] zext_ln186_1_fu_2026_p1;
wire   [0:0] icmp_ln899_fu_2030_p2;
wire   [0:0] xor_ln899_fu_2036_p2;
wire   [63:0] zext_ln186_2_fu_2046_p1;
wire   [0:0] icmp_ln899_1_fu_2049_p2;
wire   [0:0] xor_ln899_1_fu_2055_p2;
wire   [63:0] zext_ln186_3_fu_2065_p1;
wire   [0:0] icmp_ln899_2_fu_2068_p2;
wire   [0:0] xor_ln899_2_fu_2074_p2;
wire   [1:0] zext_ln700_1_fu_2061_p1;
wire   [1:0] zext_ln700_2_fu_2080_p1;
wire   [1:0] add_ln700_8_fu_2084_p2;
wire   [1:0] zext_ln700_fu_2042_p1;
wire   [1:0] tmp_V_74_fu_2090_p2;
wire    ap_CS_fsm_state5;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_197;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

StreamingFCLayer_Batch_2_Matrix_Vector_Actbkb #(
    .DataWidth( 4 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
threshs_m_thresholds_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_2_address0),
    .ce0(threshs_m_thresholds_2_ce0),
    .q0(threshs_m_thresholds_2_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_Actcud #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
threshs_m_thresholds_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_1_address0),
    .ce0(threshs_m_thresholds_1_ce0),
    .q0(threshs_m_thresholds_1_q0)
);

StreamingFCLayer_Batch_2_Matrix_Vector_ActdEe #(
    .DataWidth( 9 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
threshs_m_thresholds_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(threshs_m_thresholds_address0),
    .ce0(threshs_m_thresholds_ce0),
    .q0(threshs_m_thresholds_q0)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 128 ),
    .din1_WIDTH( 128 ),
    .din2_WIDTH( 128 ),
    .din3_WIDTH( 128 ),
    .din4_WIDTH( 128 ),
    .din5_WIDTH( 128 ),
    .din6_WIDTH( 128 ),
    .din7_WIDTH( 128 ),
    .din8_WIDTH( 128 ),
    .din9_WIDTH( 128 ),
    .din10_WIDTH( 128 ),
    .din11_WIDTH( 128 ),
    .din12_WIDTH( 128 ),
    .din13_WIDTH( 128 ),
    .din14_WIDTH( 128 ),
    .din15_WIDTH( 128 ),
    .din16_WIDTH( 128 ),
    .din17_WIDTH( 128 ),
    .din18_WIDTH( 128 ),
    .din19_WIDTH( 128 ),
    .din20_WIDTH( 128 ),
    .din21_WIDTH( 128 ),
    .din22_WIDTH( 128 ),
    .din23_WIDTH( 128 ),
    .din24_WIDTH( 128 ),
    .din25_WIDTH( 128 ),
    .din26_WIDTH( 128 ),
    .din27_WIDTH( 128 ),
    .din28_WIDTH( 128 ),
    .din29_WIDTH( 128 ),
    .din30_WIDTH( 128 ),
    .din31_WIDTH( 128 ),
    .din32_WIDTH( 128 ),
    .din33_WIDTH( 128 ),
    .din34_WIDTH( 128 ),
    .din35_WIDTH( 128 ),
    .din36_WIDTH( 128 ),
    .din37_WIDTH( 128 ),
    .din38_WIDTH( 128 ),
    .din39_WIDTH( 128 ),
    .din40_WIDTH( 128 ),
    .din41_WIDTH( 128 ),
    .din42_WIDTH( 128 ),
    .din43_WIDTH( 128 ),
    .din44_WIDTH( 128 ),
    .din45_WIDTH( 128 ),
    .din46_WIDTH( 128 ),
    .din47_WIDTH( 128 ),
    .din48_WIDTH( 128 ),
    .din49_WIDTH( 128 ),
    .din50_WIDTH( 128 ),
    .din51_WIDTH( 128 ),
    .din52_WIDTH( 128 ),
    .din53_WIDTH( 128 ),
    .din54_WIDTH( 128 ),
    .din55_WIDTH( 128 ),
    .din56_WIDTH( 128 ),
    .din57_WIDTH( 128 ),
    .din58_WIDTH( 128 ),
    .din59_WIDTH( 128 ),
    .din60_WIDTH( 128 ),
    .din61_WIDTH( 128 ),
    .din62_WIDTH( 128 ),
    .din63_WIDTH( 128 ),
    .din64_WIDTH( 128 ),
    .din65_WIDTH( 128 ),
    .din66_WIDTH( 128 ),
    .din67_WIDTH( 128 ),
    .din68_WIDTH( 128 ),
    .din69_WIDTH( 128 ),
    .din70_WIDTH( 128 ),
    .din71_WIDTH( 128 ),
    .din72_WIDTH( 7 ),
    .dout_WIDTH( 128 ))
StreamingFCLayer_eOg_U1(
    .din0(tmp_V_fu_276),
    .din1(tmp_V_2_fu_280),
    .din2(tmp_V_3_fu_284),
    .din3(tmp_V_4_fu_288),
    .din4(tmp_V_5_fu_292),
    .din5(tmp_V_6_fu_296),
    .din6(tmp_V_7_fu_300),
    .din7(tmp_V_8_fu_304),
    .din8(tmp_V_9_fu_308),
    .din9(tmp_V_10_fu_312),
    .din10(tmp_V_11_fu_316),
    .din11(tmp_V_12_fu_320),
    .din12(tmp_V_13_fu_324),
    .din13(tmp_V_14_fu_328),
    .din14(tmp_V_15_fu_332),
    .din15(tmp_V_16_fu_336),
    .din16(tmp_V_17_fu_340),
    .din17(tmp_V_18_fu_344),
    .din18(tmp_V_19_fu_348),
    .din19(tmp_V_20_fu_352),
    .din20(tmp_V_21_fu_356),
    .din21(tmp_V_22_fu_360),
    .din22(tmp_V_23_fu_364),
    .din23(tmp_V_24_fu_368),
    .din24(tmp_V_25_fu_372),
    .din25(tmp_V_26_fu_376),
    .din26(tmp_V_27_fu_380),
    .din27(tmp_V_28_fu_384),
    .din28(tmp_V_29_fu_388),
    .din29(tmp_V_30_fu_392),
    .din30(tmp_V_31_fu_396),
    .din31(tmp_V_32_fu_400),
    .din32(tmp_V_33_fu_404),
    .din33(tmp_V_34_fu_408),
    .din34(tmp_V_35_fu_412),
    .din35(tmp_V_36_fu_416),
    .din36(tmp_V_37_fu_420),
    .din37(tmp_V_38_fu_424),
    .din38(tmp_V_39_fu_428),
    .din39(tmp_V_40_fu_432),
    .din40(tmp_V_41_fu_436),
    .din41(tmp_V_42_fu_440),
    .din42(tmp_V_43_fu_444),
    .din43(tmp_V_44_fu_448),
    .din44(tmp_V_45_fu_452),
    .din45(tmp_V_46_fu_456),
    .din46(tmp_V_47_fu_460),
    .din47(tmp_V_48_fu_464),
    .din48(tmp_V_49_fu_468),
    .din49(tmp_V_50_fu_472),
    .din50(tmp_V_51_fu_476),
    .din51(tmp_V_52_fu_480),
    .din52(tmp_V_53_fu_484),
    .din53(tmp_V_54_fu_488),
    .din54(tmp_V_55_fu_492),
    .din55(tmp_V_56_fu_496),
    .din56(tmp_V_57_fu_500),
    .din57(tmp_V_58_fu_504),
    .din58(tmp_V_59_fu_508),
    .din59(tmp_V_60_fu_512),
    .din60(tmp_V_61_fu_516),
    .din61(tmp_V_62_fu_520),
    .din62(tmp_V_63_fu_524),
    .din63(tmp_V_64_fu_528),
    .din64(tmp_V_65_fu_532),
    .din65(tmp_V_66_fu_536),
    .din66(tmp_V_67_fu_540),
    .din67(tmp_V_68_fu_544),
    .din68(tmp_V_69_fu_548),
    .din69(tmp_V_70_fu_552),
    .din70(tmp_V_71_fu_556),
    .din71(tmp_V_72_fu_560),
    .din72(trunc_ln321_1_reg_2576),
    .dout(inElem_V_1_fu_1511_p74)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U2(
    .din0(trunc_ln647_1_fu_1744_p1),
    .din1(trunc_ln647_reg_2695),
    .dout(mul_ln1352_fu_1755_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U3(
    .din0(arg_V_read_assign_1_fu_1765_p4),
    .din1(p_Result_s_reg_2700),
    .dout(mul_ln1352_1_fu_1782_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U4(
    .din0(arg_V_read_assign_2_fu_1792_p4),
    .din1(p_Result_2_reg_2705),
    .dout(mul_ln1352_2_fu_1809_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U5(
    .din0(arg_V_read_assign_3_fu_1819_p4),
    .din1(p_Result_3_reg_2710),
    .dout(mul_ln1352_3_fu_1836_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U6(
    .din0(arg_V_read_assign_4_fu_1846_p4),
    .din1(p_Result_4_reg_2715),
    .dout(mul_ln1352_4_fu_1863_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U7(
    .din0(arg_V_read_assign_5_fu_1873_p4),
    .din1(p_Result_5_reg_2720),
    .dout(mul_ln1352_5_fu_1890_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U8(
    .din0(arg_V_read_assign_6_fu_1900_p4),
    .din1(p_Result_6_reg_2725),
    .dout(mul_ln1352_6_fu_1917_p2)
);

StreamingFCLayer_Batch_2_StreamingFCLayer_fYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
StreamingFCLayer_fYi_U9(
    .din0(arg_V_read_assign_7_fu_1927_p4),
    .din1(p_Result_7_reg_2730),
    .dout(mul_ln1352_7_fu_1944_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001)) | (~(trunc_ln321_fu_838_p1 == 7'd70) & ~(trunc_ln321_fu_838_p1 == 7'd69) & ~(trunc_ln321_fu_838_p1 == 7'd68) & ~(trunc_ln321_fu_838_p1 == 7'd67) & ~(trunc_ln321_fu_838_p1 == 7'd66) & ~(trunc_ln321_fu_838_p1 == 7'd65) & ~(trunc_ln321_fu_838_p1 == 7'd64) & ~(trunc_ln321_fu_838_p1 == 7'd63) & ~(trunc_ln321_fu_838_p1 == 7'd62) & ~(trunc_ln321_fu_838_p1 == 7'd61) & ~(trunc_ln321_fu_838_p1 == 7'd60) & ~(trunc_ln321_fu_838_p1 == 7'd59) & ~(trunc_ln321_fu_838_p1 == 7'd58) & ~(trunc_ln321_fu_838_p1 == 7'd57) & ~(trunc_ln321_fu_838_p1 == 7'd56) & ~(trunc_ln321_fu_838_p1 == 7'd55) & ~(trunc_ln321_fu_838_p1 == 7'd54) & ~(trunc_ln321_fu_838_p1 == 7'd53) & ~(trunc_ln321_fu_838_p1 == 7'd52) & ~(trunc_ln321_fu_838_p1 == 7'd51) & ~(trunc_ln321_fu_838_p1 == 7'd50) & ~(trunc_ln321_fu_838_p1 == 7'd49) & ~(trunc_ln321_fu_838_p1 == 7'd48) & ~(trunc_ln321_fu_838_p1 == 7'd47) & ~(trunc_ln321_fu_838_p1 == 7'd46) & ~(trunc_ln321_fu_838_p1 == 7'd45) & ~(trunc_ln321_fu_838_p1 == 7'd44) & ~(trunc_ln321_fu_838_p1 == 7'd43) & ~(trunc_ln321_fu_838_p1 == 7'd42) & ~(trunc_ln321_fu_838_p1 == 7'd41) & ~(trunc_ln321_fu_838_p1 == 7'd40) & ~(trunc_ln321_fu_838_p1 == 7'd39) & ~(trunc_ln321_fu_838_p1 == 7'd38) & ~(trunc_ln321_fu_838_p1 == 7'd37) & ~(trunc_ln321_fu_838_p1 == 7'd36) & ~(trunc_ln321_fu_838_p1 == 7'd35) & ~(trunc_ln321_fu_838_p1 == 7'd34) & ~(trunc_ln321_fu_838_p1 == 7'd33) & ~(trunc_ln321_fu_838_p1 == 7'd32) & ~(trunc_ln321_fu_838_p1 == 7'd31) & ~(trunc_ln321_fu_838_p1 == 7'd30) & ~(trunc_ln321_fu_838_p1 == 7'd29) & ~(trunc_ln321_fu_838_p1 == 7'd28) & ~(trunc_ln321_fu_838_p1 == 7'd27) & ~(trunc_ln321_fu_838_p1 == 7'd26) & ~(trunc_ln321_fu_838_p1 == 7'd25) & ~(trunc_ln321_fu_838_p1 == 7'd24) & ~(trunc_ln321_fu_838_p1 == 7'd23) & ~(trunc_ln321_fu_838_p1 == 7'd22) & ~(trunc_ln321_fu_838_p1 == 7'd21) & ~(trunc_ln321_fu_838_p1 == 7'd20) & ~(trunc_ln321_fu_838_p1 == 7'd19) & ~(trunc_ln321_fu_838_p1 == 7'd18) & ~(trunc_ln321_fu_838_p1 == 7'd17) & ~(trunc_ln321_fu_838_p1 == 7'd16) & ~(trunc_ln321_fu_838_p1 == 7'd15) & ~(trunc_ln321_fu_838_p1 == 7'd14) & ~(trunc_ln321_fu_838_p1 == 7'd13) & ~(trunc_ln321_fu_838_p1 == 7'd12) & ~(trunc_ln321_fu_838_p1 == 7'd11) & ~(trunc_ln321_fu_838_p1 == 7'd10) & ~(trunc_ln321_fu_838_p1 == 7'd9) & ~(trunc_ln321_fu_838_p1 == 7'd8) & ~(trunc_ln321_fu_838_p1 == 7'd7) & ~(trunc_ln321_fu_838_p1 == 7'd6) & ~(trunc_ln321_fu_838_p1 == 7'd5) & ~(trunc_ln321_fu_838_p1 == 7'd4) & ~(trunc_ln321_fu_838_p1 == 7'd3) & ~(trunc_ln321_fu_838_p1 == 7'd2) & ~(trunc_ln321_fu_838_p1 == 7'd1) & ~(trunc_ln321_fu_838_p1 == 7'd0) & (icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_644 <= in_V_V_TDATA;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_act_m_val_V_reg_644 <= ap_phi_reg_pp0_iter0_act_m_val_V_reg_644;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_197)) begin
        if (((icmp_ln122_reg_2563 == 1'd0) & (icmp_ln125_reg_2572 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_act_m_val_V_reg_644 <= inElem_V_1_fu_1511_p74;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_act_m_val_V_reg_644 <= ap_phi_reg_pp0_iter1_act_m_val_V_reg_644;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_0_reg_633 <= i_fu_816_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_633 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1231_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        nf_assign_fu_564 <= nf_1_fu_1269_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        nf_assign_fu_564 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1231_p2 == 1'd0) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sf_1_fu_272 <= sf_fu_1225_p2;
    end else if ((((icmp_ln160_fu_1231_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        sf_1_fu_272 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_fu_1231_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_268 <= tile_1_fu_1277_p3;
    end else if (((icmp_ln160_fu_1231_p2 == 1'd0) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tile_assign_fu_268 <= tile_fu_1219_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tile_assign_fu_268 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accu_V_0_0_0_fu_264 <= add_ln700_7_fu_2012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln122_reg_2563 <= icmp_ln122_fu_810_p2;
        icmp_ln137_reg_2661_pp0_iter1_reg <= icmp_ln137_reg_2661;
        icmp_ln160_reg_2671_pp0_iter1_reg <= icmp_ln160_reg_2671;
        p_Result_2_reg_2705 <= {{weights_m_weights_V_q0[5:4]}};
        p_Result_3_reg_2710 <= {{weights_m_weights_V_q0[7:6]}};
        p_Result_4_reg_2715 <= {{weights_m_weights_V_q0[9:8]}};
        p_Result_5_reg_2720 <= {{weights_m_weights_V_q0[11:10]}};
        p_Result_6_reg_2725 <= {{weights_m_weights_V_q0[13:12]}};
        p_Result_7_reg_2730 <= {{weights_m_weights_V_q0[15:14]}};
        p_Result_s_reg_2700 <= {{weights_m_weights_V_q0[3:2]}};
        trunc_ln647_reg_2695 <= trunc_ln647_fu_1660_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_fu_810_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln125_reg_2572 <= icmp_ln125_fu_825_p2;
        icmp_ln137_reg_2661 <= icmp_ln137_fu_1208_p2;
        icmp_ln160_reg_2671 <= icmp_ln160_fu_1231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln160_reg_2671 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_4_reg_2735 <= threshs_m_thresholds_2_q0;
        threshs_m_thresholds_6_reg_2740 <= threshs_m_thresholds_1_q0;
        threshs_m_thresholds_8_reg_2745 <= threshs_m_thresholds_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd9) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_10_fu_312 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd10) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_11_fu_316 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd11) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_12_fu_320 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd12) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_13_fu_324 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd13) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_14_fu_328 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd14) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_15_fu_332 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd15) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_16_fu_336 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd16) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_17_fu_340 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd17) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_18_fu_344 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd18) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_19_fu_348 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd19) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_20_fu_352 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd20) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_21_fu_356 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd21) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_22_fu_360 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd22) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_23_fu_364 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd23) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_24_fu_368 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd24) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_25_fu_372 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd25) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_26_fu_376 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd26) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_27_fu_380 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd27) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_28_fu_384 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd28) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_29_fu_388 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_2_fu_280 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd29) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_30_fu_392 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd30) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_31_fu_396 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd31) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_32_fu_400 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd32) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_33_fu_404 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd33) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_34_fu_408 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd34) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_35_fu_412 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd35) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_36_fu_416 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd36) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_37_fu_420 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd37) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_38_fu_424 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd38) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_39_fu_428 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_3_fu_284 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd39) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_40_fu_432 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd40) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_41_fu_436 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd41) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_42_fu_440 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd42) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_43_fu_444 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd43) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_44_fu_448 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd44) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_45_fu_452 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd45) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_46_fu_456 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd46) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_47_fu_460 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd47) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_48_fu_464 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd48) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_49_fu_468 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_4_fu_288 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd49) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_50_fu_472 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd50) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_51_fu_476 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd51) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_52_fu_480 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd52) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_53_fu_484 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd53) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_54_fu_488 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd54) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_55_fu_492 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd55) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_56_fu_496 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd56) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_57_fu_500 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd57) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_58_fu_504 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd58) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_59_fu_508 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd4) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_5_fu_292 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd59) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_60_fu_512 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd60) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_61_fu_516 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd61) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_62_fu_520 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd62) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_63_fu_524 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd63) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_64_fu_528 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd64) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_65_fu_532 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd65) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_66_fu_536 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd66) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_67_fu_540 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd67) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_68_fu_544 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd68) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_69_fu_548 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd5) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_6_fu_296 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd69) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_70_fu_552 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd70) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_71_fu_556 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln321_fu_838_p1 == 7'd70) & ~(trunc_ln321_fu_838_p1 == 7'd69) & ~(trunc_ln321_fu_838_p1 == 7'd68) & ~(trunc_ln321_fu_838_p1 == 7'd67) & ~(trunc_ln321_fu_838_p1 == 7'd66) & ~(trunc_ln321_fu_838_p1 == 7'd65) & ~(trunc_ln321_fu_838_p1 == 7'd64) & ~(trunc_ln321_fu_838_p1 == 7'd63) & ~(trunc_ln321_fu_838_p1 == 7'd62) & ~(trunc_ln321_fu_838_p1 == 7'd61) & ~(trunc_ln321_fu_838_p1 == 7'd60) & ~(trunc_ln321_fu_838_p1 == 7'd59) & ~(trunc_ln321_fu_838_p1 == 7'd58) & ~(trunc_ln321_fu_838_p1 == 7'd57) & ~(trunc_ln321_fu_838_p1 == 7'd56) & ~(trunc_ln321_fu_838_p1 == 7'd55) & ~(trunc_ln321_fu_838_p1 == 7'd54) & ~(trunc_ln321_fu_838_p1 == 7'd53) & ~(trunc_ln321_fu_838_p1 == 7'd52) & ~(trunc_ln321_fu_838_p1 == 7'd51) & ~(trunc_ln321_fu_838_p1 == 7'd50) & ~(trunc_ln321_fu_838_p1 == 7'd49) & ~(trunc_ln321_fu_838_p1 == 7'd48) & ~(trunc_ln321_fu_838_p1 == 7'd47) & ~(trunc_ln321_fu_838_p1 == 7'd46) & ~(trunc_ln321_fu_838_p1 == 7'd45) & ~(trunc_ln321_fu_838_p1 == 7'd44) & ~(trunc_ln321_fu_838_p1 == 7'd43) & ~(trunc_ln321_fu_838_p1 == 7'd42) & ~(trunc_ln321_fu_838_p1 == 7'd41) & ~(trunc_ln321_fu_838_p1 == 7'd40) & ~(trunc_ln321_fu_838_p1 == 7'd39) & ~(trunc_ln321_fu_838_p1 == 7'd38) & ~(trunc_ln321_fu_838_p1 == 7'd37) & ~(trunc_ln321_fu_838_p1 == 7'd36) & ~(trunc_ln321_fu_838_p1 == 7'd35) & ~(trunc_ln321_fu_838_p1 == 7'd34) & ~(trunc_ln321_fu_838_p1 == 7'd33) & ~(trunc_ln321_fu_838_p1 == 7'd32) & ~(trunc_ln321_fu_838_p1 == 7'd31) & ~(trunc_ln321_fu_838_p1 == 7'd30) & ~(trunc_ln321_fu_838_p1 == 7'd29) & ~(trunc_ln321_fu_838_p1 == 7'd28) & ~(trunc_ln321_fu_838_p1 == 7'd27) & ~(trunc_ln321_fu_838_p1 == 7'd26) & ~(trunc_ln321_fu_838_p1 == 7'd25) & ~(trunc_ln321_fu_838_p1 == 7'd24) & ~(trunc_ln321_fu_838_p1 == 7'd23) & ~(trunc_ln321_fu_838_p1 == 7'd22) & ~(trunc_ln321_fu_838_p1 == 7'd21) & ~(trunc_ln321_fu_838_p1 == 7'd20) & ~(trunc_ln321_fu_838_p1 == 7'd19) & ~(trunc_ln321_fu_838_p1 == 7'd18) & ~(trunc_ln321_fu_838_p1 == 7'd17) & ~(trunc_ln321_fu_838_p1 == 7'd16) & ~(trunc_ln321_fu_838_p1 == 7'd15) & ~(trunc_ln321_fu_838_p1 == 7'd14) & ~(trunc_ln321_fu_838_p1 == 7'd13) & ~(trunc_ln321_fu_838_p1 == 7'd12) & ~(trunc_ln321_fu_838_p1 == 7'd11) & ~(trunc_ln321_fu_838_p1 == 7'd10) & ~(trunc_ln321_fu_838_p1 == 7'd9) & ~(trunc_ln321_fu_838_p1 == 7'd8) & ~(trunc_ln321_fu_838_p1 == 7'd7) & ~(trunc_ln321_fu_838_p1 == 7'd6) & ~(trunc_ln321_fu_838_p1 == 7'd5) & ~(trunc_ln321_fu_838_p1 == 7'd4) & ~(trunc_ln321_fu_838_p1 == 7'd3) & ~(trunc_ln321_fu_838_p1 == 7'd2) & ~(trunc_ln321_fu_838_p1 == 7'd1) & ~(trunc_ln321_fu_838_p1 == 7'd0) & (icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_72_fu_560 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd6) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_7_fu_300 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd7) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_8_fu_304 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd8) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_9_fu_308 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (trunc_ln321_fu_838_p1 == 7'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_V_fu_276 <= in_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln125_fu_825_p2 == 1'd0) & (icmp_ln122_fu_810_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln321_1_reg_2576 <= trunc_ln321_1_fu_834_p1;
    end
end

always @ (*) begin
    if ((icmp_ln122_fu_810_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_TDATA_blk_n = in_V_V_TVALID;
    end else begin
        in_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op100_read_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        in_V_V_TREADY = 1'b1;
    end else begin
        in_V_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_2671_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        out_V_V_TDATA_blk_n = out_V_V_TREADY;
    end else begin
        out_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln160_reg_2671_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_TVALID = 1'b1;
    end else begin
        out_V_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_1_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_2_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        threshs_m_thresholds_ce0 = 1'b1;
    end else begin
        threshs_m_thresholds_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        weights_m_weights_V_ce0 = 1'b1;
    end else begin
        weights_m_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln122_fu_810_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((icmp_ln122_fu_810_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_1_fu_1960_p2 = ($signed(sext_ln170_4_fu_1869_p1) + $signed(sext_ln170_5_fu_1923_p1));

assign add_ln700_2_fu_1970_p2 = ($signed(add_ln700_fu_1954_p2) + $signed(sext_ln700_2_fu_1966_p1));

assign add_ln700_3_fu_1976_p2 = ($signed(sext_ln170_fu_1761_p1) + $signed(sext_ln170_3_fu_1842_p1));

assign add_ln700_4_fu_1986_p2 = ($signed(sext_ln700_1_fu_1950_p1) + $signed(sext_ln170_1_fu_1788_p1));

assign add_ln700_5_fu_1992_p2 = ($signed(sext_ln170_2_fu_1815_p1) + $signed(add_ln700_4_fu_1986_p2));

assign add_ln700_6_fu_2002_p2 = ($signed(sext_ln700_3_fu_1982_p1) + $signed(sext_ln700_4_fu_1998_p1));

assign add_ln700_7_fu_2012_p2 = ($signed(add_ln700_2_fu_1970_p2) + $signed(sext_ln700_5_fu_2008_p1));

assign add_ln700_8_fu_2084_p2 = (zext_ln700_1_fu_2061_p1 + zext_ln700_2_fu_2080_p1);

assign add_ln700_fu_1954_p2 = ($signed(sext_ln700_fu_1896_p1) + $signed(res_V_fu_1737_p3));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op100_read_state2 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op100_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state4_io)) | ((in_V_V_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op100_read_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = ((in_V_V_TVALID == 1'b0) & (ap_predicate_op100_read_state2 == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((icmp_ln160_reg_2671_pp0_iter1_reg == 1'd1) & (out_V_V_TREADY == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_197 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_act_m_val_V_reg_644 = 'bx;

always @ (*) begin
    ap_predicate_op100_read_state2 = ((icmp_ln125_fu_825_p2 == 1'd1) & (icmp_ln122_fu_810_p2 == 1'd0));
end

assign arg_V_read_assign_1_fu_1765_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[31:16]}};

assign arg_V_read_assign_2_fu_1792_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[47:32]}};

assign arg_V_read_assign_3_fu_1819_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[63:48]}};

assign arg_V_read_assign_4_fu_1846_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[79:64]}};

assign arg_V_read_assign_5_fu_1873_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[95:80]}};

assign arg_V_read_assign_6_fu_1900_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[111:96]}};

assign arg_V_read_assign_7_fu_1927_p4 = {{ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[127:112]}};

assign i_fu_816_p2 = (i_0_reg_633 + 13'd1);

assign icmp_ln122_fu_810_p2 = ((i_0_reg_633 == 13'd4608) ? 1'b1 : 1'b0);

assign icmp_ln125_fu_825_p2 = ((nf_assign_fu_564 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln137_fu_1208_p2 = ((sf_1_fu_272 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_1231_p2 = ((sf_fu_1225_p2 == 32'd72) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_1263_p2 = ((nf_fu_1257_p2 == 32'd64) ? 1'b1 : 1'b0);

assign icmp_ln899_1_fu_2049_p2 = (($signed(add_ln700_7_fu_2012_p2) < $signed(zext_ln186_2_fu_2046_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_2_fu_2068_p2 = (($signed(add_ln700_7_fu_2012_p2) < $signed(zext_ln186_3_fu_2065_p1)) ? 1'b1 : 1'b0);

assign icmp_ln899_fu_2030_p2 = (($signed(add_ln700_7_fu_2012_p2) < $signed(zext_ln186_1_fu_2026_p1)) ? 1'b1 : 1'b0);

assign nf_1_fu_1269_p3 = ((icmp_ln173_fu_1263_p2[0:0] === 1'b1) ? 32'd0 : nf_fu_1257_p2);

assign nf_fu_1257_p2 = (nf_assign_fu_564 + 32'd1);

assign out_V_V_TDATA = tmp_V_74_fu_2090_p2;

assign res_V_fu_1737_p3 = ((icmp_ln137_reg_2661_pp0_iter1_reg[0:0] === 1'b1) ? 64'd0 : accu_V_0_0_0_fu_264);

assign sext_ln170_1_fu_1788_p1 = mul_ln1352_1_fu_1782_p2;

assign sext_ln170_2_fu_1815_p1 = mul_ln1352_2_fu_1809_p2;

assign sext_ln170_3_fu_1842_p1 = mul_ln1352_3_fu_1836_p2;

assign sext_ln170_4_fu_1869_p1 = mul_ln1352_4_fu_1863_p2;

assign sext_ln170_5_fu_1923_p1 = mul_ln1352_6_fu_1917_p2;

assign sext_ln170_fu_1761_p1 = mul_ln1352_fu_1755_p2;

assign sext_ln186_fu_2023_p1 = $signed(threshs_m_thresholds_4_reg_2735);

assign sext_ln700_1_fu_1950_p1 = mul_ln1352_7_fu_1944_p2;

assign sext_ln700_2_fu_1966_p1 = $signed(add_ln700_1_fu_1960_p2);

assign sext_ln700_3_fu_1982_p1 = $signed(add_ln700_3_fu_1976_p2);

assign sext_ln700_4_fu_1998_p1 = $signed(add_ln700_5_fu_1992_p2);

assign sext_ln700_5_fu_2008_p1 = $signed(add_ln700_6_fu_2002_p2);

assign sext_ln700_fu_1896_p1 = mul_ln1352_5_fu_1890_p2;

assign sf_fu_1225_p2 = (32'd1 + sf_1_fu_272);

assign threshs_m_thresholds_1_address0 = zext_ln186_fu_1250_p1;

assign threshs_m_thresholds_2_address0 = zext_ln186_fu_1250_p1;

assign threshs_m_thresholds_address0 = zext_ln186_fu_1250_p1;

assign tile_1_fu_1277_p3 = ((icmp_ln173_fu_1263_p2[0:0] === 1'b1) ? 32'd0 : tile_fu_1219_p2);

assign tile_fu_1219_p2 = (32'd1 + tile_assign_fu_268);

assign tmp_V_74_fu_2090_p2 = (add_ln700_8_fu_2084_p2 + zext_ln700_fu_2042_p1);

assign trunc_ln321_1_fu_834_p1 = sf_1_fu_272[6:0];

assign trunc_ln321_fu_838_p1 = sf_1_fu_272[6:0];

assign trunc_ln647_1_fu_1744_p1 = ap_phi_reg_pp0_iter2_act_m_val_V_reg_644[15:0];

assign trunc_ln647_fu_1660_p1 = weights_m_weights_V_q0[1:0];

assign weights_m_weights_V_address0 = zext_ln137_fu_1214_p1;

assign xor_ln899_1_fu_2055_p2 = (icmp_ln899_1_fu_2049_p2 ^ 1'd1);

assign xor_ln899_2_fu_2074_p2 = (icmp_ln899_2_fu_2068_p2 ^ 1'd1);

assign xor_ln899_fu_2036_p2 = (icmp_ln899_fu_2030_p2 ^ 1'd1);

assign zext_ln137_fu_1214_p1 = tile_assign_fu_268;

assign zext_ln186_1_fu_2026_p1 = $unsigned(sext_ln186_fu_2023_p1);

assign zext_ln186_2_fu_2046_p1 = threshs_m_thresholds_6_reg_2740;

assign zext_ln186_3_fu_2065_p1 = threshs_m_thresholds_8_reg_2745;

assign zext_ln186_fu_1250_p1 = nf_assign_fu_564;

assign zext_ln700_1_fu_2061_p1 = xor_ln899_1_fu_2055_p2;

assign zext_ln700_2_fu_2080_p1 = xor_ln899_2_fu_2074_p2;

assign zext_ln700_fu_2042_p1 = xor_ln899_fu_2036_p2;

endmodule //StreamingFCLayer_Batch_2_Matrix_Vector_Activa
