#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Mon Dec 28 23:32:11 2020
# Process ID: 15952
# Current directory: C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1
# Command line: vivado.exe -log top_design.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_design.tcl
# Log file: C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/top_design.vds
# Journal file: C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_design.tcl -notrace
Command: synth_design -top top_design -part xc7a35ticsg324-1L -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13200
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_design' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:51]
	Parameter MapHeight bound to: 300 - type: integer 
	Parameter specCount bound to: 3 - type: integer 
	Parameter rateSensetivity bound to: 1000 - type: integer 
	Parameter iterations bound to: 100 - type: integer 
	Parameter neighRad bound to: 300 - type: integer 
INFO: [Synth 8-638] synthesizing module 'serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:51]
	Parameter BaudRate bound to: 9600 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:55]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:56]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:60]
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:61]
INFO: [Synth 8-3491] module 'fifo_serial' declared at 'C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15952-LAPTOP-50F2E74H/realtime/fifo_serial_stub.vhdl:5' bound to instance 'fifo_out' of component 'fifo_serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
INFO: [Synth 8-638] synthesizing module 'fifo_serial' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/.Xil/Vivado-15952-LAPTOP-50F2E74H/realtime/fifo_serial_stub.vhdl:19]
INFO: [Synth 8-256] done synthesizing module 'serial' (1#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:51]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/controller.vhd:78]
	Parameter MapHeight bound to: 300 - type: integer 
	Parameter specCount bound to: 3 - type: integer 
	Parameter rateSensetivity bound to: 1000 - type: integer 
	Parameter iterations bound to: 100 - type: integer 
	Parameter neighRad bound to: 300 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'controller' (2#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/controller.vhd:78]
INFO: [Synth 8-638] synthesizing module 'kmap' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:64]
	Parameter MapHeight bound to: 300 - type: integer 
	Parameter specCount bound to: 3 - type: integer 
	Parameter rateSensetivity bound to: 1000 - type: integer 
	Parameter coresCount bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kmap' (3#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:64]
INFO: [Synth 8-638] synthesizing module 'random_bit_generator' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:44]
	Parameter specCount bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'random_bit_generator' (4#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'top_design' (5#1) [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/top_design.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1539.723 ; gain = 0.000
WARNING: [Synth 37-20] Could not find a clock associated with pin WE7 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WE9 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA1 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA2 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA3 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA4 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA5 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA6 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RA8 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO1 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO2 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO3 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO4 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO5 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO6 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin RO8 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WA7 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WA9 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WD7 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
WARNING: [Synth 37-20] Could not find a clock associated with pin WD9 for RAM cell RTL_RAM. Constraints related to this pin or cell won't work with elaborated design.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial/fifo_serial_in_context.xdc] for cell 'serial_T/fifo_out'
Finished Parsing XDC File [c:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/ip/fifo_serial/fifo_serial/fifo_serial_in_context.xdc] for cell 'serial_T/fifo_out'
Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1539.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1539.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for serial_T/fifo_out. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:00:58 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'fifoOut_reg' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
WARNING: [Synth 8-327] inferring latch for variable 'RegisterIn_reg' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'dataIn_reg' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:104]
WARNING: [Synth 8-327] inferring latch for variable 'init_reg' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'initCount_reg' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:26:33 ; elapsed = 00:26:35 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 5     
	   3 Input   31 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 5     
	   2 Input    9 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 15    
	   2 Input    8 Bit       Adders := 16    
	   3 Input    8 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 3     
+---Registers : 
	               31 Bit    Registers := 29    
	               24 Bit    Registers := 258   
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---RAMs : 
	              432 Bit	(18 X 24 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 11    
	   6 Input   31 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 263   
	   5 Input   24 Bit        Muxes := 255   
	   2 Input   23 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 23    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 44    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[0]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[1]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[2]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[3]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[4]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[5]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[6]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[7]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[8]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[9]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[10]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[11]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[12]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[13]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[14]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[15]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[16]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[17]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[18]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[19]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[20]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[21]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[22]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[23]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[24]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[25]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[26]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[27]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[28]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3886] merging instance 'XPos_O_reg[29]' (FDCE) to 'XPos_O_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\XPos_O_reg[30] )
DSP Report: Generating DSP dLut[0]2, operation Mode is: C+A*(B:0x64).
DSP Report: operator dLut[0]2 is absorbed into DSP dLut[0]2.
DSP Report: operator dLut[0]3 is absorbed into DSP dLut[0]2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outS_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\endTY_reg[30] )
DSP Report: Generating DSP lnRateLut[0]2, operation Mode is: C+A*(B:0x64).
DSP Report: operator lnRateLut[0]2 is absorbed into DSP lnRateLut[0]2.
DSP Report: operator lnRateLut[0]3 is absorbed into DSP lnRateLut[0]2.
INFO: [Synth 8-3886] merging instance 'outY_reg[9]' (FDCE) to 'outY_reg[10]'
INFO: [Synth 8-3886] merging instance 'outY_reg[10]' (FDCE) to 'outY_reg[11]'
INFO: [Synth 8-3886] merging instance 'outY_reg[11]' (FDCE) to 'outY_reg[12]'
INFO: [Synth 8-3886] merging instance 'outY_reg[12]' (FDCE) to 'outY_reg[13]'
INFO: [Synth 8-3886] merging instance 'outY_reg[13]' (FDCE) to 'outY_reg[14]'
INFO: [Synth 8-3886] merging instance 'outY_reg[14]' (FDCE) to 'outY_reg[15]'
INFO: [Synth 8-3886] merging instance 'outY_reg[15]' (FDCE) to 'outY_reg[16]'
INFO: [Synth 8-3886] merging instance 'outY_reg[16]' (FDCE) to 'outY_reg[17]'
INFO: [Synth 8-3886] merging instance 'outY_reg[17]' (FDCE) to 'outY_reg[18]'
INFO: [Synth 8-3886] merging instance 'outY_reg[18]' (FDCE) to 'outY_reg[19]'
INFO: [Synth 8-3886] merging instance 'outY_reg[19]' (FDCE) to 'outY_reg[20]'
INFO: [Synth 8-3886] merging instance 'outY_reg[20]' (FDCE) to 'outY_reg[21]'
INFO: [Synth 8-3886] merging instance 'outY_reg[21]' (FDCE) to 'outY_reg[22]'
INFO: [Synth 8-3886] merging instance 'outY_reg[22]' (FDCE) to 'outY_reg[23]'
INFO: [Synth 8-3886] merging instance 'outY_reg[23]' (FDCE) to 'outY_reg[24]'
INFO: [Synth 8-3886] merging instance 'outY_reg[24]' (FDCE) to 'outY_reg[25]'
INFO: [Synth 8-3886] merging instance 'outY_reg[25]' (FDCE) to 'outY_reg[26]'
INFO: [Synth 8-3886] merging instance 'outY_reg[26]' (FDCE) to 'outY_reg[27]'
INFO: [Synth 8-3886] merging instance 'outY_reg[27]' (FDCE) to 'outY_reg[28]'
INFO: [Synth 8-3886] merging instance 'outY_reg[28]' (FDCE) to 'outY_reg[29]'
INFO: [Synth 8-3886] merging instance 'outY_reg[29]' (FDCE) to 'outY_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outY_reg[30] )
INFO: [Synth 8-3886] merging instance 'outX_reg[9]' (FDCE) to 'outX_reg[10]'
INFO: [Synth 8-3886] merging instance 'outX_reg[10]' (FDCE) to 'outX_reg[11]'
INFO: [Synth 8-3886] merging instance 'outX_reg[11]' (FDCE) to 'outX_reg[12]'
INFO: [Synth 8-3886] merging instance 'outX_reg[12]' (FDCE) to 'outX_reg[13]'
INFO: [Synth 8-3886] merging instance 'outX_reg[13]' (FDCE) to 'outX_reg[14]'
INFO: [Synth 8-3886] merging instance 'outX_reg[14]' (FDCE) to 'outX_reg[15]'
INFO: [Synth 8-3886] merging instance 'outX_reg[15]' (FDCE) to 'outX_reg[16]'
INFO: [Synth 8-3886] merging instance 'outX_reg[16]' (FDCE) to 'outX_reg[17]'
INFO: [Synth 8-3886] merging instance 'outX_reg[17]' (FDCE) to 'outX_reg[18]'
INFO: [Synth 8-3886] merging instance 'outX_reg[18]' (FDCE) to 'outX_reg[19]'
INFO: [Synth 8-3886] merging instance 'outX_reg[19]' (FDCE) to 'outX_reg[20]'
INFO: [Synth 8-3886] merging instance 'outX_reg[20]' (FDCE) to 'outX_reg[21]'
INFO: [Synth 8-3886] merging instance 'outX_reg[21]' (FDCE) to 'outX_reg[22]'
INFO: [Synth 8-3886] merging instance 'outX_reg[22]' (FDCE) to 'outX_reg[23]'
INFO: [Synth 8-3886] merging instance 'outX_reg[23]' (FDCE) to 'outX_reg[24]'
INFO: [Synth 8-3886] merging instance 'outX_reg[24]' (FDCE) to 'outX_reg[25]'
INFO: [Synth 8-3886] merging instance 'outX_reg[25]' (FDCE) to 'outX_reg[26]'
INFO: [Synth 8-3886] merging instance 'outX_reg[26]' (FDCE) to 'outX_reg[27]'
INFO: [Synth 8-3886] merging instance 'outX_reg[27]' (FDCE) to 'outX_reg[28]'
INFO: [Synth 8-3886] merging instance 'outX_reg[28]' (FDCE) to 'outX_reg[29]'
INFO: [Synth 8-3886] merging instance 'outX_reg[29]' (FDCE) to 'outX_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\outX_reg[30] )
WARNING: [Synth 8-7129] Port XPos[30] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[29] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[28] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[27] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[26] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[25] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[24] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[23] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[22] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[21] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[20] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[19] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[18] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[17] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[16] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[15] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[14] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[13] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[12] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[11] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[10] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[9] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[8] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[7] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[6] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[5] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[4] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[3] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[2] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[1] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos[0] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[30] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[29] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[28] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[27] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[26] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[25] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[24] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[23] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[22] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[21] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[20] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[19] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[18] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[17] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[16] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[15] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[14] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[13] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[12] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[11] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[10] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[9] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[8] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[7] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[6] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[5] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[4] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[3] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[2] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[1] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port XPos_O[0] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[30] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[29] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[28] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[27] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[26] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[25] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[24] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[23] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[22] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[21] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[20] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[19] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[18] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[17] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[16] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[15] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[14] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[13] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[12] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[11] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[10] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[9] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[8] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[7] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[6] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos[5] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[30] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[29] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[28] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[27] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[26] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[25] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[24] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[23] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[22] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[21] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[20] in module kmap is either unconnected or has no load
WARNING: [Synth 8-7129] Port YPos_O[19] in module kmap is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Synth 8-2914] Unsupported RAM template [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/kmap.vhd:67]
ERROR: [Synth 8-5743] Unable to infer RAMs due to unsupported pattern.
INFO: [Synth 8-3886] merging instance 'serial_T/dataIn_reg' (LD) to 'serial_T/RegisterIn_reg[0]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[0]' (LD) to 'serial_T/RegisterIn_reg[1]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[1]' (LD) to 'serial_T/RegisterIn_reg[2]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[2]' (LD) to 'serial_T/RegisterIn_reg[3]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[3]' (LD) to 'serial_T/RegisterIn_reg[4]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[4]' (LD) to 'serial_T/RegisterIn_reg[5]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[5]' (LD) to 'serial_T/RegisterIn_reg[6]'
INFO: [Synth 8-3886] merging instance 'serial_T/RegisterIn_reg[6]' (LD) to 'serial_T/RegisterIn_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serial_T/\RegisterIn_reg[7] )
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[0].bestOfCores_reg[0][1][23]' (FDCE) to 'kmap_T/cores[0].bestOfCores_reg[0][1][24]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[1].bestOfCores_reg[1][1][23]' (FDCE) to 'kmap_T/cores[1].bestOfCores_reg[1][1][24]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[3].bestOfCores_reg[3][1][23]' (FDCE) to 'kmap_T/cores[3].bestOfCores_reg[3][1][24]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[2].bestOfCores_reg[2][1][23]' (FDCE) to 'kmap_T/cores[2].bestOfCores_reg[2][1][24]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[4].bestOfCores_reg[4][1][23]' (FDCE) to 'kmap_T/cores[4].bestOfCores_reg[4][1][24]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[0].bestOfCores_reg[0][1][24]' (FDCE) to 'kmap_T/cores[0].bestOfCores_reg[0][1][25]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[1].bestOfCores_reg[1][1][24]' (FDCE) to 'kmap_T/cores[1].bestOfCores_reg[1][1][25]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[3].bestOfCores_reg[3][1][24]' (FDCE) to 'kmap_T/cores[3].bestOfCores_reg[3][1][25]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[2].bestOfCores_reg[2][1][24]' (FDCE) to 'kmap_T/cores[2].bestOfCores_reg[2][1][25]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[4].bestOfCores_reg[4][1][24]' (FDCE) to 'kmap_T/cores[4].bestOfCores_reg[4][1][25]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[0].bestOfCores_reg[0][1][25]' (FDCE) to 'kmap_T/cores[0].bestOfCores_reg[0][1][26]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[1].bestOfCores_reg[1][1][25]' (FDCE) to 'kmap_T/cores[1].bestOfCores_reg[1][1][26]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[3].bestOfCores_reg[3][1][25]' (FDCE) to 'kmap_T/cores[3].bestOfCores_reg[3][1][26]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[2].bestOfCores_reg[2][1][25]' (FDCE) to 'kmap_T/cores[2].bestOfCores_reg[2][1][26]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[4].bestOfCores_reg[4][1][25]' (FDCE) to 'kmap_T/cores[4].bestOfCores_reg[4][1][26]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[0].bestOfCores_reg[0][1][26]' (FDCE) to 'kmap_T/cores[0].bestOfCores_reg[0][1][27]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[1].bestOfCores_reg[1][1][26]' (FDCE) to 'kmap_T/cores[1].bestOfCores_reg[1][1][27]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[3].bestOfCores_reg[3][1][26]' (FDCE) to 'kmap_T/cores[3].bestOfCores_reg[3][1][27]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[2].bestOfCores_reg[2][1][26]' (FDCE) to 'kmap_T/cores[2].bestOfCores_reg[2][1][27]'
INFO: [Synth 8-3886] merging instance 'kmap_T/cores[4].bestOfCores_reg[4][1][26]' (FDCE) to 'kmap_T/cores[4].bestOfCores_reg[4][1][27]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/\cores[4].bestOfCores_reg[4][2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/\cores[3].bestOfCores_reg[3][2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/\cores[2].bestOfCores_reg[2][2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/\cores[1].bestOfCores_reg[1][2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/\cores[0].bestOfCores_reg[0][2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (serial_T/\TXState_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kmap_T/bmuReadyDRV_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kmap_T/i_22/\outputT_reg[23] )
WARNING: [Synth 8-3332] Sequential element (RegisterIn_reg[7]) is unused and will be removed from module serial.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'random_T/init_reg/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:76]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:76]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:76]
WARNING: [Synth 8-3332] Sequential element (init_reg__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[31]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[30]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[29]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[28]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[27]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[26]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[25]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[24]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[23]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[22]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[21]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[20]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[19]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[18]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[17]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[16]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[15]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[14]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[13]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[12]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[11]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[10]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[9]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[8]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[7]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[6]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[5]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[4]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[3]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[2]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[1]__0) is unused and will be removed from module random_bit_generator.
WARNING: [Synth 8-3332] Sequential element (initCount_reg[0]__0) is unused and will be removed from module random_bit_generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:34:13 ; elapsed = 00:34:35 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|controller  | dLut[0]    | 131072x9      | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|controller  | C+A*(B:0x64) | 17     | 8      | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|controller  | C+A*(B:0x64) | 10     | 8      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:34:25 ; elapsed = 00:34:47 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:34:25 ; elapsed = 00:34:47 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][7] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][7]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][6] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][6]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][5] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][5]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][4] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][4]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][3] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][3]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][2] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][2]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][1] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][1]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[0][0] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[0][0]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][7] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][7]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][6] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][6]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][5] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][5]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][4] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][4]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][3] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][3]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][2] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][2]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][1] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][1]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[1][0] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[1][0]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][7] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][7]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][6] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][6]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][5] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][5]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][4] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][4]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][3] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][3]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][2] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][2]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][1] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][1]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
INFO: [Synth 8-5966] Removing register instance (\Currstate_reg[2][0] ) from module (random_bit_generator) as it has self-loop and (\Currstate_reg[2][0]__0 ) is actual driver [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/random_bit_generator.vhd:79]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:34:26 ; elapsed = 00:34:48 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance i_0 of module ram having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:34:29 ; elapsed = 00:34:52 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:34:29 ; elapsed = 00:34:52 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[7] with 1st driver pin 'serial_T/fifoOut_reg[7]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[7] with 2nd driver pin 'serial_T/fifo_out/dout[7]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[6] with 1st driver pin 'serial_T/fifoOut_reg[6]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[6] with 2nd driver pin 'serial_T/fifo_out/dout[6]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[5] with 1st driver pin 'serial_T/fifoOut_reg[5]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[5] with 2nd driver pin 'serial_T/fifo_out/dout[5]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[4] with 1st driver pin 'serial_T/fifoOut_reg[4]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[4] with 2nd driver pin 'serial_T/fifo_out/dout[4]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[3] with 1st driver pin 'serial_T/fifoOut_reg[3]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[3] with 2nd driver pin 'serial_T/fifo_out/dout[3]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[2] with 1st driver pin 'serial_T/fifoOut_reg[2]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[2] with 2nd driver pin 'serial_T/fifo_out/dout[2]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[1] with 1st driver pin 'serial_T/fifoOut_reg[1]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[1] with 2nd driver pin 'serial_T/fifo_out/dout[1]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[0] with 1st driver pin 'serial_T/fifoOut_reg[0]/Q' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:92]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin dout[0] with 2nd driver pin 'serial_T/fifo_out/dout[0]' [C:/Users/4ever/Documents/GitHub/SOMvhdl/SOMvhdl.srcs/sources_1/new/serial.vhd:85]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        8|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:34:29 ; elapsed = 00:34:52 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_serial   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |fifo_serial_bbox |     1|
|2     |BUFG             |     2|
|3     |CARRY4           |   115|
|4     |LUT1             |   166|
|5     |LUT2             |   128|
|6     |LUT3             |    18|
|7     |LUT4             |   114|
|8     |LUT5             |    50|
|9     |LUT6             |    63|
|10    |FDCE             |   155|
|11    |FDPE             |     7|
|12    |FDRE             |   137|
|13    |FDSE             |     8|
|14    |LD               |     8|
|15    |IBUF             |     2|
|16    |OBUF             |     1|
|17    |OBUFT            |     8|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:34:29 ; elapsed = 00:34:52 . Memory (MB): peak = 1539.723 ; gain = 510.363
---------------------------------------------------------------------------------
Synthesis finished with 2 errors, 19 critical warnings and 139 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:33:37 ; elapsed = 00:34:47 . Memory (MB): peak = 1539.723 ; gain = 510.363
Synthesis Optimization Complete : Time (s): cpu = 00:34:30 ; elapsed = 00:34:52 . Memory (MB): peak = 1539.723 ; gain = 510.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1539.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1539.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
170 Infos, 163 Warnings, 19 Critical Warnings and 2 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:34:34 ; elapsed = 00:34:58 . Memory (MB): peak = 1539.723 ; gain = 510.363
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top top_design -part xc7a35ticsg324-1L -flatten_hierarchy none"
    (file "top_design.tcl" line 119)
INFO: [Common 17-206] Exiting Vivado at Tue Dec 29 00:07:13 2020...
