$date
  Sat Oct 14 17:35:22 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 2 ! sel[1:0] $end
$var reg 4 " a[3:0] $end
$var reg 1 # x $end
$scope module uut $end
$var reg 2 $ sel[1:0] $end
$var reg 4 % a[3:0] $end
$var reg 1 & x $end
$var reg 1 ' mux_out1 $end
$var reg 1 ( muxout2 $end
$scope module inst_mux0 $end
$var reg 1 ) sel $end
$var reg 1 * a $end
$var reg 1 + b $end
$var reg 1 , x $end
$upscope $end
$scope module inst_mux1 $end
$var reg 1 - sel $end
$var reg 1 . a $end
$var reg 1 / b $end
$var reg 1 0 x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0000 "
0#
b00 $
b0000 %
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
#10000000
b11 !
b11 $
1)
1-
#20000000
b1000 "
b1000 %
1/
#30000000
b10 !
b10 $
1(
0)
0-
10
#40000000
b00 !
1#
b00 $
1&
#60000000
