#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x133804b70 .scope module, "ucsbece154a_top_tb" "ucsbece154a_top_tb" 2 10;
 .timescale 0 0;
v0x13381d660_0 .array/port v0x13381d660, 0;
L_0x133829340 .functor BUFZ 32, v0x13381d660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_1 .array/port v0x13381d660, 1;
L_0x1338293f0 .functor BUFZ 32, v0x13381d660_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_2 .array/port v0x13381d660, 2;
L_0x1338294a0 .functor BUFZ 32, v0x13381d660_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_3 .array/port v0x13381d660, 3;
L_0x133829550 .functor BUFZ 32, v0x13381d660_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_4 .array/port v0x13381d660, 4;
L_0x133829600 .functor BUFZ 32, v0x13381d660_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_5 .array/port v0x13381d660, 5;
L_0x1338296b0 .functor BUFZ 32, v0x13381d660_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_6 .array/port v0x13381d660, 6;
L_0x133829760 .functor BUFZ 32, v0x13381d660_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_7 .array/port v0x13381d660, 7;
L_0x133829850 .functor BUFZ 32, v0x13381d660_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_8 .array/port v0x13381d660, 8;
L_0x133829900 .functor BUFZ 32, v0x13381d660_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_9 .array/port v0x13381d660, 9;
L_0x133829a00 .functor BUFZ 32, v0x13381d660_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_10 .array/port v0x13381d660, 10;
L_0x133829a70 .functor BUFZ 32, v0x13381d660_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_11 .array/port v0x13381d660, 11;
L_0x133829b80 .functor BUFZ 32, v0x13381d660_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_12 .array/port v0x13381d660, 12;
L_0x133829bf0 .functor BUFZ 32, v0x13381d660_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_13 .array/port v0x13381d660, 13;
L_0x133829d10 .functor BUFZ 32, v0x13381d660_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_14 .array/port v0x13381d660, 14;
L_0x133829d80 .functor BUFZ 32, v0x13381d660_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_15 .array/port v0x13381d660, 15;
L_0x133829ca0 .functor BUFZ 32, v0x13381d660_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_16 .array/port v0x13381d660, 16;
L_0x133829ef0 .functor BUFZ 32, v0x13381d660_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_17 .array/port v0x13381d660, 17;
L_0x13382a030 .functor BUFZ 32, v0x13381d660_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_18 .array/port v0x13381d660, 18;
L_0x13382a0a0 .functor BUFZ 32, v0x13381d660_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_19 .array/port v0x13381d660, 19;
L_0x13382a1b0 .functor BUFZ 32, v0x13381d660_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_20 .array/port v0x13381d660, 20;
L_0x13382a220 .functor BUFZ 32, v0x13381d660_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_21 .array/port v0x13381d660, 21;
L_0x13382a340 .functor BUFZ 32, v0x13381d660_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_22 .array/port v0x13381d660, 22;
L_0x13382a3b0 .functor BUFZ 32, v0x13381d660_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_23 .array/port v0x13381d660, 23;
L_0x13382a4e0 .functor BUFZ 32, v0x13381d660_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_24 .array/port v0x13381d660, 24;
L_0x13382a2d0 .functor BUFZ 32, v0x13381d660_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_25 .array/port v0x13381d660, 25;
L_0x13382a660 .functor BUFZ 32, v0x13381d660_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_26 .array/port v0x13381d660, 26;
L_0x13382a460 .functor BUFZ 32, v0x13381d660_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_27 .array/port v0x13381d660, 27;
L_0x13382a7f0 .functor BUFZ 32, v0x13381d660_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_28 .array/port v0x13381d660, 28;
L_0x13382a5d0 .functor BUFZ 32, v0x13381d660_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_29 .array/port v0x13381d660, 29;
L_0x13382a990 .functor BUFZ 32, v0x13381d660_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_30 .array/port v0x13381d660, 30;
L_0x13382a750 .functor BUFZ 32, v0x13381d660_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660_31 .array/port v0x13381d660, 31;
L_0x13382ab40 .functor BUFZ 32, v0x13381d660_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_0 .array/port v0x133805710, 0;
L_0x13382a8e0 .functor BUFZ 32, v0x133805710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_1 .array/port v0x133805710, 1;
L_0x13382aa40 .functor BUFZ 32, v0x133805710_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_2 .array/port v0x133805710, 2;
L_0x13382aab0 .functor BUFZ 32, v0x133805710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_3 .array/port v0x133805710, 3;
L_0x13382acd0 .functor BUFZ 32, v0x133805710_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_24 .array/port v0x133805710, 24;
L_0x13382ad40 .functor BUFZ 32, v0x133805710_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_25 .array/port v0x133805710, 25;
L_0x13382abb0 .functor BUFZ 32, v0x133805710_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_26 .array/port v0x133805710, 26;
L_0x13382ac20 .functor BUFZ 32, v0x133805710_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_27 .array/port v0x133805710, 27;
L_0x13382aef0 .functor BUFZ 32, v0x133805710_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710_28 .array/port v0x133805710, 28;
L_0x13382af80 .functor BUFZ 32, v0x133805710_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133822a60_0 .net "MEM_10000000", 31 0, L_0x13382a8e0;  1 drivers
v0x133822af0_0 .net "MEM_10000004", 31 0, L_0x13382aa40;  1 drivers
v0x133822b80_0 .net "MEM_10000008", 31 0, L_0x13382aab0;  1 drivers
v0x133822c10_0 .net "MEM_1000000c", 31 0, L_0x13382acd0;  1 drivers
v0x133822ca0_0 .net "MEM_10000060", 31 0, L_0x13382ad40;  1 drivers
v0x133822d70_0 .net "MEM_10000064", 31 0, L_0x13382abb0;  1 drivers
v0x133822e00_0 .net "MEM_10000068", 31 0, L_0x13382ac20;  1 drivers
v0x133822e90_0 .net "MEM_1000006C", 31 0, L_0x13382aef0;  1 drivers
v0x133822f40_0 .net "MEM_10000070", 31 0, L_0x13382af80;  1 drivers
v0x133823050_0 .var "clk", 0 0;
v0x1338230e0_0 .var "cycle", 31 0;
v0x133823190_0 .var "i", 31 0;
v0x133823240_0 .net "reg_a0", 31 0, L_0x133829a70;  1 drivers
v0x1338232f0_0 .net "reg_a1", 31 0, L_0x133829b80;  1 drivers
v0x1338233a0_0 .net "reg_a2", 31 0, L_0x133829bf0;  1 drivers
v0x133823450_0 .net "reg_a3", 31 0, L_0x133829d10;  1 drivers
v0x133823500_0 .net "reg_a4", 31 0, L_0x133829d80;  1 drivers
v0x133823690_0 .net "reg_a5", 31 0, L_0x133829ca0;  1 drivers
v0x133823720_0 .net "reg_a6", 31 0, L_0x133829ef0;  1 drivers
v0x1338237d0_0 .net "reg_a7", 31 0, L_0x13382a030;  1 drivers
v0x133823880_0 .net "reg_gp", 31 0, L_0x133829550;  1 drivers
v0x133823930_0 .net "reg_ra", 31 0, L_0x1338293f0;  1 drivers
v0x1338239e0_0 .net "reg_s0", 31 0, L_0x133829900;  1 drivers
v0x133823a90_0 .net "reg_s1", 31 0, L_0x133829a00;  1 drivers
v0x133823b40_0 .net "reg_s10", 31 0, L_0x13382a460;  1 drivers
v0x133823bf0_0 .net "reg_s11", 31 0, L_0x13382a7f0;  1 drivers
v0x133823ca0_0 .net "reg_s2", 31 0, L_0x13382a0a0;  1 drivers
v0x133823d50_0 .net "reg_s3", 31 0, L_0x13382a1b0;  1 drivers
v0x133823e00_0 .net "reg_s4", 31 0, L_0x13382a220;  1 drivers
v0x133823eb0_0 .net "reg_s5", 31 0, L_0x13382a340;  1 drivers
v0x133823f60_0 .net "reg_s6", 31 0, L_0x13382a3b0;  1 drivers
v0x133824010_0 .net "reg_s7", 31 0, L_0x13382a4e0;  1 drivers
v0x1338240c0_0 .net "reg_s8", 31 0, L_0x13382a2d0;  1 drivers
v0x1338235b0_0 .net "reg_s9", 31 0, L_0x13382a660;  1 drivers
v0x133824350_0 .net "reg_sp", 31 0, L_0x1338294a0;  1 drivers
v0x1338243e0_0 .net "reg_t0", 31 0, L_0x1338296b0;  1 drivers
v0x133824480_0 .net "reg_t1", 31 0, L_0x133829760;  1 drivers
v0x133824530_0 .net "reg_t2", 31 0, L_0x133829850;  1 drivers
v0x1338245e0_0 .net "reg_t3", 31 0, L_0x13382a5d0;  1 drivers
v0x133824690_0 .net "reg_t4", 31 0, L_0x13382a990;  1 drivers
v0x133824740_0 .net "reg_t5", 31 0, L_0x13382a750;  1 drivers
v0x1338247f0_0 .net "reg_t6", 31 0, L_0x13382ab40;  1 drivers
v0x1338248a0_0 .net "reg_tp", 31 0, L_0x133829600;  1 drivers
v0x133824950_0 .net "reg_zero", 31 0, L_0x133829340;  1 drivers
v0x133824a00_0 .var "reset", 0 0;
E_0x133804750 .event negedge, v0x1338170b0_0;
S_0x133804cf0 .scope module, "top" "ucsbece154a_top" 2 17, 3 7 0, S_0x133804b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x1338226c0_0 .net "a", 31 0, L_0x133827c90;  1 drivers
v0x133822750_0 .net "clk", 0 0, v0x133823050_0;  1 drivers
v0x1338227e0_0 .net "rd", 31 0, L_0x1338291a0;  1 drivers
v0x133822870_0 .net "reset", 0 0, v0x133824a00_0;  1 drivers
v0x133822900_0 .net "wd", 31 0, L_0x133827a80;  1 drivers
v0x1338229d0_0 .net "we", 0 0, v0x133819950_0;  1 drivers
S_0x133804ee0 .scope module, "mem" "ucsbece154a_mem" 3 22, 4 8 0, S_0x133804cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_i";
    .port_info 2 /INPUT 32 "a_i";
    .port_info 3 /INPUT 32 "wd_i";
    .port_info 4 /OUTPUT 32 "rd_o";
P_0x1338050b0 .param/l "DATA_ADDRESS_WIDTH" 1 4 32, +C4<00000000000000000000000000000110>;
P_0x1338050f0 .param/l "DATA_END" 1 4 28, C4<00000000000000000000000000000000000010000000000000000000100000000>;
P_0x133805130 .param/l "DATA_SIZE" 0 4 10, +C4<00000000000000000000000001000000>;
P_0x133805170 .param/l "DATA_START" 1 4 27, C4<00010000000000000000000000000000>;
P_0x1338051b0 .param/l "TEXT_ADDRESS_WIDTH" 1 4 31, +C4<00000000000000000000000000000110>;
P_0x1338051f0 .param/l "TEXT_END" 1 4 26, C4<00000000000000000000000000000000000000000000000010000000100000000>;
P_0x133805230 .param/l "TEXT_SIZE" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x133805270 .param/l "TEXT_START" 1 4 25, C4<00000000000000010000000000000000>;
L_0x1338280a0 .functor AND 1, L_0x133827db0, L_0x133827fc0, C4<1>, C4<1>;
L_0x133828590 .functor AND 1, L_0x1338281b0, L_0x1338284f0, C4<1>, C4<1>;
L_0x133828cb0 .functor BUFZ 32, L_0x133828a90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133828f90 .functor BUFZ 32, L_0x133828d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133805710 .array "DATA", 63 0, 31 0;
v0x133815db0 .array "TEXT", 63 0, 31 0;
L_0x1380500e8 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133815e50_0 .net/2u *"_ivl_0", 31 0, L_0x1380500e8;  1 drivers
v0x133815f10_0 .net *"_ivl_10", 0 0, L_0x133827fc0;  1 drivers
L_0x1380501c0 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133815fb0_0 .net/2u *"_ivl_14", 31 0, L_0x1380501c0;  1 drivers
v0x1338160a0_0 .net *"_ivl_16", 0 0, L_0x1338281b0;  1 drivers
v0x133816140_0 .net *"_ivl_18", 64 0, L_0x133828290;  1 drivers
v0x1338161f0_0 .net *"_ivl_2", 0 0, L_0x133827db0;  1 drivers
L_0x138050208 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133816290_0 .net *"_ivl_21", 32 0, L_0x138050208;  1 drivers
L_0x138050250 .functor BUFT 1, C4<00000000000000000000000000000000000010000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x1338163a0_0 .net/2u *"_ivl_22", 64 0, L_0x138050250;  1 drivers
v0x133816450_0 .net *"_ivl_24", 0 0, L_0x1338284f0;  1 drivers
v0x1338164f0_0 .net *"_ivl_29", 5 0, L_0x133828680;  1 drivers
L_0x138050298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x1338165a0_0 .net/2u *"_ivl_30", 5 0, L_0x138050298;  1 drivers
v0x133816650_0 .net *"_ivl_35", 5 0, L_0x1338288a0;  1 drivers
L_0x1380502e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x133816700_0 .net/2u *"_ivl_36", 5 0, L_0x1380502e0;  1 drivers
v0x1338167b0_0 .net *"_ivl_4", 64 0, L_0x133827e50;  1 drivers
v0x133816860_0 .net *"_ivl_40", 31 0, L_0x133828a90;  1 drivers
v0x1338169f0_0 .net *"_ivl_42", 7 0, L_0x133828b90;  1 drivers
L_0x138050328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133816a80_0 .net *"_ivl_45", 1 0, L_0x138050328;  1 drivers
v0x133816b30_0 .net *"_ivl_48", 31 0, L_0x133828d60;  1 drivers
v0x133816be0_0 .net *"_ivl_50", 7 0, L_0x133828e70;  1 drivers
L_0x138050370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133816c90_0 .net *"_ivl_53", 1 0, L_0x138050370;  1 drivers
o0x138018fd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x133816d40_0 name=_ivl_56
v0x133816df0_0 .net *"_ivl_58", 31 0, L_0x133829040;  1 drivers
L_0x138050130 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133816ea0_0 .net *"_ivl_7", 32 0, L_0x138050130;  1 drivers
L_0x138050178 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000010000000100000000>, C4<0>, C4<0>, C4<0>;
v0x133816f50_0 .net/2u *"_ivl_8", 64 0, L_0x138050178;  1 drivers
v0x133817000_0 .net "a_i", 31 0, L_0x133827c90;  alias, 1 drivers
v0x1338170b0_0 .net "clk", 0 0, v0x133823050_0;  alias, 1 drivers
v0x133817150_0 .net "data_address", 5 0, L_0x133828990;  1 drivers
v0x133817200_0 .net "data_data", 31 0, L_0x133828f90;  1 drivers
v0x1338172b0_0 .net "data_enable", 0 0, L_0x133828590;  1 drivers
v0x133817350_0 .net "rd_o", 31 0, L_0x1338291a0;  alias, 1 drivers
v0x133817400_0 .net "text_address", 5 0, L_0x133828760;  1 drivers
v0x133816910_0 .net "text_data", 31 0, L_0x133828cb0;  1 drivers
v0x133817690_0 .net "text_enable", 0 0, L_0x1338280a0;  1 drivers
v0x133817720_0 .net "wd_i", 31 0, L_0x133827a80;  alias, 1 drivers
v0x1338177b0_0 .net "we_i", 0 0, v0x133819950_0;  alias, 1 drivers
E_0x1338056d0 .event posedge, v0x1338170b0_0;
L_0x133827db0 .cmp/ge 32, L_0x133827c90, L_0x1380500e8;
L_0x133827e50 .concat [ 32 33 0 0], L_0x133827c90, L_0x138050130;
L_0x133827fc0 .cmp/gt 65, L_0x138050178, L_0x133827e50;
L_0x1338281b0 .cmp/ge 32, L_0x133827c90, L_0x1380501c0;
L_0x133828290 .concat [ 32 33 0 0], L_0x133827c90, L_0x138050208;
L_0x1338284f0 .cmp/gt 65, L_0x138050250, L_0x133828290;
L_0x133828680 .part L_0x133827c90, 2, 6;
L_0x133828760 .arith/sub 6, L_0x133828680, L_0x138050298;
L_0x1338288a0 .part L_0x133827c90, 2, 6;
L_0x133828990 .arith/sub 6, L_0x1338288a0, L_0x1380502e0;
L_0x133828a90 .array/port v0x133815db0, L_0x133828b90;
L_0x133828b90 .concat [ 6 2 0 0], L_0x133828760, L_0x138050328;
L_0x133828d60 .array/port v0x133805710, L_0x133828e70;
L_0x133828e70 .concat [ 6 2 0 0], L_0x133828990, L_0x138050370;
L_0x133829040 .functor MUXZ 32, o0x138018fd0, L_0x133828f90, L_0x133828590, C4<>;
L_0x1338291a0 .functor MUXZ 32, L_0x133829040, L_0x133828cb0, L_0x1338280a0, C4<>;
S_0x1338178d0 .scope module, "riscv" "ucsbece154a_riscv" 3 15, 5 7 0, S_0x133804cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite_o";
    .port_info 3 /OUTPUT 32 "Adr_o";
    .port_info 4 /OUTPUT 32 "WriteData_o";
    .port_info 5 /INPUT 32 "ReadData_i";
v0x13381b9e0_0 .net "ALUControl", 2 0, v0x133818eb0_0;  1 drivers
v0x133821750_0 .net "ALUSrcA", 1 0, v0x133819190_0;  1 drivers
v0x133821830_0 .net "ALUSrcB", 1 0, v0x133819330_0;  1 drivers
v0x133821900_0 .net "AdrSrc", 0 0, v0x133819480_0;  1 drivers
v0x1338219d0_0 .net "Adr_o", 31 0, L_0x133827c90;  alias, 1 drivers
v0x133821ae0_0 .net "IRWrite", 0 0, v0x133819760_0;  1 drivers
v0x133821bb0_0 .net "ImmSrc", 2 0, v0x133819800_0;  1 drivers
v0x133821c80_0 .net "MemWrite_o", 0 0, v0x133819950_0;  alias, 1 drivers
v0x133821d50_0 .net "PCEn", 0 0, L_0x133824d30;  1 drivers
v0x133821e60_0 .net "ReadData_i", 31 0, L_0x1338291a0;  alias, 1 drivers
v0x133821f30_0 .net "RegWrite", 0 0, v0x133819d40_0;  1 drivers
v0x133821fc0_0 .net "ResultSrc", 1 0, v0x133819e80_0;  1 drivers
v0x133822090_0 .net "WriteData_o", 31 0, L_0x133827a80;  alias, 1 drivers
v0x133822160_0 .net "clk", 0 0, v0x133823050_0;  alias, 1 drivers
v0x133822270_0 .net "funct3", 2 0, L_0x133827840;  1 drivers
v0x133822300_0 .net "funct7", 0 0, L_0x133827960;  1 drivers
v0x1338223d0_0 .net "op", 6 0, L_0x133827b70;  1 drivers
v0x1338225a0_0 .net "reset", 0 0, v0x133824a00_0;  alias, 1 drivers
v0x133822630_0 .net "zero", 0 0, L_0x133827720;  1 drivers
S_0x133817ad0 .scope module, "c" "ucsbece154a_controller" 5 30, 6 10 0, S_0x1338178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op_i";
    .port_info 3 /INPUT 3 "funct3_i";
    .port_info 4 /INPUT 1 "funct7_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "IRWrite_o";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 2 "ALUSrcA_o";
    .port_info 11 /OUTPUT 1 "AdrSrc_o";
    .port_info 12 /OUTPUT 2 "ResultSrc_o";
    .port_info 13 /OUTPUT 2 "ALUSrcB_o";
    .port_info 14 /OUTPUT 3 "ALUControl_o";
    .port_info 15 /OUTPUT 3 "ImmSrc_o";
P_0x122808200 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x122808240 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x122808280 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x1228082c0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x122808300 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x122808340 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x122808380 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x1228083c0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x122808400 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x122808440 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x122808480 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x1228084c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x122808500 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x122808540 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x122808580 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x1228085c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x122808600 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x122808640 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x122808680 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x1228086c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x122808700 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x122808740 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x122808780 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x1228087c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x122808800 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x122808840 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x122808880 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x1228088c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x122808900 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x122808940 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x122808980 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x1228089c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x122808a00 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x122808a40 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x122808a80 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x122808ac0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x122808b00 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x122808b40 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x122808b80 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x122808bc0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x122808c00 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x122808c40 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x122808c80 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x122808cc0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x122808d00 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x122808d40 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x122808d80 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x133824b50 .functor AND 1, L_0x133827960, L_0x133824a90, C4<1>, C4<1>;
L_0x133824c00 .functor AND 1, v0x133819590_0, L_0x133827720, C4<1>, C4<1>;
L_0x133824d30 .functor OR 1, L_0x133824c00, v0x133819a00_0, C4<0>, C4<0>;
v0x133818eb0_0 .var "ALUControl_o", 2 0;
v0x133818f70_0 .var "ALUOp", 1 0;
v0x133819020_0 .net "ALUOp_next", 1 0, L_0x1338256a0;  1 drivers
v0x1338190e0_0 .net "ALUSrcA_next", 1 0, L_0x133825290;  1 drivers
v0x133819190_0 .var "ALUSrcA_o", 1 0;
v0x133819280_0 .net "ALUSrcB_next", 1 0, L_0x133825370;  1 drivers
v0x133819330_0 .var "ALUSrcB_o", 1 0;
v0x1338193e0_0 .net "AdrSrc_next", 0 0, L_0x133825410;  1 drivers
v0x133819480_0 .var "AdrSrc_o", 0 0;
v0x133819590_0 .var "Branch", 0 0;
v0x133819620_0 .net "Branch_next", 0 0, L_0x133824ec0;  1 drivers
v0x1338196c0_0 .net "IRWrite_next", 0 0, L_0x133825080;  1 drivers
v0x133819760_0 .var "IRWrite_o", 0 0;
v0x133819800_0 .var "ImmSrc_o", 2 0;
v0x1338198b0_0 .net "MemWrite_next", 0 0, L_0x133824fc0;  1 drivers
v0x133819950_0 .var "MemWrite_o", 0 0;
v0x133819a00_0 .var "PCUpdate", 0 0;
v0x133819b90_0 .net "PCUpdate_next", 0 0, L_0x133824de0;  1 drivers
v0x133819c20_0 .net "PCWrite_o", 0 0, L_0x133824d30;  alias, 1 drivers
v0x133819cb0_0 .net "RegWrite_next", 0 0, L_0x1338251f0;  1 drivers
v0x133819d40_0 .var "RegWrite_o", 0 0;
v0x133819dd0_0 .net "ResultSrc_next", 1 0, L_0x133825600;  1 drivers
v0x133819e80_0 .var "ResultSrc_o", 1 0;
v0x133819f30_0 .net "RtypeSub", 0 0, L_0x133824b50;  1 drivers
v0x133819fd0_0 .net *"_ivl_1", 0 0, L_0x133824a90;  1 drivers
v0x13381a080_0 .net *"_ivl_20", 13 0, v0x13381a290_0;  1 drivers
v0x13381a130_0 .net *"_ivl_4", 0 0, L_0x133824c00;  1 drivers
v0x13381a1e0_0 .net "clk", 0 0, v0x133823050_0;  alias, 1 drivers
v0x13381a290_0 .var "controls_next", 13 0;
v0x13381a320_0 .net "funct3_i", 2 0, L_0x133827840;  alias, 1 drivers
v0x13381a3b0_0 .net "funct7_i", 0 0, L_0x133827960;  alias, 1 drivers
v0x13381a440_0 .net "op_i", 6 0, L_0x133827b70;  alias, 1 drivers
v0x13381a4d0_0 .net "reset", 0 0, v0x133824a00_0;  alias, 1 drivers
v0x133819a90_0 .var "state", 3 0;
v0x13381a760_0 .var "state_next", 3 0;
v0x13381a7f0_0 .net "zero_i", 0 0, L_0x133827720;  alias, 1 drivers
E_0x133818d40 .event anyedge, v0x13381a760_0;
E_0x133818d90 .event anyedge, v0x13381a4d0_0, v0x133819a90_0, v0x13381a440_0;
E_0x133818df0 .event anyedge, v0x133818f70_0, v0x13381a320_0, v0x133819f30_0;
E_0x133818e70 .event anyedge, v0x13381a440_0;
L_0x133824a90 .part L_0x133827b70, 5, 1;
L_0x133824de0 .part v0x13381a290_0, 13, 1;
L_0x133824ec0 .part v0x13381a290_0, 12, 1;
L_0x133824fc0 .part v0x13381a290_0, 11, 1;
L_0x133825080 .part v0x13381a290_0, 10, 1;
L_0x1338251f0 .part v0x13381a290_0, 9, 1;
L_0x133825290 .part v0x13381a290_0, 7, 2;
L_0x133825370 .part v0x13381a290_0, 5, 2;
L_0x133825410 .part v0x13381a290_0, 4, 1;
L_0x133825600 .part v0x13381a290_0, 2, 2;
L_0x1338256a0 .part v0x13381a290_0, 0, 2;
S_0x13381a9d0 .scope module, "dp" "ucsbece154a_datapath" 5 49, 8 10 0, S_0x1338178d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCEn_i";
    .port_info 3 /INPUT 2 "ALUSrcA_i";
    .port_info 4 /INPUT 2 "ALUSrcB_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /INPUT 1 "AdrSrc_i";
    .port_info 7 /INPUT 1 "IRWrite_i";
    .port_info 8 /INPUT 2 "ResultSrc_i";
    .port_info 9 /INPUT 3 "ALUControl_i";
    .port_info 10 /INPUT 3 "ImmSrc_i";
    .port_info 11 /OUTPUT 1 "zero_o";
    .port_info 12 /OUTPUT 32 "Adr_o";
    .port_info 13 /OUTPUT 32 "WriteData_o";
    .port_info 14 /INPUT 32 "ReadData_i";
    .port_info 15 /OUTPUT 7 "op_o";
    .port_info 16 /OUTPUT 3 "funct3_o";
    .port_info 17 /OUTPUT 1 "funct7_o";
P_0x122808e00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x122808e40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x122808e80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x122808ec0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x122808f00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x122808f40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x122808f80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x122808fc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x122809000 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x122809040 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x122809080 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x1228090c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x122809100 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x122809140 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x122809180 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x1228091c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x122809200 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x122809240 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x122809280 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x1228092c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x122809300 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x122809340 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x122809380 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x1228093c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x122809400 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x122809440 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x122809480 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x1228094c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x122809500 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x122809540 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x122809580 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x1228095c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x122809600 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x122809640 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x122809680 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x1228096c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x122809700 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x122809740 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x122809780 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x1228097c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x122809800 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x122809840 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x122809880 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x1228098c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x122809900 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x122809940 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x122809980 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x133827a80 .functor BUFZ 32, v0x1338201a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381fc10_0 .var "A", 31 0;
v0x13381fcd0_0 .net "ALUControl_i", 2 0, v0x133818eb0_0;  alias, 1 drivers
v0x13381fd70_0 .net "ALUResult", 31 0, v0x13381d1a0_0;  1 drivers
v0x13381fe20_0 .net "ALUSrcA_i", 1 0, v0x133819190_0;  alias, 1 drivers
v0x13381fed0_0 .net "ALUSrcB_i", 1 0, v0x133819330_0;  alias, 1 drivers
v0x13381ffa0_0 .var "ALUout", 31 0;
v0x133820040_0 .net "AdrSrc_i", 0 0, v0x133819480_0;  alias, 1 drivers
v0x1338200f0_0 .net "Adr_o", 31 0, L_0x133827c90;  alias, 1 drivers
v0x1338201a0_0 .var "B", 31 0;
v0x1338202c0_0 .var "Data", 31 0;
v0x133820370_0 .net "IRWrite_i", 0 0, v0x133819760_0;  alias, 1 drivers
v0x133820420_0 .var "ImmExt", 31 0;
v0x1338204b0_0 .net "ImmSrc_i", 2 0, v0x133819800_0;  alias, 1 drivers
v0x133820540_0 .var "Instr", 31 0;
v0x1338205e0_0 .var "OldPC", 31 0;
v0x133820690_0 .var "PC", 31 0;
v0x133820740_0 .net "PCEn_i", 0 0, L_0x133824d30;  alias, 1 drivers
v0x1338208f0_0 .net "ReadData_i", 31 0, L_0x1338291a0;  alias, 1 drivers
v0x133820980_0 .net "RegWrite_i", 0 0, v0x133819d40_0;  alias, 1 drivers
v0x133820a10_0 .var "Result", 31 0;
v0x133820aa0_0 .net "ResultSrc_i", 1 0, v0x133819e80_0;  alias, 1 drivers
v0x133820b30_0 .var "SrcA", 31 0;
v0x133820be0_0 .var "SrcB", 31 0;
v0x133820c90_0 .net "WriteData_o", 31 0, L_0x133827a80;  alias, 1 drivers
v0x133820d40_0 .net "a1", 4 0, L_0x1338257b0;  1 drivers
v0x133820df0_0 .net "a2", 4 0, L_0x133825850;  1 drivers
v0x133820ea0_0 .net "a3", 4 0, L_0x133825970;  1 drivers
v0x133820f50_0 .net "clk", 0 0, v0x133823050_0;  alias, 1 drivers
v0x133820fe0_0 .net "funct3_o", 2 0, L_0x133827840;  alias, 1 drivers
v0x133821090_0 .net "funct7_o", 0 0, L_0x133827960;  alias, 1 drivers
v0x133821140_0 .net "op_o", 6 0, L_0x133827b70;  alias, 1 drivers
v0x1338211f0_0 .net "rd1", 31 0, L_0x133825c10;  1 drivers
v0x1338212a0_0 .net "rd2", 31 0, L_0x133825ee0;  1 drivers
v0x1338207f0_0 .net "reset", 0 0, v0x133824a00_0;  alias, 1 drivers
v0x133821530_0 .net "zero_o", 0 0, L_0x133827720;  alias, 1 drivers
E_0x13381bc20/0 .event anyedge, v0x133819190_0, v0x133820690_0, v0x1338205e0_0, v0x13381fc10_0;
E_0x13381bc20/1 .event anyedge, v0x133819330_0, v0x1338201a0_0, v0x133820420_0, v0x133819e80_0;
E_0x13381bc20/2 .event anyedge, v0x13381ffa0_0, v0x1338202c0_0, v0x13381d1a0_0;
E_0x13381bc20 .event/or E_0x13381bc20/0, E_0x13381bc20/1, E_0x13381bc20/2;
E_0x13381bcc0 .event anyedge, v0x133819800_0, v0x133820540_0;
L_0x1338257b0 .part v0x133820540_0, 15, 5;
L_0x133825850 .part v0x133820540_0, 20, 5;
L_0x133825970 .part v0x133820540_0, 7, 5;
L_0x133827840 .part v0x133820540_0, 12, 3;
L_0x133827960 .part v0x133820540_0, 30, 1;
L_0x133827b70 .part v0x133820540_0, 0, 7;
L_0x133827c90 .functor MUXZ 32, v0x133820690_0, v0x133820a10_0, v0x133819480_0, C4<>;
S_0x13381bd10 .scope module, "alu" "ucsbece154a_alu" 8 82, 9 7 0, S_0x13381a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 3 "alucontrol_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0x122809a00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x122809a40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x122809a80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x122809ac0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x122809b00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x122809b40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x122809b80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x122809bc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x122809c00 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x122809c40 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x122809c80 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x122809cc0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x122809d00 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x122809d40 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x122809d80 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x122809dc0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x122809e00 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x122809e40 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x122809e80 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x122809ec0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x122809f00 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x122809f40 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x122809f80 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x122809fc0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x12280a000 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x12280a040 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x12280a080 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x12280a0c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x12280a100 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x12280a140 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x12280a180 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x12280a1c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x12280a200 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x12280a240 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x12280a280 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x12280a2c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x12280a300 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x12280a340 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x12280a380 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x12280a3c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x12280a400 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x12280a440 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x12280a480 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x12280a4c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x12280a500 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x12280a540 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x12280a580 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x1380500a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13381cec0_0 .net/2u *"_ivl_0", 31 0, L_0x1380500a0;  1 drivers
v0x13381cf80_0 .net "a_i", 31 0, v0x133820b30_0;  1 drivers
v0x13381d030_0 .net "alucontrol_i", 2 0, v0x133818eb0_0;  alias, 1 drivers
v0x13381d100_0 .net "b_i", 31 0, v0x133820be0_0;  1 drivers
v0x13381d1a0_0 .var "result_o", 31 0;
v0x13381d290_0 .net "zero_o", 0 0, L_0x133827720;  alias, 1 drivers
E_0x13381ce60 .event anyedge, v0x133818eb0_0, v0x13381cf80_0, v0x13381d100_0;
L_0x133827720 .cmp/eq 32, v0x13381d1a0_0, L_0x1380500a0;
S_0x13381d390 .scope module, "rf" "ucsbece154a_rf" 8 70, 10 7 0, S_0x13381a9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "a1_i";
    .port_info 2 /INPUT 5 "a2_i";
    .port_info 3 /INPUT 5 "a3_i";
    .port_info 4 /OUTPUT 32 "rd1_o";
    .port_info 5 /OUTPUT 32 "rd2_o";
    .port_info 6 /INPUT 1 "we3_i";
    .port_info 7 /INPUT 32 "wd3_i";
L_0x133825c10 .functor BUFZ 32, L_0x133825a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133825ee0 .functor BUFZ 32, L_0x133825d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13381d660 .array "MEM", 31 0, 31 0;
v0x13381d9d0_0 .net *"_ivl_0", 31 0, L_0x133825a50;  1 drivers
v0x13381da80_0 .net *"_ivl_10", 6 0, L_0x133825da0;  1 drivers
L_0x138050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13381db40_0 .net *"_ivl_13", 1 0, L_0x138050058;  1 drivers
v0x13381dbf0_0 .net *"_ivl_2", 6 0, L_0x133825af0;  1 drivers
L_0x138050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13381dce0_0 .net *"_ivl_5", 1 0, L_0x138050010;  1 drivers
v0x13381dd90_0 .net *"_ivl_8", 31 0, L_0x133825d00;  1 drivers
v0x13381de40_0 .net "a0", 31 0, v0x13381d660_10;  1 drivers
v0x13381def0_0 .net "a1", 31 0, v0x13381d660_11;  1 drivers
v0x13381e000_0 .net "a1_i", 4 0, L_0x1338257b0;  alias, 1 drivers
v0x13381e0b0_0 .net "a2", 31 0, v0x13381d660_12;  1 drivers
v0x13381e160_0 .net "a2_i", 4 0, L_0x133825850;  alias, 1 drivers
v0x13381e210_0 .net "a3", 31 0, v0x13381d660_13;  1 drivers
v0x13381e2c0_0 .net "a3_i", 4 0, L_0x133825970;  alias, 1 drivers
v0x13381e370_0 .net "a4", 31 0, v0x13381d660_14;  1 drivers
v0x13381e420_0 .net "a5", 31 0, v0x13381d660_15;  1 drivers
v0x13381e4d0_0 .net "a6", 31 0, v0x13381d660_16;  1 drivers
v0x13381e660_0 .net "a7", 31 0, v0x13381d660_17;  1 drivers
v0x13381e6f0_0 .net "clk", 0 0, v0x133823050_0;  alias, 1 drivers
v0x13381e7c0_0 .net "gp", 31 0, v0x13381d660_3;  1 drivers
v0x13381e850_0 .net "ra", 31 0, v0x13381d660_1;  1 drivers
v0x13381e8e0_0 .net "rd1_o", 31 0, L_0x133825c10;  alias, 1 drivers
v0x13381e970_0 .net "rd2_o", 31 0, L_0x133825ee0;  alias, 1 drivers
v0x13381ea00_0 .net "s0", 31 0, v0x13381d660_8;  1 drivers
v0x13381eab0_0 .net "s1", 31 0, v0x13381d660_9;  1 drivers
v0x13381eb60_0 .net "s10", 31 0, v0x13381d660_26;  1 drivers
v0x13381ec10_0 .net "s11", 31 0, v0x13381d660_27;  1 drivers
v0x13381ecc0_0 .net "s2", 31 0, v0x13381d660_18;  1 drivers
v0x13381ed70_0 .net "s3", 31 0, v0x13381d660_19;  1 drivers
v0x13381ee20_0 .net "s4", 31 0, v0x13381d660_20;  1 drivers
v0x13381eed0_0 .net "s5", 31 0, v0x13381d660_21;  1 drivers
v0x13381ef80_0 .net "s6", 31 0, v0x13381d660_22;  1 drivers
v0x13381f030_0 .net "s7", 31 0, v0x13381d660_23;  1 drivers
v0x13381e580_0 .net "s8", 31 0, v0x13381d660_24;  1 drivers
v0x13381f2c0_0 .net "s9", 31 0, v0x13381d660_25;  1 drivers
v0x13381f350_0 .net "sp", 31 0, v0x13381d660_2;  1 drivers
v0x13381f3f0_0 .net "t0", 31 0, v0x13381d660_5;  1 drivers
v0x13381f4a0_0 .net "t1", 31 0, v0x13381d660_6;  1 drivers
v0x13381f550_0 .net "t2", 31 0, v0x13381d660_7;  1 drivers
v0x13381f600_0 .net "t3", 31 0, v0x13381d660_28;  1 drivers
v0x13381f6b0_0 .net "t4", 31 0, v0x13381d660_29;  1 drivers
v0x13381f760_0 .net "t5", 31 0, v0x13381d660_30;  1 drivers
v0x13381f810_0 .net "t6", 31 0, v0x13381d660_31;  1 drivers
v0x13381f8c0_0 .net "tp", 31 0, v0x13381d660_4;  1 drivers
v0x13381f970_0 .net "wd3_i", 31 0, v0x133820a10_0;  1 drivers
v0x13381fa20_0 .net "we3_i", 0 0, v0x133819d40_0;  alias, 1 drivers
v0x13381fab0_0 .net "zero", 31 0, v0x13381d660_0;  1 drivers
L_0x133825a50 .array/port v0x13381d660, L_0x133825af0;
L_0x133825af0 .concat [ 5 2 0 0], L_0x1338257b0, L_0x138050010;
L_0x133825d00 .array/port v0x13381d660, L_0x133825da0;
L_0x133825da0 .concat [ 5 2 0 0], L_0x133825850, L_0x138050058;
    .scope S_0x133817ad0;
T_0 ;
    %wait E_0x133818e70;
    %load/vec4 v0x13381a440_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x133819800_0, 0, 3;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x133817ad0;
T_1 ;
    %wait E_0x133818df0;
    %load/vec4 v0x133818f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x13381a320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x133819f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
T_1.12 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x133818eb0_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x133817ad0;
T_2 ;
    %wait E_0x133818d90;
    %load/vec4 v0x13381a4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x133819a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v0x13381a440_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.4 ;
    %load/vec4 v0x13381a440_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.28;
T_2.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.28;
T_2.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.28;
T_2.28 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13381a760_0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x133817ad0;
T_3 ;
    %wait E_0x133818d40;
    %load/vec4 v0x13381a760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 16383, 16383, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.0 ;
    %pushi/vec4 13384, 4096, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 188, 28, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 316, 28, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 499, 483, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 1015, 499, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 2547, 483, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 286, 28, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 1011, 499, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 318, 28, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 8400, 16, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4369, 16, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 1023, 499, 14;
    %store/vec4 v0x13381a290_0, 0, 14;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x133817ad0;
T_4 ;
    %wait E_0x1338056d0;
    %load/vec4 v0x13381a760_0;
    %assign/vec4 v0x133819a90_0, 0;
    %load/vec4 v0x133819b90_0;
    %assign/vec4 v0x133819a00_0, 0;
    %load/vec4 v0x133819620_0;
    %assign/vec4 v0x133819590_0, 0;
    %load/vec4 v0x1338198b0_0;
    %assign/vec4 v0x133819950_0, 0;
    %load/vec4 v0x1338196c0_0;
    %assign/vec4 v0x133819760_0, 0;
    %load/vec4 v0x133819cb0_0;
    %assign/vec4 v0x133819d40_0, 0;
    %load/vec4 v0x1338190e0_0;
    %assign/vec4 v0x133819190_0, 0;
    %load/vec4 v0x133819280_0;
    %assign/vec4 v0x133819330_0, 0;
    %load/vec4 v0x1338193e0_0;
    %assign/vec4 v0x133819480_0, 0;
    %load/vec4 v0x133819dd0_0;
    %assign/vec4 v0x133819e80_0, 0;
    %load/vec4 v0x133819020_0;
    %assign/vec4 v0x133818f70_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13381d390;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x13381d660, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x13381d390;
T_6 ;
    %wait E_0x1338056d0;
    %load/vec4 v0x13381fa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x13381e2c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x13381f970_0;
    %load/vec4 v0x13381e2c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13381d660, 0, 4;
T_6.0 ;
    %load/vec4 v0x13381fa20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0x13381e2c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %vpi_call 10 27 "$warning", "Attempted to write to $zero register" {0 0 0};
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13381bd10;
T_7 ;
    %wait E_0x13381ce60;
    %load/vec4 v0x13381d030_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %vpi_call 9 26 "$warning", "Unsupported ALUOp given: %h", v0x13381d030_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x13381cf80_0;
    %load/vec4 v0x13381d100_0;
    %and;
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x13381cf80_0;
    %load/vec4 v0x13381d100_0;
    %or;
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x13381cf80_0;
    %load/vec4 v0x13381d100_0;
    %add;
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x13381cf80_0;
    %load/vec4 v0x13381d100_0;
    %sub;
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x13381cf80_0;
    %load/vec4 v0x13381d100_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13381d1a0_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13381a9d0;
T_8 ;
    %wait E_0x1338056d0;
    %load/vec4 v0x1338207f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x133820690_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x1338205e0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x133820540_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x1338202c0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x13381fc10_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x1338201a0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x13381ffa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x133820740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x133820a10_0;
    %assign/vec4 v0x133820690_0, 0;
T_8.2 ;
    %load/vec4 v0x133820370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x133820690_0;
    %assign/vec4 v0x1338205e0_0, 0;
T_8.4 ;
    %load/vec4 v0x133820370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x1338208f0_0;
    %assign/vec4 v0x133820540_0, 0;
T_8.6 ;
    %load/vec4 v0x1338208f0_0;
    %assign/vec4 v0x1338202c0_0, 0;
    %load/vec4 v0x1338211f0_0;
    %assign/vec4 v0x13381fc10_0, 0;
    %load/vec4 v0x1338212a0_0;
    %assign/vec4 v0x1338201a0_0, 0;
    %load/vec4 v0x13381fd70_0;
    %assign/vec4 v0x13381ffa0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13381a9d0;
T_9 ;
    %wait E_0x13381bcc0;
    %load/vec4 v0x1338204b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x133820540_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x133820540_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x133820540_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x133820540_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x133820540_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x133820540_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x133820540_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x133820540_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x133820540_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x133820540_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x133820540_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x133820540_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x133820540_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x133820540_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x133820420_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x13381a9d0;
T_10 ;
    %wait E_0x13381bc20;
    %load/vec4 v0x13381fe20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x133820b30_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x133820690_0;
    %store/vec4 v0x133820b30_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x1338205e0_0;
    %store/vec4 v0x133820b30_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x13381fc10_0;
    %store/vec4 v0x133820b30_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13381fed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x133820be0_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x1338201a0_0;
    %store/vec4 v0x133820be0_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x133820420_0;
    %store/vec4 v0x133820be0_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x133820be0_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x133820aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x133820a10_0, 0, 32;
    %jmp T_10.15;
T_10.10 ;
    %load/vec4 v0x13381ffa0_0;
    %store/vec4 v0x133820a10_0, 0, 32;
    %jmp T_10.15;
T_10.11 ;
    %load/vec4 v0x1338202c0_0;
    %store/vec4 v0x133820a10_0, 0, 32;
    %jmp T_10.15;
T_10.12 ;
    %load/vec4 v0x13381fd70_0;
    %store/vec4 v0x133820a10_0, 0, 32;
    %jmp T_10.15;
T_10.13 ;
    %load/vec4 v0x133820420_0;
    %store/vec4 v0x133820a10_0, 0, 32;
    %jmp T_10.15;
T_10.15 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x133804ee0;
T_11 ;
    %vpi_call 4 20 "$readmemh", "text.dat", v0x133815db0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x133804ee0;
T_12 ;
    %wait E_0x1338056d0;
    %load/vec4 v0x1338177b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1338177b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x1338172b0_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x133817720_0;
    %load/vec4 v0x133817150_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133805710, 0, 4;
T_12.2 ;
    %load/vec4 v0x133817000_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x133817000_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 59 "$warning", "Attempted to write to invalid address 0x%h. Address coerced to 0x%h.", v0x133817000_0, S<0,vec4,u32> {1 0 0};
T_12.5 ;
    %load/vec4 v0x1338172b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x133817000_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 61 "$warning", "Attempted to write to out-of-range address 0x%h.", S<0,vec4,u32> {1 0 0};
T_12.7 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x133804b70;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133823050_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x133804b70;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0x133823050_0;
    %inv;
    %assign/vec4 v0x133823050_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x133804b70;
T_15 ;
    %vpi_call 2 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133804b70 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x133804b70;
T_16 ;
    %wait E_0x1338056d0;
    %load/vec4 v0x1338230e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1338230e0_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x133804b70;
T_17 ;
    %vpi_call 2 75 "$display", "Begin simulation." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133824a00_0, 0, 1;
    %wait E_0x133804750;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133824a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1338230e0_0, 0, 32;
    %wait E_0x133804750;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133824a00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133823190_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x133823190_0;
    %cmpi/u 100, 0, 32;
    %jmp/0xz T_17.1, 5;
    %wait E_0x133804750;
    %load/vec4 v0x133823190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x133823190_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %load/vec4 v0x133824950_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %jmp T_17.3;
T_17.2 ;
    %vpi_func/s 2 89 "$sformatf", "reg_zero incorrect" {0 0 0};
    %vpi_func/s 2 89 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 89 "$display", S<0,str> {0 0 1};
T_17.3 ;
    %load/vec4 v0x133824350_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %jmp T_17.5;
T_17.4 ;
    %vpi_func/s 2 90 "$sformatf", "reg_sp incorrect" {0 0 0};
    %vpi_func/s 2 90 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 90 "$display", S<0,str> {0 0 1};
T_17.5 ;
    %load/vec4 v0x133823880_0;
    %pushi/vec4 268435532, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %jmp T_17.7;
T_17.6 ;
    %vpi_func/s 2 91 "$sformatf", "reg_gp incorrect" {0 0 0};
    %vpi_func/s 2 91 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 91 "$display", S<0,str> {0 0 1};
T_17.7 ;
    %load/vec4 v0x1338248a0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %jmp T_17.9;
T_17.8 ;
    %vpi_func/s 2 92 "$sformatf", "reg_tp incorrect" {0 0 0};
    %vpi_func/s 2 92 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 92 "$display", S<0,str> {0 0 1};
T_17.9 ;
    %load/vec4 v0x1338243e0_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %jmp T_17.11;
T_17.10 ;
    %vpi_func/s 2 93 "$sformatf", "reg_t0 incorrect" {0 0 0};
    %vpi_func/s 2 93 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 93 "$display", S<0,str> {0 0 1};
T_17.11 ;
    %load/vec4 v0x133824530_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %jmp T_17.13;
T_17.12 ;
    %vpi_func/s 2 94 "$sformatf", "reg_t2 incorrect" {0 0 0};
    %vpi_func/s 2 94 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 94 "$display", S<0,str> {0 0 1};
T_17.13 ;
    %load/vec4 v0x133822ca0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.14, 4;
    %jmp T_17.15;
T_17.14 ;
    %vpi_func/s 2 95 "$sformatf", "mem.DATA[25] incorrect" {0 0 0};
    %vpi_func/s 2 95 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 95 "$display", S<0,str> {0 0 1};
T_17.15 ;
    %load/vec4 v0x133822e90_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.16, 4;
    %jmp T_17.17;
T_17.16 ;
    %vpi_func/s 2 96 "$sformatf", "mem.DATA[28] incorrect" {0 0 0};
    %vpi_func/s 2 96 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 96 "$display", S<0,str> {0 0 1};
T_17.17 ;
    %load/vec4 v0x133822f40_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.18, 4;
    %jmp T_17.19;
T_17.18 ;
    %vpi_func/s 2 97 "$sformatf", "mem.DATA[29] //incorrect" {0 0 0};
    %vpi_func/s 2 97 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 97 "$display", S<0,str> {0 0 1};
T_17.19 ;
    %vpi_call 2 101 "$display", "End simulation." {0 0 0};
    %vpi_call 2 102 "$stop" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./tb.v";
    "./ucsbece154a_top.v";
    "./ucsbece154a_mem.v";
    "./ucsbece154a_riscv.v";
    "./ucsbece154a_controller.v";
    "./ucsbece154a_defines.vh";
    "./ucsbece154a_datapath.v";
    "./ucsbece154a_alu.v";
    "./ucsbece154a_rf.v";
