// Seed: 3347240621
module module_0 (
    input tri0 id_0
);
endmodule
module module_1 (
    output uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wire  id_6,
    output uwire id_7,
    output tri0  id_8,
    output uwire id_9,
    input  tri0  id_10,
    input  tri   id_11,
    output wire  id_12,
    input  tri   id_13,
    input  tri0  id_14,
    input  wand  id_15,
    input  tri0  id_16,
    input  tri1  id_17,
    input  uwire id_18,
    output wor   id_19,
    input  tri0  id_20,
    input  wor   id_21,
    input  uwire id_22,
    output tri1  id_23
);
  module_0(
      id_2
  );
  assign id_0 = id_10 ? id_17 : 1'b0;
endmodule
