// Seed: 3513237382
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2
);
  assign id_3 = 1'b0 << 1;
endmodule
