

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sat May 14 14:36:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_reduce_fu_400  |reduce  |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +-------------------+--------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:46]   --->   Operation 10 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 11 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_1_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 12 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_2_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 13 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_3_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 14 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_4_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 15 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_5_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 16 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_6_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 17 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_7_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 18 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_8_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 19 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_9_load = load i32 %accelerate_int_int_int_bool_int_int_bool_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 20 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 21 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 22 'load' 'accelerate_int_int_int_bool_int_int_bool_storage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_6 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 23 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_7 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 24 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_8 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 25 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_9 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 26 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 27 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 28 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 29 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 30 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 31 'load' 'p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_10 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 32 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accelerate_int_int_int_bool_int_int_bool_storage_11 = load i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 33 'load' 'accelerate_int_int_int_bool_int_int_bool_storage_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %init_read, void %_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:57]   --->   Operation 34 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mult_enables_0_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_0" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 35 'read' 'mult_enables_0_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%subrow_col_indices_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 36 'read' 'subrow_col_indices_0_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.20ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_0_read" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 37 'mux' 'tmp' <Predicate = (!init_read)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%subrow_col_indices_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 38 'read' 'subrow_col_indices_1_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.20ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_1_read" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 39 'mux' 'tmp_1' <Predicate = (!init_read)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mult_enables_2_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_2" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 40 'read' 'mult_enables_2_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%subrow_col_indices_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 41 'read' 'subrow_col_indices_2_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.20ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_2_read" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 42 'mux' 'tmp_2' <Predicate = (!init_read)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%subrow_col_indices_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_col_indices_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 43 'read' 'subrow_col_indices_3_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (3.20ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.23i32.i32, i32 %accelerate_int_int_int_bool_int_int_bool_storage_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load, i32 %accelerate_int_int_int_bool_int_int_bool_storage_10, i32 %accelerate_int_int_int_bool_int_int_bool_storage_11, i32 %subrow_col_indices_3_read" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 44 'mux' 'tmp_3' <Predicate = (!init_read)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_0"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_1"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_2"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals_3"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_1"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_2"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices_3"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_0"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_1"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_2"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables_3"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_0"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_1"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_2"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_3"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_4"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_5"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_6"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_7"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_8"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_8, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_9"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_10"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_10, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_11"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_12"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_12, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_13"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_13, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_14"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_14, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_15"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_16"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_16, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_17"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_17, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_18"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_18, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_19"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_19, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_20"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_20, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_21"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_21, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector_22"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector_22, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:46]   --->   Operation 123 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%subrow_vals_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_0" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 124 'read' 'subrow_vals_0_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %subrow_vals_0_read, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 125 'mul' 'mul_ln27' <Predicate = (!init_read & mult_enables_0_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%mult_enables_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_1" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 126 'read' 'mult_enables_1_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%subrow_vals_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 127 'read' 'subrow_vals_1_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%subrow_vals_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 128 'read' 'subrow_vals_2_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 129 [2/2] (6.91ns)   --->   "%mul_ln27_2 = mul i32 %subrow_vals_2_read, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 129 'mul' 'mul_ln27_2' <Predicate = (!init_read & mult_enables_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mult_enables_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %mult_enables_3" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 130 'read' 'mult_enables_3_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%subrow_vals_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %subrow_vals_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 131 'read' 'subrow_vals_3_read' <Predicate = (!init_read)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%init_vector_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_0" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 132 'read' 'init_vector_0_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_0_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 133 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%init_vector_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 134 'read' 'init_vector_1_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_1_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_1" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 135 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%init_vector_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 136 'read' 'init_vector_2_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_2_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_2" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 137 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%init_vector_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 138 'read' 'init_vector_3_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_3_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_3" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 139 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%init_vector_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 140 'read' 'init_vector_4_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_4_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_4" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 141 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%init_vector_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 142 'read' 'init_vector_5_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_5_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_5" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 143 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%init_vector_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 144 'read' 'init_vector_6_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_6_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_6" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 145 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%init_vector_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 146 'read' 'init_vector_7_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_7_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_7" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 147 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%init_vector_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 148 'read' 'init_vector_8_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_8_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_8" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 149 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%init_vector_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 150 'read' 'init_vector_9_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_9_read, i32 %accelerate_int_int_int_bool_int_int_bool_storage_9" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 151 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%init_vector_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 152 'read' 'init_vector_10_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_10_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 153 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%init_vector_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 154 'read' 'init_vector_11_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_11_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 155 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%init_vector_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 156 'read' 'init_vector_12_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_12_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 157 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%init_vector_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 158 'read' 'init_vector_13_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_13_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 159 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%init_vector_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 160 'read' 'init_vector_14_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_14_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 161 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%init_vector_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 162 'read' 'init_vector_15_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_15_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 163 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%init_vector_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 164 'read' 'init_vector_16_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_16_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 165 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%init_vector_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 166 'read' 'init_vector_17_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_17_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 167 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%init_vector_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 168 'read' 'init_vector_18_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_18_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 169 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%init_vector_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 170 'read' 'init_vector_19_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_19_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 171 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%init_vector_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 172 'read' 'init_vector_20_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_20_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 173 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%init_vector_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 174 'read' 'init_vector_21_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_21_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 175 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%init_vector_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %init_vector_22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 176 'read' 'init_vector_22_read' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln12 = store i32 %init_vector_22_read, i32 %p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22" [SPMV_CSR_src/accelerator/accelerator.cpp:12]   --->   Operation 177 'store' 'store_ln12' <Predicate = (init_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 178 [1/2] (6.91ns)   --->   "%mul_ln27 = mul i32 %subrow_vals_0_read, i32 %tmp" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 178 'mul' 'mul_ln27' <Predicate = (!init_read & mult_enables_0_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln27_1 = mul i32 %subrow_vals_1_read, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 179 'mul' 'mul_ln27_1' <Predicate = (!init_read & mult_enables_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/2] (6.91ns)   --->   "%mul_ln27_2 = mul i32 %subrow_vals_2_read, i32 %tmp_2" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 180 'mul' 'mul_ln27_2' <Predicate = (!init_read & mult_enables_2_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln27_3 = mul i32 %subrow_vals_3_read, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 181 'mul' 'mul_ln27_3' <Predicate = (!init_read & mult_enables_3_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 182 [1/1] (0.69ns)   --->   "%select_ln26 = select i1 %mult_enables_0_read, i32 %mul_ln27, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 182 'select' 'select_ln26' <Predicate = (!init_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln27_1 = mul i32 %subrow_vals_1_read, i32 %tmp_1" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 183 'mul' 'mul_ln27_1' <Predicate = (!init_read & mult_enables_1_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (0.69ns)   --->   "%select_ln26_2 = select i1 %mult_enables_2_read, i32 %mul_ln27_2, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 184 'select' 'select_ln26_2' <Predicate = (!init_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln27_3 = mul i32 %subrow_vals_3_read, i32 %tmp_3" [SPMV_CSR_src/accelerator/accelerator.cpp:27]   --->   Operation 185 'mul' 'mul_ln27_3' <Predicate = (!init_read & mult_enables_3_read)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.06>
ST_5 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln26_1 = select i1 %mult_enables_1_read, i32 %mul_ln27_1, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 186 'select' 'select_ln26_1' <Predicate = (!init_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.69ns)   --->   "%select_ln26_3 = select i1 %mult_enables_3_read, i32 %mul_ln27_3, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:26]   --->   Operation 187 'select' 'select_ln26_3' <Predicate = (!init_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_1 = add i32 %select_ln26, i32 %select_ln26_3" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 188 'add' 'add_ln41_1' <Predicate = (!init_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 189 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_2 = add i32 %add_ln41_1, i32 %select_ln26_2" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 189 'add' 'add_ln41_2' <Predicate = (!init_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 190 'load' 'sum_load' <Predicate = (!init_read)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41 = add i32 %sum_load, i32 %select_ln26_1" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 191 'add' 'add_ln41' <Predicate = (!init_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 192 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln41_3 = add i32 %add_ln41_2, i32 %add_ln41" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 192 'add' 'add_ln41_3' <Predicate = (!init_read)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln41 = store i32 %add_ln41_3, i32 %sum" [SPMV_CSR_src/accelerator/accelerator.cpp:41->SPMV_CSR_src/accelerator/accelerator.cpp:71]   --->   Operation 193 'store' 'store_ln41' <Predicate = (!init_read)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 194 [3/3] (4.14ns)   --->   "%call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1" [SPMV_CSR_src/accelerator/accelerator.cpp:72]   --->   Operation 194 'call' 'call_ln72' <Predicate = (!init_read)> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.89>
ST_8 : Operation 195 [2/3] (6.89ns)   --->   "%call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1" [SPMV_CSR_src/accelerator/accelerator.cpp:72]   --->   Operation 195 'call' 'call_ln72' <Predicate = (!init_read)> <Delay = 6.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln41 = store i1 1, i1 %reducer_circuit_adder_levels_curr_level_1" [SPMV_CSR_src/accelerator/reducer.cpp:41]   --->   Operation 196 'store' 'store_ln41' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln64 = br void" [SPMV_CSR_src/accelerator/accelerator.cpp:64]   --->   Operation 197 'br' 'br_ln64' <Predicate = (init_read)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.32>
ST_9 : Operation 198 [1/3] (4.32ns)   --->   "%call_ln72 = call void @reduce, i32 %out_r, i32 %add_ln41_3, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0, i1 %reducer_circuit_adder_levels_curr_level_1" [SPMV_CSR_src/accelerator/accelerator.cpp:72]   --->   Operation 198 'call' 'call_ln72' <Predicate = (!init_read)> <Delay = 4.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!init_read)> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln74 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:74]   --->   Operation 200 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ subrow_vals_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_vals_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_vals_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_vals_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_col_indices_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_col_indices_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_col_indices_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ subrow_col_indices_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mult_enables_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mult_enables_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mult_enables_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mult_enables_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ label_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_vector_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ accelerate_int_int_int_bool_int_int_bool_storage_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_curr_level_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sum]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_num_items_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_0_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_num_items_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_0_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_valid_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_value_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ reducer_circuit_adder_levels_buffer_label_1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
init_read                                               (read         ) [ 0111111111]
accelerate_int_int_int_bool_int_int_bool_storage_load   (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_1_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_2_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_3_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_4_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_5_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_6_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_7_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_8_load (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_9_load (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load         (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage        (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_6      (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_7      (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_8      (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_9      (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load         (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load         (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load         (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load         (load         ) [ 0000000000]
p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load         (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_10     (load         ) [ 0000000000]
accelerate_int_int_int_bool_int_int_bool_storage_11     (load         ) [ 0000000000]
br_ln57                                                 (br           ) [ 0000000000]
mult_enables_0_read                                     (read         ) [ 0111100000]
subrow_col_indices_0_read                               (read         ) [ 0000000000]
tmp                                                     (mux          ) [ 0111000000]
subrow_col_indices_1_read                               (read         ) [ 0000000000]
tmp_1                                                   (mux          ) [ 0111100000]
mult_enables_2_read                                     (read         ) [ 0111100000]
subrow_col_indices_2_read                               (read         ) [ 0000000000]
tmp_2                                                   (mux          ) [ 0111000000]
subrow_col_indices_3_read                               (read         ) [ 0000000000]
tmp_3                                                   (mux          ) [ 0111100000]
specpipeline_ln0                                        (specpipeline ) [ 0000000000]
spectopmodule_ln0                                       (spectopmodule) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
specbitsmap_ln0                                         (specbitsmap  ) [ 0000000000]
specinterface_ln0                                       (specinterface) [ 0000000000]
label_r_read                                            (read         ) [ 0111111100]
subrow_vals_0_read                                      (read         ) [ 0101000000]
mult_enables_1_read                                     (read         ) [ 0111110000]
subrow_vals_1_read                                      (read         ) [ 0111100000]
subrow_vals_2_read                                      (read         ) [ 0101000000]
mult_enables_3_read                                     (read         ) [ 0111110000]
subrow_vals_3_read                                      (read         ) [ 0111100000]
init_vector_0_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_1_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_2_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_3_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_4_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_5_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_6_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_7_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_8_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_9_read                                      (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_10_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_11_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_12_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_13_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_14_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_15_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_16_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_17_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_18_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_19_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_20_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_21_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
init_vector_22_read                                     (read         ) [ 0000000000]
store_ln12                                              (store        ) [ 0000000000]
mul_ln27                                                (mul          ) [ 0010100000]
mul_ln27_2                                              (mul          ) [ 0010100000]
select_ln26                                             (select       ) [ 0100010000]
mul_ln27_1                                              (mul          ) [ 0100010000]
select_ln26_2                                           (select       ) [ 0100010000]
mul_ln27_3                                              (mul          ) [ 0100010000]
select_ln26_1                                           (select       ) [ 0010001000]
select_ln26_3                                           (select       ) [ 0000000000]
add_ln41_1                                              (add          ) [ 0000000000]
add_ln41_2                                              (add          ) [ 0010001000]
sum_load                                                (load         ) [ 0000000000]
add_ln41                                                (add          ) [ 0000000000]
add_ln41_3                                              (add          ) [ 0100000100]
store_ln41                                              (store        ) [ 0000000000]
store_ln41                                              (store        ) [ 0000000000]
br_ln64                                                 (br           ) [ 0000000000]
call_ln72                                               (call         ) [ 0000000000]
br_ln0                                                  (br           ) [ 0000000000]
ret_ln74                                                (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="subrow_vals_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="subrow_vals_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="subrow_vals_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="subrow_vals_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_vals_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="subrow_col_indices_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="subrow_col_indices_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="subrow_col_indices_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="subrow_col_indices_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="subrow_col_indices_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mult_enables_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mult_enables_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mult_enables_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mult_enables_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mult_enables_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="label_r">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_r"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="init_vector_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="init_vector_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="init_vector_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="init_vector_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="init_vector_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="init_vector_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="init_vector_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="init_vector_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="init_vector_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="init_vector_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="init_vector_10">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_10"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="init_vector_11">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="init_vector_12">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="init_vector_13">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="init_vector_14">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_14"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="init_vector_15">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="init_vector_16">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="init_vector_17">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_17"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="init_vector_18">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_18"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="init_vector_19">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_19"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="init_vector_20">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_20"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="init_vector_21">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_21"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="init_vector_22">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_vector_22"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="init">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_2">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_3">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_4">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_5">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_5"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_6">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_7">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_7"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_8">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="accelerate_int_int_int_bool_int_int_bool_storage_9">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accelerate_int_int_int_bool_int_int_bool_storage_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18"/></StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="reducer_circuit_adder_levels_curr_level_1">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_curr_level_1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="sum">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="reducer_circuit_adder_levels_num_items_0">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_0"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_0">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_0"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="reducer_circuit_adder_levels_buffer_label_0_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_0_0"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="reducer_circuit_adder_levels_num_items_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_num_items_1"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_0">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_0"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="reducer_circuit_adder_levels_valid_0">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_0"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="reducer_circuit_adder_levels_buffer_value_0_1">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_0_1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="reducer_circuit_adder_levels_valid_1">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_valid_1"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="reducer_circuit_adder_levels_buffer_value_1_1">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_value_1_1"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="reducer_circuit_adder_levels_buffer_label_1_0">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reducer_circuit_adder_levels_buffer_label_1_0"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.23i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1004" name="init_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mult_enables_0_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mult_enables_0_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="subrow_col_indices_0_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_col_indices_0_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="subrow_col_indices_1_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_col_indices_1_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mult_enables_2_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mult_enables_2_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="subrow_col_indices_2_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_col_indices_2_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="subrow_col_indices_3_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_col_indices_3_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="label_r_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="label_r_read/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="subrow_vals_0_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_vals_0_read/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="mult_enables_1_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mult_enables_1_read/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="subrow_vals_1_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_vals_1_read/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="subrow_vals_2_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_vals_2_read/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="mult_enables_3_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mult_enables_3_read/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="subrow_vals_3_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="subrow_vals_3_read/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="init_vector_0_read_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_0_read/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="init_vector_1_read_read_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_1_read/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="init_vector_2_read_read_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_2_read/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="init_vector_3_read_read_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_3_read/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="init_vector_4_read_read_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_4_read/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="init_vector_5_read_read_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_5_read/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="init_vector_6_read_read_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_6_read/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="init_vector_7_read_read_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_7_read/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="init_vector_8_read_read_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_8_read/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="init_vector_9_read_read_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_9_read/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="init_vector_10_read_read_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_10_read/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="init_vector_11_read_read_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_11_read/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="init_vector_12_read_read_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_12_read/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="init_vector_13_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_13_read/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="init_vector_14_read_read_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_14_read/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="init_vector_15_read_read_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_15_read/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="init_vector_16_read_read_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_16_read/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="init_vector_17_read_read_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_17_read/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="init_vector_18_read_read_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_18_read/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="init_vector_19_read_read_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_19_read/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="init_vector_20_read_read_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_20_read/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="init_vector_21_read_read_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_21_read/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="init_vector_22_read_read_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="init_vector_22_read/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_reduce_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="0" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="1"/>
<pin id="404" dir="0" index="3" bw="32" slack="5"/>
<pin id="405" dir="0" index="4" bw="32" slack="0"/>
<pin id="406" dir="0" index="5" bw="32" slack="0"/>
<pin id="407" dir="0" index="6" bw="32" slack="0"/>
<pin id="408" dir="0" index="7" bw="32" slack="0"/>
<pin id="409" dir="0" index="8" bw="32" slack="0"/>
<pin id="410" dir="0" index="9" bw="1" slack="0"/>
<pin id="411" dir="0" index="10" bw="32" slack="0"/>
<pin id="412" dir="0" index="11" bw="1" slack="0"/>
<pin id="413" dir="0" index="12" bw="32" slack="0"/>
<pin id="414" dir="0" index="13" bw="32" slack="0"/>
<pin id="415" dir="0" index="14" bw="1" slack="0"/>
<pin id="416" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln72/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_load/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_1_load_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_1_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_2_load_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_2_load/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_3_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_3_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_4_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_4_load/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_5_load_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_5_load/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_6_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_6_load/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_7_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_7_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_8_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_8_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_9_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_9_load/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_6_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_6/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_7_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_7/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_8_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_8/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_9_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_9/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16_load/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17_load/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18_load/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19_load/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20_load/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_10_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_10/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="accelerate_int_int_int_bool_int_int_bool_storage_11_load_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accelerate_int_int_int_bool_int_int_bool_storage_11/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="0" index="2" bw="32" slack="0"/>
<pin id="526" dir="0" index="3" bw="32" slack="0"/>
<pin id="527" dir="0" index="4" bw="32" slack="0"/>
<pin id="528" dir="0" index="5" bw="32" slack="0"/>
<pin id="529" dir="0" index="6" bw="32" slack="0"/>
<pin id="530" dir="0" index="7" bw="32" slack="0"/>
<pin id="531" dir="0" index="8" bw="32" slack="0"/>
<pin id="532" dir="0" index="9" bw="32" slack="0"/>
<pin id="533" dir="0" index="10" bw="32" slack="0"/>
<pin id="534" dir="0" index="11" bw="32" slack="0"/>
<pin id="535" dir="0" index="12" bw="32" slack="0"/>
<pin id="536" dir="0" index="13" bw="32" slack="0"/>
<pin id="537" dir="0" index="14" bw="32" slack="0"/>
<pin id="538" dir="0" index="15" bw="32" slack="0"/>
<pin id="539" dir="0" index="16" bw="32" slack="0"/>
<pin id="540" dir="0" index="17" bw="32" slack="0"/>
<pin id="541" dir="0" index="18" bw="32" slack="0"/>
<pin id="542" dir="0" index="19" bw="32" slack="0"/>
<pin id="543" dir="0" index="20" bw="32" slack="0"/>
<pin id="544" dir="0" index="21" bw="32" slack="0"/>
<pin id="545" dir="0" index="22" bw="32" slack="0"/>
<pin id="546" dir="0" index="23" bw="32" slack="0"/>
<pin id="547" dir="0" index="24" bw="32" slack="0"/>
<pin id="548" dir="1" index="25" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="32" slack="0"/>
<pin id="579" dir="0" index="4" bw="32" slack="0"/>
<pin id="580" dir="0" index="5" bw="32" slack="0"/>
<pin id="581" dir="0" index="6" bw="32" slack="0"/>
<pin id="582" dir="0" index="7" bw="32" slack="0"/>
<pin id="583" dir="0" index="8" bw="32" slack="0"/>
<pin id="584" dir="0" index="9" bw="32" slack="0"/>
<pin id="585" dir="0" index="10" bw="32" slack="0"/>
<pin id="586" dir="0" index="11" bw="32" slack="0"/>
<pin id="587" dir="0" index="12" bw="32" slack="0"/>
<pin id="588" dir="0" index="13" bw="32" slack="0"/>
<pin id="589" dir="0" index="14" bw="32" slack="0"/>
<pin id="590" dir="0" index="15" bw="32" slack="0"/>
<pin id="591" dir="0" index="16" bw="32" slack="0"/>
<pin id="592" dir="0" index="17" bw="32" slack="0"/>
<pin id="593" dir="0" index="18" bw="32" slack="0"/>
<pin id="594" dir="0" index="19" bw="32" slack="0"/>
<pin id="595" dir="0" index="20" bw="32" slack="0"/>
<pin id="596" dir="0" index="21" bw="32" slack="0"/>
<pin id="597" dir="0" index="22" bw="32" slack="0"/>
<pin id="598" dir="0" index="23" bw="32" slack="0"/>
<pin id="599" dir="0" index="24" bw="32" slack="0"/>
<pin id="600" dir="1" index="25" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="32" slack="0"/>
<pin id="630" dir="0" index="3" bw="32" slack="0"/>
<pin id="631" dir="0" index="4" bw="32" slack="0"/>
<pin id="632" dir="0" index="5" bw="32" slack="0"/>
<pin id="633" dir="0" index="6" bw="32" slack="0"/>
<pin id="634" dir="0" index="7" bw="32" slack="0"/>
<pin id="635" dir="0" index="8" bw="32" slack="0"/>
<pin id="636" dir="0" index="9" bw="32" slack="0"/>
<pin id="637" dir="0" index="10" bw="32" slack="0"/>
<pin id="638" dir="0" index="11" bw="32" slack="0"/>
<pin id="639" dir="0" index="12" bw="32" slack="0"/>
<pin id="640" dir="0" index="13" bw="32" slack="0"/>
<pin id="641" dir="0" index="14" bw="32" slack="0"/>
<pin id="642" dir="0" index="15" bw="32" slack="0"/>
<pin id="643" dir="0" index="16" bw="32" slack="0"/>
<pin id="644" dir="0" index="17" bw="32" slack="0"/>
<pin id="645" dir="0" index="18" bw="32" slack="0"/>
<pin id="646" dir="0" index="19" bw="32" slack="0"/>
<pin id="647" dir="0" index="20" bw="32" slack="0"/>
<pin id="648" dir="0" index="21" bw="32" slack="0"/>
<pin id="649" dir="0" index="22" bw="32" slack="0"/>
<pin id="650" dir="0" index="23" bw="32" slack="0"/>
<pin id="651" dir="0" index="24" bw="32" slack="0"/>
<pin id="652" dir="1" index="25" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_3_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="0" index="3" bw="32" slack="0"/>
<pin id="683" dir="0" index="4" bw="32" slack="0"/>
<pin id="684" dir="0" index="5" bw="32" slack="0"/>
<pin id="685" dir="0" index="6" bw="32" slack="0"/>
<pin id="686" dir="0" index="7" bw="32" slack="0"/>
<pin id="687" dir="0" index="8" bw="32" slack="0"/>
<pin id="688" dir="0" index="9" bw="32" slack="0"/>
<pin id="689" dir="0" index="10" bw="32" slack="0"/>
<pin id="690" dir="0" index="11" bw="32" slack="0"/>
<pin id="691" dir="0" index="12" bw="32" slack="0"/>
<pin id="692" dir="0" index="13" bw="32" slack="0"/>
<pin id="693" dir="0" index="14" bw="32" slack="0"/>
<pin id="694" dir="0" index="15" bw="32" slack="0"/>
<pin id="695" dir="0" index="16" bw="32" slack="0"/>
<pin id="696" dir="0" index="17" bw="32" slack="0"/>
<pin id="697" dir="0" index="18" bw="32" slack="0"/>
<pin id="698" dir="0" index="19" bw="32" slack="0"/>
<pin id="699" dir="0" index="20" bw="32" slack="0"/>
<pin id="700" dir="0" index="21" bw="32" slack="0"/>
<pin id="701" dir="0" index="22" bw="32" slack="0"/>
<pin id="702" dir="0" index="23" bw="32" slack="0"/>
<pin id="703" dir="0" index="24" bw="32" slack="0"/>
<pin id="704" dir="1" index="25" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="grp_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="1"/>
<pin id="733" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="grp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="0" index="1" bw="32" slack="1"/>
<pin id="738" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_2/2 "/>
</bind>
</comp>

<comp id="740" class="1004" name="store_ln12_store_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="0" index="1" bw="32" slack="0"/>
<pin id="743" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln12_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="store_ln12_store_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="store_ln12_store_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="store_ln12_store_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="0"/>
<pin id="767" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="770" class="1004" name="store_ln12_store_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln12_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="store_ln12_store_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="32" slack="0"/>
<pin id="785" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln12_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="store_ln12_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln12_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln12_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="store_ln12_store_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln12_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="0" index="1" bw="32" slack="0"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="824" class="1004" name="store_ln12_store_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="store_ln12_store_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="836" class="1004" name="store_ln12_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="0" index="1" bw="32" slack="0"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="store_ln12_store_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="0"/>
<pin id="844" dir="0" index="1" bw="32" slack="0"/>
<pin id="845" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln12_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="0"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="store_ln12_store_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="860" class="1004" name="store_ln12_store_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="866" class="1004" name="store_ln12_store_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln12_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="0" index="1" bw="32" slack="0"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="grp_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="0" index="1" bw="32" slack="2"/>
<pin id="881" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_1/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="grp_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="1"/>
<pin id="884" dir="0" index="1" bw="32" slack="2"/>
<pin id="885" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27_3/3 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln26_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="3"/>
<pin id="888" dir="0" index="1" bw="32" slack="1"/>
<pin id="889" dir="0" index="2" bw="1" slack="0"/>
<pin id="890" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="select_ln26_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="3"/>
<pin id="894" dir="0" index="1" bw="32" slack="1"/>
<pin id="895" dir="0" index="2" bw="1" slack="0"/>
<pin id="896" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="select_ln26_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="3"/>
<pin id="900" dir="0" index="1" bw="32" slack="1"/>
<pin id="901" dir="0" index="2" bw="1" slack="0"/>
<pin id="902" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="select_ln26_3_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="3"/>
<pin id="906" dir="0" index="1" bw="32" slack="1"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln41_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="add_ln41_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="1"/>
<pin id="918" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sum_load_load_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="924" class="1004" name="add_ln41_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="1"/>
<pin id="927" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="add_ln41_3_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="0" index="1" bw="32" slack="0"/>
<pin id="932" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="store_ln41_store_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="0"/>
<pin id="936" dir="0" index="1" bw="32" slack="0"/>
<pin id="937" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="store_ln41_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="1" slack="0"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/8 "/>
</bind>
</comp>

<comp id="946" class="1005" name="init_read_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="1" slack="1"/>
<pin id="948" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="init_read "/>
</bind>
</comp>

<comp id="950" class="1005" name="mult_enables_0_read_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="1"/>
<pin id="952" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="mult_enables_0_read "/>
</bind>
</comp>

<comp id="955" class="1005" name="tmp_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="960" class="1005" name="tmp_1_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="2"/>
<pin id="962" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="mult_enables_2_read_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="mult_enables_2_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_2_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="1"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="975" class="1005" name="tmp_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="2"/>
<pin id="977" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="980" class="1005" name="label_r_read_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="5"/>
<pin id="982" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="label_r_read "/>
</bind>
</comp>

<comp id="985" class="1005" name="subrow_vals_0_read_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_0_read "/>
</bind>
</comp>

<comp id="990" class="1005" name="mult_enables_1_read_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="1"/>
<pin id="992" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="mult_enables_1_read "/>
</bind>
</comp>

<comp id="995" class="1005" name="subrow_vals_1_read_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_1_read "/>
</bind>
</comp>

<comp id="1000" class="1005" name="subrow_vals_2_read_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_2_read "/>
</bind>
</comp>

<comp id="1005" class="1005" name="mult_enables_3_read_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="1"/>
<pin id="1007" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="mult_enables_3_read "/>
</bind>
</comp>

<comp id="1010" class="1005" name="subrow_vals_3_read_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="1"/>
<pin id="1012" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="subrow_vals_3_read "/>
</bind>
</comp>

<comp id="1015" class="1005" name="mul_ln27_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="mul_ln27_2_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_2 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="select_ln26_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="1"/>
<pin id="1027" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="mul_ln27_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="32" slack="1"/>
<pin id="1032" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="select_ln26_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="mul_ln27_3_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27_3 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="select_ln26_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln26_1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="add_ln41_2_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="add_ln41_3_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="182"><net_src comp="146" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="74" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="148" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="150" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="150" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="148" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="150" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="150" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="172" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="26" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="150" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="148" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="150" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="4" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="150" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="6" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="148" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="150" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="8" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="150" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="150" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="150" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="150" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="150" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="36" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="150" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="150" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="150" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="150" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="150" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="150" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="150" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="150" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="52" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="150" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="150" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="56" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="150" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="150" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="150" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="150" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="64" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="150" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="66" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="150" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="150" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="150" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="72" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="417"><net_src comp="174" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="418"><net_src comp="0" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="419"><net_src comp="126" pin="0"/><net_sink comp="400" pin=4"/></net>

<net id="420"><net_src comp="128" pin="0"/><net_sink comp="400" pin=5"/></net>

<net id="421"><net_src comp="130" pin="0"/><net_sink comp="400" pin=6"/></net>

<net id="422"><net_src comp="132" pin="0"/><net_sink comp="400" pin=7"/></net>

<net id="423"><net_src comp="134" pin="0"/><net_sink comp="400" pin=8"/></net>

<net id="424"><net_src comp="136" pin="0"/><net_sink comp="400" pin=9"/></net>

<net id="425"><net_src comp="138" pin="0"/><net_sink comp="400" pin=10"/></net>

<net id="426"><net_src comp="140" pin="0"/><net_sink comp="400" pin=11"/></net>

<net id="427"><net_src comp="142" pin="0"/><net_sink comp="400" pin=12"/></net>

<net id="428"><net_src comp="144" pin="0"/><net_sink comp="400" pin=13"/></net>

<net id="429"><net_src comp="122" pin="0"/><net_sink comp="400" pin=14"/></net>

<net id="433"><net_src comp="76" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="82" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="84" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="86" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="90" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="92" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="94" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="96" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="98" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="100" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="102" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="106" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="108" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="110" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="112" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="114" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="116" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="118" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="120" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="549"><net_src comp="152" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="550"><net_src comp="430" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="551"><net_src comp="434" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="552"><net_src comp="438" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="553"><net_src comp="442" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="554"><net_src comp="446" pin="1"/><net_sink comp="522" pin=5"/></net>

<net id="555"><net_src comp="450" pin="1"/><net_sink comp="522" pin=6"/></net>

<net id="556"><net_src comp="454" pin="1"/><net_sink comp="522" pin=7"/></net>

<net id="557"><net_src comp="458" pin="1"/><net_sink comp="522" pin=8"/></net>

<net id="558"><net_src comp="462" pin="1"/><net_sink comp="522" pin=9"/></net>

<net id="559"><net_src comp="466" pin="1"/><net_sink comp="522" pin=10"/></net>

<net id="560"><net_src comp="470" pin="1"/><net_sink comp="522" pin=11"/></net>

<net id="561"><net_src comp="474" pin="1"/><net_sink comp="522" pin=12"/></net>

<net id="562"><net_src comp="478" pin="1"/><net_sink comp="522" pin=13"/></net>

<net id="563"><net_src comp="482" pin="1"/><net_sink comp="522" pin=14"/></net>

<net id="564"><net_src comp="486" pin="1"/><net_sink comp="522" pin=15"/></net>

<net id="565"><net_src comp="490" pin="1"/><net_sink comp="522" pin=16"/></net>

<net id="566"><net_src comp="494" pin="1"/><net_sink comp="522" pin=17"/></net>

<net id="567"><net_src comp="498" pin="1"/><net_sink comp="522" pin=18"/></net>

<net id="568"><net_src comp="502" pin="1"/><net_sink comp="522" pin=19"/></net>

<net id="569"><net_src comp="506" pin="1"/><net_sink comp="522" pin=20"/></net>

<net id="570"><net_src comp="510" pin="1"/><net_sink comp="522" pin=21"/></net>

<net id="571"><net_src comp="514" pin="1"/><net_sink comp="522" pin=22"/></net>

<net id="572"><net_src comp="518" pin="1"/><net_sink comp="522" pin=23"/></net>

<net id="573"><net_src comp="190" pin="2"/><net_sink comp="522" pin=24"/></net>

<net id="601"><net_src comp="152" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="602"><net_src comp="430" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="603"><net_src comp="434" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="604"><net_src comp="438" pin="1"/><net_sink comp="574" pin=3"/></net>

<net id="605"><net_src comp="442" pin="1"/><net_sink comp="574" pin=4"/></net>

<net id="606"><net_src comp="446" pin="1"/><net_sink comp="574" pin=5"/></net>

<net id="607"><net_src comp="450" pin="1"/><net_sink comp="574" pin=6"/></net>

<net id="608"><net_src comp="454" pin="1"/><net_sink comp="574" pin=7"/></net>

<net id="609"><net_src comp="458" pin="1"/><net_sink comp="574" pin=8"/></net>

<net id="610"><net_src comp="462" pin="1"/><net_sink comp="574" pin=9"/></net>

<net id="611"><net_src comp="466" pin="1"/><net_sink comp="574" pin=10"/></net>

<net id="612"><net_src comp="470" pin="1"/><net_sink comp="574" pin=11"/></net>

<net id="613"><net_src comp="474" pin="1"/><net_sink comp="574" pin=12"/></net>

<net id="614"><net_src comp="478" pin="1"/><net_sink comp="574" pin=13"/></net>

<net id="615"><net_src comp="482" pin="1"/><net_sink comp="574" pin=14"/></net>

<net id="616"><net_src comp="486" pin="1"/><net_sink comp="574" pin=15"/></net>

<net id="617"><net_src comp="490" pin="1"/><net_sink comp="574" pin=16"/></net>

<net id="618"><net_src comp="494" pin="1"/><net_sink comp="574" pin=17"/></net>

<net id="619"><net_src comp="498" pin="1"/><net_sink comp="574" pin=18"/></net>

<net id="620"><net_src comp="502" pin="1"/><net_sink comp="574" pin=19"/></net>

<net id="621"><net_src comp="506" pin="1"/><net_sink comp="574" pin=20"/></net>

<net id="622"><net_src comp="510" pin="1"/><net_sink comp="574" pin=21"/></net>

<net id="623"><net_src comp="514" pin="1"/><net_sink comp="574" pin=22"/></net>

<net id="624"><net_src comp="518" pin="1"/><net_sink comp="574" pin=23"/></net>

<net id="625"><net_src comp="196" pin="2"/><net_sink comp="574" pin=24"/></net>

<net id="653"><net_src comp="152" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="654"><net_src comp="430" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="655"><net_src comp="434" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="656"><net_src comp="438" pin="1"/><net_sink comp="626" pin=3"/></net>

<net id="657"><net_src comp="442" pin="1"/><net_sink comp="626" pin=4"/></net>

<net id="658"><net_src comp="446" pin="1"/><net_sink comp="626" pin=5"/></net>

<net id="659"><net_src comp="450" pin="1"/><net_sink comp="626" pin=6"/></net>

<net id="660"><net_src comp="454" pin="1"/><net_sink comp="626" pin=7"/></net>

<net id="661"><net_src comp="458" pin="1"/><net_sink comp="626" pin=8"/></net>

<net id="662"><net_src comp="462" pin="1"/><net_sink comp="626" pin=9"/></net>

<net id="663"><net_src comp="466" pin="1"/><net_sink comp="626" pin=10"/></net>

<net id="664"><net_src comp="470" pin="1"/><net_sink comp="626" pin=11"/></net>

<net id="665"><net_src comp="474" pin="1"/><net_sink comp="626" pin=12"/></net>

<net id="666"><net_src comp="478" pin="1"/><net_sink comp="626" pin=13"/></net>

<net id="667"><net_src comp="482" pin="1"/><net_sink comp="626" pin=14"/></net>

<net id="668"><net_src comp="486" pin="1"/><net_sink comp="626" pin=15"/></net>

<net id="669"><net_src comp="490" pin="1"/><net_sink comp="626" pin=16"/></net>

<net id="670"><net_src comp="494" pin="1"/><net_sink comp="626" pin=17"/></net>

<net id="671"><net_src comp="498" pin="1"/><net_sink comp="626" pin=18"/></net>

<net id="672"><net_src comp="502" pin="1"/><net_sink comp="626" pin=19"/></net>

<net id="673"><net_src comp="506" pin="1"/><net_sink comp="626" pin=20"/></net>

<net id="674"><net_src comp="510" pin="1"/><net_sink comp="626" pin=21"/></net>

<net id="675"><net_src comp="514" pin="1"/><net_sink comp="626" pin=22"/></net>

<net id="676"><net_src comp="518" pin="1"/><net_sink comp="626" pin=23"/></net>

<net id="677"><net_src comp="208" pin="2"/><net_sink comp="626" pin=24"/></net>

<net id="705"><net_src comp="152" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="706"><net_src comp="430" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="707"><net_src comp="434" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="708"><net_src comp="438" pin="1"/><net_sink comp="678" pin=3"/></net>

<net id="709"><net_src comp="442" pin="1"/><net_sink comp="678" pin=4"/></net>

<net id="710"><net_src comp="446" pin="1"/><net_sink comp="678" pin=5"/></net>

<net id="711"><net_src comp="450" pin="1"/><net_sink comp="678" pin=6"/></net>

<net id="712"><net_src comp="454" pin="1"/><net_sink comp="678" pin=7"/></net>

<net id="713"><net_src comp="458" pin="1"/><net_sink comp="678" pin=8"/></net>

<net id="714"><net_src comp="462" pin="1"/><net_sink comp="678" pin=9"/></net>

<net id="715"><net_src comp="466" pin="1"/><net_sink comp="678" pin=10"/></net>

<net id="716"><net_src comp="470" pin="1"/><net_sink comp="678" pin=11"/></net>

<net id="717"><net_src comp="474" pin="1"/><net_sink comp="678" pin=12"/></net>

<net id="718"><net_src comp="478" pin="1"/><net_sink comp="678" pin=13"/></net>

<net id="719"><net_src comp="482" pin="1"/><net_sink comp="678" pin=14"/></net>

<net id="720"><net_src comp="486" pin="1"/><net_sink comp="678" pin=15"/></net>

<net id="721"><net_src comp="490" pin="1"/><net_sink comp="678" pin=16"/></net>

<net id="722"><net_src comp="494" pin="1"/><net_sink comp="678" pin=17"/></net>

<net id="723"><net_src comp="498" pin="1"/><net_sink comp="678" pin=18"/></net>

<net id="724"><net_src comp="502" pin="1"/><net_sink comp="678" pin=19"/></net>

<net id="725"><net_src comp="506" pin="1"/><net_sink comp="678" pin=20"/></net>

<net id="726"><net_src comp="510" pin="1"/><net_sink comp="678" pin=21"/></net>

<net id="727"><net_src comp="514" pin="1"/><net_sink comp="678" pin=22"/></net>

<net id="728"><net_src comp="518" pin="1"/><net_sink comp="678" pin=23"/></net>

<net id="729"><net_src comp="214" pin="2"/><net_sink comp="678" pin=24"/></net>

<net id="734"><net_src comp="226" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="244" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="262" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="76" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="268" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="78" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="274" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="80" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="280" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="82" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="286" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="84" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="774"><net_src comp="292" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="86" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="780"><net_src comp="298" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="88" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="786"><net_src comp="304" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="90" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="310" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="92" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="316" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="94" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="322" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="96" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="328" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="98" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="334" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="100" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="340" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="102" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="346" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="104" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="352" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="106" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="358" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="108" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="364" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="110" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="370" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="112" pin="0"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="376" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="114" pin="0"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="382" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="116" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="870"><net_src comp="388" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="871"><net_src comp="118" pin="0"/><net_sink comp="866" pin=1"/></net>

<net id="876"><net_src comp="394" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="120" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="891"><net_src comp="158" pin="0"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="158" pin="0"/><net_sink comp="892" pin=2"/></net>

<net id="903"><net_src comp="158" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="909"><net_src comp="158" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="904" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="124" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="928"><net_src comp="920" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="933"><net_src comp="924" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="938"><net_src comp="929" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="124" pin="0"/><net_sink comp="934" pin=1"/></net>

<net id="944"><net_src comp="176" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="122" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="178" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="953"><net_src comp="184" pin="2"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="958"><net_src comp="522" pin="25"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="963"><net_src comp="574" pin="25"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="878" pin=1"/></net>

<net id="968"><net_src comp="202" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="973"><net_src comp="626" pin="25"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="978"><net_src comp="678" pin="25"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="983"><net_src comp="220" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="400" pin=3"/></net>

<net id="988"><net_src comp="226" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="993"><net_src comp="232" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="998"><net_src comp="238" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1003"><net_src comp="244" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1008"><net_src comp="250" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="1013"><net_src comp="256" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1018"><net_src comp="730" pin="2"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1023"><net_src comp="735" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1028"><net_src comp="886" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1033"><net_src comp="878" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1038"><net_src comp="892" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="1043"><net_src comp="882" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1048"><net_src comp="898" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1053"><net_src comp="915" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1058"><net_src comp="929" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="400" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_1 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_2 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_3 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_4 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_5 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_6 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_7 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_8 | {2 }
	Port: accelerate_int_int_int_bool_int_int_bool_storage_9 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21 | {2 }
	Port: p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22 | {2 }
	Port: reducer_circuit_adder_levels_curr_level_1 | {8 }
	Port: sum | {6 }
	Port: reducer_circuit_adder_levels_num_items_0 | {8 }
	Port: reducer_circuit_adder_levels_buffer_value_0_0 | {7 }
	Port: reducer_circuit_adder_levels_buffer_label_0_0 | {7 }
	Port: reducer_circuit_adder_levels_num_items_1 | {9 }
	Port: reducer_circuit_adder_levels_buffer_value_1_0 | {8 }
	Port: reducer_circuit_adder_levels_valid_0 | {7 8 }
	Port: reducer_circuit_adder_levels_buffer_value_0_1 | {7 }
	Port: reducer_circuit_adder_levels_valid_1 | {9 }
	Port: reducer_circuit_adder_levels_buffer_value_1_1 | {8 }
	Port: reducer_circuit_adder_levels_buffer_label_1_0 | {9 }
 - Input state : 
	Port: accelerate : subrow_vals_0 | {2 }
	Port: accelerate : subrow_vals_1 | {2 }
	Port: accelerate : subrow_vals_2 | {2 }
	Port: accelerate : subrow_vals_3 | {2 }
	Port: accelerate : subrow_col_indices_0 | {1 }
	Port: accelerate : subrow_col_indices_1 | {1 }
	Port: accelerate : subrow_col_indices_2 | {1 }
	Port: accelerate : subrow_col_indices_3 | {1 }
	Port: accelerate : mult_enables_0 | {1 }
	Port: accelerate : mult_enables_1 | {2 }
	Port: accelerate : mult_enables_2 | {1 }
	Port: accelerate : mult_enables_3 | {2 }
	Port: accelerate : label_r | {2 }
	Port: accelerate : init_vector_0 | {2 }
	Port: accelerate : init_vector_1 | {2 }
	Port: accelerate : init_vector_2 | {2 }
	Port: accelerate : init_vector_3 | {2 }
	Port: accelerate : init_vector_4 | {2 }
	Port: accelerate : init_vector_5 | {2 }
	Port: accelerate : init_vector_6 | {2 }
	Port: accelerate : init_vector_7 | {2 }
	Port: accelerate : init_vector_8 | {2 }
	Port: accelerate : init_vector_9 | {2 }
	Port: accelerate : init_vector_10 | {2 }
	Port: accelerate : init_vector_11 | {2 }
	Port: accelerate : init_vector_12 | {2 }
	Port: accelerate : init_vector_13 | {2 }
	Port: accelerate : init_vector_14 | {2 }
	Port: accelerate : init_vector_15 | {2 }
	Port: accelerate : init_vector_16 | {2 }
	Port: accelerate : init_vector_17 | {2 }
	Port: accelerate : init_vector_18 | {2 }
	Port: accelerate : init_vector_19 | {2 }
	Port: accelerate : init_vector_20 | {2 }
	Port: accelerate : init_vector_21 | {2 }
	Port: accelerate : init_vector_22 | {2 }
	Port: accelerate : init | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_1 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_2 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_3 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_4 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_5 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_6 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_7 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_8 | {1 }
	Port: accelerate : accelerate_int_int_int_bool_int_int_bool_storage_9 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_10 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_11 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_12 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_13 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_14 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_15 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_16 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_17 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_18 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_19 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_20 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_21 | {1 }
	Port: accelerate : p_ZZ10accelerateRiPiS0_PbiS0_bE7storage_22 | {1 }
	Port: accelerate : reducer_circuit_adder_levels_curr_level_1 | {9 }
	Port: accelerate : sum | {6 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_0 | {7 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_0 | {7 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_0_0 | {7 }
	Port: accelerate : reducer_circuit_adder_levels_num_items_1 | {8 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_0 | {8 }
	Port: accelerate : reducer_circuit_adder_levels_valid_0 | {8 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_0_1 | {7 }
	Port: accelerate : reducer_circuit_adder_levels_valid_1 | {9 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_value_1_1 | {9 }
	Port: accelerate : reducer_circuit_adder_levels_buffer_label_1_0 | {9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		add_ln41_1 : 1
		add_ln41_2 : 2
	State 6
		add_ln41 : 1
		add_ln41_3 : 2
		store_ln41 : 3
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_730              |    3    |    0    |   165   |    50   |
|    mul   |               grp_fu_735              |    3    |    0    |   165   |    50   |
|          |               grp_fu_878              |    3    |    0    |   165   |    50   |
|          |               grp_fu_882              |    3    |    0    |   165   |    50   |
|----------|---------------------------------------|---------|---------|---------|---------|
|   call   |           grp_reduce_fu_400           |    0    |  1.588  |   646   |   207   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |               tmp_fu_522              |    0    |    0    |    0    |   113   |
|    mux   |              tmp_1_fu_574             |    0    |    0    |    0    |   113   |
|          |              tmp_2_fu_626             |    0    |    0    |    0    |   113   |
|          |              tmp_3_fu_678             |    0    |    0    |    0    |   113   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           select_ln26_fu_886          |    0    |    0    |    0    |    32   |
|  select  |          select_ln26_2_fu_892         |    0    |    0    |    0    |    32   |
|          |          select_ln26_1_fu_898         |    0    |    0    |    0    |    32   |
|          |          select_ln26_3_fu_904         |    0    |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |           add_ln41_1_fu_910           |    0    |    0    |    0    |    32   |
|    add   |           add_ln41_2_fu_915           |    0    |    0    |    0    |    32   |
|          |            add_ln41_fu_924            |    0    |    0    |    0    |    32   |
|          |           add_ln41_3_fu_929           |    0    |    0    |    0    |    32   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |         init_read_read_fu_178         |    0    |    0    |    0    |    0    |
|          |    mult_enables_0_read_read_fu_184    |    0    |    0    |    0    |    0    |
|          | subrow_col_indices_0_read_read_fu_190 |    0    |    0    |    0    |    0    |
|          | subrow_col_indices_1_read_read_fu_196 |    0    |    0    |    0    |    0    |
|          |    mult_enables_2_read_read_fu_202    |    0    |    0    |    0    |    0    |
|          | subrow_col_indices_2_read_read_fu_208 |    0    |    0    |    0    |    0    |
|          | subrow_col_indices_3_read_read_fu_214 |    0    |    0    |    0    |    0    |
|          |        label_r_read_read_fu_220       |    0    |    0    |    0    |    0    |
|          |     subrow_vals_0_read_read_fu_226    |    0    |    0    |    0    |    0    |
|          |    mult_enables_1_read_read_fu_232    |    0    |    0    |    0    |    0    |
|          |     subrow_vals_1_read_read_fu_238    |    0    |    0    |    0    |    0    |
|          |     subrow_vals_2_read_read_fu_244    |    0    |    0    |    0    |    0    |
|          |    mult_enables_3_read_read_fu_250    |    0    |    0    |    0    |    0    |
|          |     subrow_vals_3_read_read_fu_256    |    0    |    0    |    0    |    0    |
|          |     init_vector_0_read_read_fu_262    |    0    |    0    |    0    |    0    |
|          |     init_vector_1_read_read_fu_268    |    0    |    0    |    0    |    0    |
|          |     init_vector_2_read_read_fu_274    |    0    |    0    |    0    |    0    |
|          |     init_vector_3_read_read_fu_280    |    0    |    0    |    0    |    0    |
|   read   |     init_vector_4_read_read_fu_286    |    0    |    0    |    0    |    0    |
|          |     init_vector_5_read_read_fu_292    |    0    |    0    |    0    |    0    |
|          |     init_vector_6_read_read_fu_298    |    0    |    0    |    0    |    0    |
|          |     init_vector_7_read_read_fu_304    |    0    |    0    |    0    |    0    |
|          |     init_vector_8_read_read_fu_310    |    0    |    0    |    0    |    0    |
|          |     init_vector_9_read_read_fu_316    |    0    |    0    |    0    |    0    |
|          |    init_vector_10_read_read_fu_322    |    0    |    0    |    0    |    0    |
|          |    init_vector_11_read_read_fu_328    |    0    |    0    |    0    |    0    |
|          |    init_vector_12_read_read_fu_334    |    0    |    0    |    0    |    0    |
|          |    init_vector_13_read_read_fu_340    |    0    |    0    |    0    |    0    |
|          |    init_vector_14_read_read_fu_346    |    0    |    0    |    0    |    0    |
|          |    init_vector_15_read_read_fu_352    |    0    |    0    |    0    |    0    |
|          |    init_vector_16_read_read_fu_358    |    0    |    0    |    0    |    0    |
|          |    init_vector_17_read_read_fu_364    |    0    |    0    |    0    |    0    |
|          |    init_vector_18_read_read_fu_370    |    0    |    0    |    0    |    0    |
|          |    init_vector_19_read_read_fu_376    |    0    |    0    |    0    |    0    |
|          |    init_vector_20_read_read_fu_382    |    0    |    0    |    0    |    0    |
|          |    init_vector_21_read_read_fu_388    |    0    |    0    |    0    |    0    |
|          |    init_vector_22_read_read_fu_394    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    12   |  1.588  |   1306  |   1115  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln41_2_reg_1050    |   32   |
|     add_ln41_3_reg_1055    |   32   |
|      init_read_reg_946     |    1   |
|    label_r_read_reg_980    |   32   |
|     mul_ln27_1_reg_1030    |   32   |
|     mul_ln27_2_reg_1020    |   32   |
|     mul_ln27_3_reg_1040    |   32   |
|      mul_ln27_reg_1015     |   32   |
| mult_enables_0_read_reg_950|    1   |
| mult_enables_1_read_reg_990|    1   |
| mult_enables_2_read_reg_965|    1   |
|mult_enables_3_read_reg_1005|    1   |
|   select_ln26_1_reg_1045   |   32   |
|   select_ln26_2_reg_1035   |   32   |
|    select_ln26_reg_1025    |   32   |
| subrow_vals_0_read_reg_985 |   32   |
| subrow_vals_1_read_reg_995 |   32   |
| subrow_vals_2_read_reg_1000|   32   |
| subrow_vals_3_read_reg_1010|   32   |
|        tmp_1_reg_960       |   32   |
|        tmp_2_reg_970       |   32   |
|        tmp_3_reg_975       |   32   |
|         tmp_reg_955        |   32   |
+----------------------------+--------+
|            Total           |   581  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_730 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_735 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   128  ||  3.176  ||    18   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    1   |  1306  |  1115  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   581  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    4   |  1887  |  1133  |
+-----------+--------+--------+--------+--------+
