C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1b/fifo.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module FIFO

Top level modules:
	FIFO

} {} {}} C:/Users/avery/ece554/minilabs/minilab1b/mac.sv {1 {vlog -work work -sv -stats=none C:/Users/avery/ece554/minilabs/minilab1b/mac.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MAC

Top level modules:
	MAC

} {} {}}
