// Seed: 2277949298
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6,
    output reg id_7,
    input logic id_8,
    input id_9,
    output id_10,
    input logic id_11
);
  always @(posedge id_9 or posedge 1) begin
    if (id_5) id_7 <= 1;
  end
endmodule
