<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml ddc_chain_preroute.twx ddc_chain_map.ncd -o
ddc_chain_preroute.twr ddc_chain.pcf -ucf
/home/aylons/projetos/dsp-cores/hdl/top/ml605/ddc_chain/ddc_chain.ucf

</twCmdLine><twDesign>ddc_chain_map.ncd</twDesign><twDesignPath>ddc_chain_map.ncd</twDesignPath><twPCF>ddc_chain.pcf</twPCF><twPcfPath>ddc_chain.pcf</twPcfPath><twDevInfo arch="virtex6" pkg="ff1156"><twDevName>xc6vlx240t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.17 2012-01-07, STEPPING level 0</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_p_i = PERIOD &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER 50 ps;" ScopeName="">TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;</twConstName><twItemCnt>165</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>45</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.457</twMinPer></twConstHead><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_4 (SLICE_X58Y71.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.543</twSlack><twSrc BELType="FF">cmp_reset/locked_count_5</twSrc><twDest BELType="FF">cmp_reset/locked_count_4</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_5</twSrc><twDest BELType='FF'>cmp_reset/locked_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.265</twDelInfo><twComp>cmp_reset/locked_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">cmp_reset/locked_count_4</twSrc><twDest BELType="FF">cmp_reset/locked_count_4</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_4</twSrc><twDest BELType='FF'>cmp_reset/locked_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.228</twDelInfo><twComp>cmp_reset/locked_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.670</twSlack><twSrc BELType="FF">cmp_reset/locked_count_3</twSrc><twDest BELType="FF">cmp_reset/locked_count_4</twDest><twTotPathDel>3.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_3</twSrc><twDest BELType='FF'>cmp_reset/locked_count_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.138</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_5 (SLICE_X58Y71.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.543</twSlack><twSrc BELType="FF">cmp_reset/locked_count_5</twSrc><twDest BELType="FF">cmp_reset/locked_count_5</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_5</twSrc><twDest BELType='FF'>cmp_reset/locked_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.265</twDelInfo><twComp>cmp_reset/locked_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">cmp_reset/locked_count_4</twSrc><twDest BELType="FF">cmp_reset/locked_count_5</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_4</twSrc><twDest BELType='FF'>cmp_reset/locked_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.228</twDelInfo><twComp>cmp_reset/locked_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.670</twSlack><twSrc BELType="FF">cmp_reset/locked_count_3</twSrc><twDest BELType="FF">cmp_reset/locked_count_5</twDest><twTotPathDel>3.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_3</twSrc><twDest BELType='FF'>cmp_reset/locked_count_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.138</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="10" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_6 (SLICE_X58Y71.CE), 10 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.543</twSlack><twSrc BELType="FF">cmp_reset/locked_count_5</twSrc><twDest BELType="FF">cmp_reset/locked_count_6</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_5</twSrc><twDest BELType='FF'>cmp_reset/locked_count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.265</twDelInfo><twComp>cmp_reset/locked_count&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.623</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.580</twSlack><twSrc BELType="FF">cmp_reset/locked_count_4</twSrc><twDest BELType="FF">cmp_reset/locked_count_6</twDest><twTotPathDel>3.377</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_4</twSrc><twDest BELType='FF'>cmp_reset/locked_count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.228</twDelInfo><twComp>cmp_reset/locked_count&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.586</twRouteDel><twTotDel>3.377</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.670</twSlack><twSrc BELType="FF">cmp_reset/locked_count_3</twSrc><twDest BELType="FF">cmp_reset/locked_count_6</twDest><twTotPathDel>3.287</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.050" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.043</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_3</twSrc><twDest BELType='FF'>cmp_reset/locked_count_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y85.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.138</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y85.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_reset/master_rstn</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.871</twDelInfo><twComp>N4</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;27&gt;</twComp><twBEL>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CE</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.487</twDelInfo><twComp>cmp_reset/locked_count[9]_PWR_12_o_equal_1_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.318</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_6</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>2.496</twRouteDel><twTotDel>3.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_3 (SLICE_X58Y70.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">cmp_reset/locked_count_3</twSrc><twDest BELType="FF">cmp_reset/locked_count_3</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_3</twSrc><twDest BELType='FF'>cmp_reset/locked_count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.270</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.019</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count&lt;3&gt;_rt</twBEL><twBEL>cmp_reset/Mcount_locked_count_cy&lt;3&gt;</twBEL><twBEL>cmp_reset/locked_count_3</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_7 (SLICE_X58Y71.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.349</twSlack><twSrc BELType="FF">cmp_reset/locked_count_7</twSrc><twDest BELType="FF">cmp_reset/locked_count_7</twDest><twTotPathDel>0.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_7</twSrc><twDest BELType='FF'>cmp_reset/locked_count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.270</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.019</twDelInfo><twComp>cmp_reset/locked_count&lt;7&gt;</twComp><twBEL>cmp_reset/locked_count&lt;7&gt;_rt</twBEL><twBEL>cmp_reset/Mcount_locked_count_cy&lt;7&gt;</twBEL><twBEL>cmp_reset/locked_count_7</twBEL></twPathDel><twLogDel>0.079</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_reset/locked_count_1 (SLICE_X58Y70.B4), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.353</twSlack><twSrc BELType="FF">cmp_reset/locked_count_1</twSrc><twDest BELType="FF">cmp_reset/locked_count_1</twDest><twTotPathDel>0.353</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_reset/locked_count_1</twSrc><twDest BELType='FF'>cmp_reset/locked_count_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twSrcClk><twPathDel><twSite>SLICE_X58Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y70.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.273</twDelInfo><twComp>cmp_reset/locked_count&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y70.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.018</twDelInfo><twComp>cmp_reset/locked_count&lt;3&gt;</twComp><twBEL>cmp_reset/locked_count&lt;1&gt;_rt</twBEL><twBEL>cmp_reset/Mcount_locked_count_cy&lt;3&gt;</twBEL><twBEL>cmp_reset/locked_count_1</twBEL></twPathDel><twLogDel>0.080</twLogDel><twRouteDel>0.273</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">sys_clk_gen</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" logResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="sys_clk_gen"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" logResource="cmp_sys_pll_inst/cmp_mmcm/CLKIN1" locationPin="MMCM_ADV_X0Y0.CLKIN1" clockNet="sys_clk_gen"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="2.739" period="4.167" constraintValue="4.167" deviceLimit="1.428" freqLimit="700.280" physResource="cmp_sys_pll_inst/cmp_mmcm/CLKOUT0" logResource="cmp_sys_pll_inst/cmp_mmcm/CLKOUT0" locationPin="MMCM_ADV_X0Y0.CLKOUT0" clockNet="cmp_sys_pll_inst/s_clk0"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PATHDELAY" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_ADC = FROM &quot;MC_ADC&quot; TO &quot;MC_ADC&quot; 120 MHz;" ScopeName="">TS_ADC = MAXDELAY FROM TIMEGRP &quot;MC_ADC&quot; TO TIMEGRP &quot;MC_ADC&quot; 120 MHz;</twConstName><twItemCnt>173873</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>29751</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.219</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007 (DSP48_X4Y57.B14), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathFromToDelay"><twSlack>1.114</twSlack><twSrc BELType="RAM">cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType="DSP">cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twTotPathDel>7.136</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType='DSP'>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y22.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>RAMB36_X3Y22.DOBDO14</twSite><twDelType>Trcko_DOB_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y57.B14</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.049</twDelInfo><twComp>adc_input&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y57.CLK</twSite><twDelType>Tdspdck_B_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.345</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twComp><twBEL>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twBEL></twPathDel><twLogDel>4.087</twLogDel><twRouteDel>3.049</twRouteDel><twTotDel>7.136</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007 (DSP48_X4Y57.B10), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathFromToDelay"><twSlack>1.116</twSlack><twSrc BELType="RAM">cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType="DSP">cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twTotPathDel>7.134</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType='DSP'>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y22.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>RAMB36_X3Y22.DOBDO10</twSite><twDelType>Trcko_DOB_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y57.B10</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.047</twDelInfo><twComp>adc_input&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y57.CLK</twSite><twDelType>Tdspdck_B_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.345</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twComp><twBEL>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twBEL></twPathDel><twLogDel>4.087</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>7.134</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007 (DSP48_X4Y57.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathFromToDelay"><twSlack>1.133</twSlack><twSrc BELType="RAM">cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType="DSP">cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twTotPathDel>7.117</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twSrc><twDest BELType='DSP'>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X3Y22.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>RAMB36_X3Y22.DOBDO6</twSite><twDelType>Trcko_DOB_REG</twDelType><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twComp><twBEL>cmp_input_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram</twBEL></twPathDel><twPathDel><twSite>DSP48_X4Y57.B6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">3.030</twDelInfo><twComp>adc_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X4Y57.CLK</twSite><twDelType>Tdspdck_B_PREG_MULT</twDelType><twDelInfo twEdge="twRising">3.345</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twComp><twBEL>cmp_position/gen_ddc[3].cmp_mixer/cmp_mult_I/Mmult_n0007</twBEL></twPathDel><twLogDel>4.087</twLogDel><twRouteDel>3.030</twRouteDel><twTotDel>7.117</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_ADC = MAXDELAY FROM TIMEGRP &quot;MC_ADC&quot; TO TIMEGRP &quot;MC_ADC&quot; 120 MHz;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_1_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X54Y142.AI), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="43"><twSlack>0.161</twSlack><twSrc BELType="FF">cmp_chipscope_ila_1_adc/U0/I_TQ0.G_TW[20].U_TQ</twSrc><twDest BELType="FF">cmp_chipscope_ila_1_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_1_adc/U0/I_TQ0.G_TW[20].U_TQ</twSrc><twDest BELType='FF'>cmp_chipscope_ila_1_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y142.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_adc</twSrcClk><twPathDel><twSite>SLICE_X55Y142.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>cmp_chipscope_ila_1_adc/U0/iTRIG_IN&lt;23&gt;</twComp><twBEL>cmp_chipscope_ila_1_adc/U0/I_TQ0.G_TW[20].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y142.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.128</twDelInfo><twComp>cmp_chipscope_ila_1_adc/U0/iTRIG_IN&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y142.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">-0.065</twDelInfo><twComp>cmp_chipscope_ila_1_adc/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>cmp_chipscope_ila_1_adc/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.161</twTotDel><twDestClk twEdge ="twRising">ce_adc</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_143 (SLICE_X104Y149.DX), 1 path
</twPathRptBanner><twRacePath anchorID="44"><twSlack>0.168</twSlack><twSrc BELType="FF">cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_186</twSrc><twDest BELType="FF">cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_143</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_186</twSrc><twDest BELType='FF'>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_143</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>SLICE_X105Y149.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.129</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;232&gt;</twComp><twBEL>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_186</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y149.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.128</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;186&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;143&gt;</twComp><twBEL>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_143</twBEL></twPathDel><twLogDel>0.040</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_142 (SLICE_X104Y149.CX), 1 path
</twPathRptBanner><twRacePath anchorID="45"><twSlack>0.169</twSlack><twSrc BELType="FF">cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_185</twSrc><twDest BELType="FF">cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_142</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_185</twSrc><twDest BELType='FF'>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_142</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X105Y149.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>SLICE_X105Y149.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;232&gt;</twComp><twBEL>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_185</twBEL></twPathDel><twPathDel><twSite>SLICE_X104Y149.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.128</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;185&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X104Y149.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2&lt;143&gt;</twComp><twBEL>cmp_position/gen_ddc[3].cmp_tbt_cic/cmp_cic_decim_I/diffdelay&lt;1&gt;_2_142</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="46" twConstType="PATHDELAY" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_Fofb = FROM &quot;MC_FOFB&quot; TO &quot;MC_FOFB&quot; 120 kHz;" ScopeName="">TS_Fofb = MAXDELAY FROM TIMEGRP &quot;MC_FOFB&quot; TO TIMEGRP &quot;MC_FOFB&quot; 0.12 MHz;</twConstName><twItemCnt>2054</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1338</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.125</twMaxDel></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q (SLICE_X84Y40.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathFromToDelay"><twSlack>8328.208</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twTotPathDel>5.090</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.052</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.868</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>3.920</twRouteDel><twTotDel>5.090</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathFromToDelay"><twSlack>8328.210</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twTotPathDel>5.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.047</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.868</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>3.915</twRouteDel><twTotDel>5.088</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathFromToDelay"><twSlack>8328.621</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twTotPathDel>4.677</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X64Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.636</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.868</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>3.504</twRouteDel><twTotDel>4.677</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X68Y40.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathFromToDelay"><twSlack>8328.563</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twTotPathDel>4.735</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.052</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.513</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>3.565</twRouteDel><twTotDel>4.735</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>24.7</twPctLog><twPctRoute>75.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathFromToDelay"><twSlack>8328.565</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twTotPathDel>4.733</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.047</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.513</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>3.560</twRouteDel><twTotDel>4.733</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>8328.976</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twTotPathDel>4.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X64Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.636</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y40.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.513</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y40.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>3.149</twRouteDel><twTotDel>4.322</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q (SLICE_X68Y47.SR), 11 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>8328.853</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twTotPathDel>4.445</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.B2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.052</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Topba</twDelType><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_B</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.223</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>1.170</twLogDel><twRouteDel>3.275</twRouteDel><twTotDel>4.445</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>8328.855</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twTotPathDel>4.443</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X60Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">2.047</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.223</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>3.270</twRouteDel><twTotDel>4.443</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>8329.266</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twTotPathDel>4.032</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8333.333</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X64Y43.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y75.A3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.636</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y75.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_SRL32_A</twBEL><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.I_YES_RPM.U_MUXF7</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y47.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.223</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y47.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_Q</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q</twBEL></twPathDel><twLogDel>1.173</twLogDel><twRouteDel>2.859</twRouteDel><twTotDel>4.032</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_Fofb = MAXDELAY FROM TIMEGRP &quot;MC_FOFB&quot; TO TIMEGRP &quot;MC_FOFB&quot; 0.12 MHz;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X3Y16.DIBDI4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="65"><twSlack>0.195</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X54Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iDATA&lt;48&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.278</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iDATA&lt;48&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.195</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>-42.6</twPctLog><twPctRoute>142.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAMB36_X3Y16.DIBDI1), 1 path
</twPathRptBanner><twRacePath anchorID="66"><twSlack>0.254</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X54Y80.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.147</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iDATA&lt;48&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.305</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iDATA&lt;45&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.051</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.254</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>-20.1</twPctLog><twPctRoute>120.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (SLICE_X59Y61.DX), 1 path
</twPathRptBanner><twRacePath anchorID="67"><twSlack>0.264</twSlack><twSrc BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD</twSrc><twDest BELType="FF">cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD</twSrc><twDest BELType='FF'>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_fofb</twSrcClk><twPathDel><twSite>SLICE_X58Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;4&gt;</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.242</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.076</twDelInfo><twComp>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/iARM</twComp><twBEL>cmp_chipscope_ila_0_fofb/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.242</twRouteDel><twTotDel>0.264</twTotDel><twDestClk twEdge ="twRising">ce_fofb</twDestClk><twPctLog>8.3</twPctLog><twPctRoute>91.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="68" twConstType="PATHDELAY" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_TBT = FROM &quot;MC_TBT&quot; TO &quot;MC_TBT&quot; 1.69 us;" ScopeName="">TS_TBT = MAXDELAY FROM TIMEGRP &quot;MC_TBT&quot; TO TIMEGRP &quot;MC_TBT&quot; 1690 ns;</twConstName><twItemCnt>2054</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1338</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.046</twMaxDel></twConstHead><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (SLICE_X90Y150.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathFromToDelay"><twSlack>1685.954</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X87Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.606</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathFromToDelay"><twSlack>1686.219</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X108Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X108Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.297</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathFromToDelay"><twSlack>1686.431</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twTotPathDel>3.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.129</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.534</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST (SLICE_X90Y150.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathFromToDelay"><twSlack>1685.954</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X87Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.606</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathFromToDelay"><twSlack>1686.219</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X108Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X108Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.297</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathFromToDelay"><twSlack>1686.431</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twTotPathDel>3.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.129</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.534</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST (SLICE_X90Y150.SR), 3 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathFromToDelay"><twSlack>1685.954</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twTotPathDel>4.011</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X87Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X87Y107.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.606</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/HALT_pulse</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>3.093</twRouteDel><twTotDel>4.011</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>1686.219</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twTotPathDel>3.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X108Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X108Y131.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.297</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iCAP_DONE</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twBEL></twPathDel><twLogDel>0.962</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>3.746</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>1686.431</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twTotPathDel>3.534</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1690.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X69Y127.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X69Y127.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_POR</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y127.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.129</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/POR</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.068</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/U_PRST0</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y150.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">1.487</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y150.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.513</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iRESET&lt;3&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.616</twRouteDel><twTotDel>3.534</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TBT = MAXDELAY FROM TIMEGRP &quot;MC_TBT&quot; TO TIMEGRP &quot;MC_TBT&quot; 1690 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAMB36_X3Y33.DIBDI4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="87"><twSlack>0.195</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X54Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.115</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iDATA&lt;75&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y33.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.278</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/iDATA&lt;75&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y33.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twRising">-0.198</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.278</twRouteDel><twTotDel>0.195</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>-42.6</twPctLog><twPctRoute>142.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2 (SLICE_X110Y173.AX), 1 path
</twPathRptBanner><twRacePath anchorID="88"><twSlack>0.253</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X111Y172.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1&lt;11&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y173.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;11&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>3.6</twPctLog><twPctRoute>96.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2 (SLICE_X110Y173.DX), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.253</twSlack><twSrc BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType="FF">cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twSrc><twDest BELType='FF'>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X111Y172.CLK</twSrcSite><twSrcClk twEdge ="twRising">ce_tbt</twSrcClk><twPathDel><twSite>SLICE_X111Y172.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.098</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1&lt;11&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1</twBEL></twPathDel><twPathDel><twSite>SLICE_X110Y173.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.244</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly1&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X110Y173.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.089</twDelInfo><twComp>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2&lt;11&gt;</twComp><twBEL>cmp_chipscope_ila_2_tbt/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2</twBEL></twPathDel><twLogDel>0.009</twLogDel><twRouteDel>0.244</twRouteDel><twTotDel>0.253</twTotDel><twDestClk twEdge ="twRising">ce_tbt</twDestClk><twPctLog>3.6</twPctLog><twPctRoute>96.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_p_i = PERIOD &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER 50 ps;" ScopeName="">TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk0&quot;         TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;</twConstName><twItemCnt>1480714</twItemCnt><twErrCntSetup>619</twErrCntSetup><twErrCntEndPt>619</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>165576</twEndPtCnt><twPathErrCnt>180348</twPathErrCnt><twMinPer>7.716</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071 (DSP48_X3Y67.PCIN0), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.208</twSlack><twSrc BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X3Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>DSP48_X3Y66.PCOUT0</twSite><twDelType>Tdspcko_PCOUT_BREG_MULT</twDelType><twDelInfo twEdge="twRising">3.951</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y67.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007_PCOUT_to_Mmult_n00071_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y67.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twBEL></twPathDel><twLogDel>5.289</twLogDel><twRouteDel>0.002</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071 (DSP48_X3Y67.PCIN1), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.208</twSlack><twSrc BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X3Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>DSP48_X3Y66.PCOUT1</twSite><twDelType>Tdspcko_PCOUT_BREG_MULT</twDelType><twDelInfo twEdge="twRising">3.951</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y67.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007_PCOUT_to_Mmult_n00071_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y67.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twBEL></twPathDel><twLogDel>5.289</twLogDel><twRouteDel>0.002</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071 (DSP48_X3Y67.PCIN10), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.208</twSlack><twSrc BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType="DSP">cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twTotPathDel>5.291</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.166</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.149" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.083</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twSrc><twDest BELType='DSP'>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twDest><twLogLvls>0</twLogLvls><twSrcSite>DSP48_X3Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>DSP48_X3Y66.PCOUT10</twSite><twDelType>Tdspcko_PCOUT_BREG_MULT</twDelType><twDelInfo twEdge="twRising">3.951</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007</twBEL></twPathDel><twPathDel><twSite>DSP48_X3Y67.PCIN10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.002</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n0007_PCOUT_to_Mmult_n00071_PCIN_10</twComp></twPathDel><twPathDel><twSite>DSP48_X3Y67.CLK</twSite><twDelType>Tdspdck_PCIN_PREG</twDelType><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071</twBEL></twPathDel><twLogDel>5.289</twLogDel><twRouteDel>0.002</twRouteDel><twTotDel>5.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.166">clk_fast</twDestClk><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk0&quot;
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_0 (SLICE_X52Y169.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_5</twSrc><twDest BELType="FF">cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_0</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_5</twSrc><twDest BELType='FF'>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>SLICE_X53Y169.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count&lt;5&gt;</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y169.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.123</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y169.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count&lt;3&gt;</twComp><twBEL>cmp_position/cmp_tbt_ds/cmp_divider_x/Mcount_uv_count_xor&lt;0&gt;11</twBEL><twBEL>cmp_position/cmp_tbt_ds/cmp_divider_x/uv_count_0</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_button_sys_ffs/ppulse_o (SLICE_X60Y120.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.145</twSlack><twSrc BELType="FF">cmp_button_sys_ffs/sync1</twSrc><twDest BELType="FF">cmp_button_sys_ffs/ppulse_o</twDest><twTotPathDel>0.145</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_button_sys_ffs/sync1</twSrc><twDest BELType='FF'>cmp_button_sys_ffs/ppulse_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>SLICE_X61Y120.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_button_sys_ffs/sync2</twComp><twBEL>cmp_button_sys_ffs/sync1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.123</twDelInfo><twComp>cmp_button_sys_ffs/sync1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y120.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.076</twDelInfo><twComp>cmp_button_sys_ffs/ppulse_o</twComp><twBEL>cmp_button_sys_ffs/ppulse_o_rstpot</twBEL><twBEL>cmp_button_sys_ffs/ppulse_o</twBEL></twPathDel><twLogDel>0.022</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_0 (SLICE_X94Y92.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_5</twSrc><twDest BELType="FF">cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_0</twDest><twTotPathDel>0.153</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_5</twSrc><twDest BELType='FF'>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X95Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twSrcClk><twPathDel><twSite>SLICE_X95Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.098</twDelInfo><twComp>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count&lt;5&gt;</twComp><twBEL>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X94Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.110</twDelInfo><twComp>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X94Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.055</twDelInfo><twComp>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count&lt;3&gt;</twComp><twBEL>cmp_position/cmp_fofb_ds/cmp_divider_x/Mcount_uv_count_xor&lt;0&gt;11</twBEL><twBEL>cmp_position/cmp_fofb_ds/cmp_divider_x/uv_count_0</twBEL></twPathDel><twLogDel>0.043</twLogDel><twRouteDel>0.110</twRouteDel><twTotDel>0.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk_fast</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="103"><twPinLimitBanner>Component Switching Limit Checks: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk0&quot;
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;</twPinLimitBanner><twPinLimit anchorID="104" type="MINPERIOD" name="Tdspper_BREG_PREG_MULT" slack="0.573" period="4.166" constraintValue="4.166" deviceLimit="3.593" freqLimit="278.319" physResource="cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" logResource="cmp_position/cmp_tbt_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" locationPin="DSP48_X3Y67.CLK" clockNet="clk_fast"/><twPinLimit anchorID="105" type="MINPERIOD" name="Tdspper_BREG_PREG_MULT" slack="0.573" period="4.166" constraintValue="4.166" deviceLimit="3.593" freqLimit="278.319" physResource="cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" logResource="cmp_position/cmp_monit_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" locationPin="DSP48_X1Y28.CLK" clockNet="clk_fast"/><twPinLimit anchorID="106" type="MINPERIOD" name="Tdspper_BREG_PREG_MULT" slack="0.573" period="4.166" constraintValue="4.166" deviceLimit="3.593" freqLimit="278.319" physResource="cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" logResource="cmp_position/cmp_fofb_ds/cmp_output_buffer/cmp_mult_sum/Mmult_n00071/CLK" locationPin="DSP48_X4Y42.CLK" clockNet="clk_fast"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="107"><twConstRollup name="TS_sys_clk_p_i" fullName="TS_sys_clk_p_i = PERIOD TIMEGRP &quot;sys_clk_p_i&quot; 200 MHz HIGH 50% INPUT_JITTER         0.05 ns;" type="origin" depth="0" requirement="5.000" prefType="period" actual="3.457" actualRollup="9.259" errors="0" errorRollup="619" items="165" itemsRollup="1480714"/><twConstRollup name="TS_cmp_sys_pll_inst_s_clk0" fullName="TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP &quot;cmp_sys_pll_inst_s_clk0&quot;         TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;" type="child" depth="1" requirement="4.167" prefType="period" actual="7.716" actualRollup="N/A" errors="619" errorRollup="0" items="1480714" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="108">1</twUnmetConstCnt><twDataSheet anchorID="109" twNameLen="15"><twClk2SUList anchorID="110" twDestWidth="11"><twDest>sys_clk_n_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>7.219</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>7.219</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="111" twDestWidth="11"><twDest>sys_clk_p_i</twDest><twClk2SU><twSrc>sys_clk_n_i</twSrc><twRiseRise>7.219</twRiseRise></twClk2SU><twClk2SU><twSrc>sys_clk_p_i</twSrc><twRiseRise>7.219</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="112"><twErrCnt>619</twErrCnt><twScore>631713</twScore><twSetupScore>631713</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1658860</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>101555</twConnCnt></twConstCov><twStats anchorID="113"><twMinPer>7.716</twMinPer><twFootnote number="1" /><twMaxFreq>129.601</twMaxFreq><twMaxFromToDel>7.219</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Jun 16 15:09:25 2014 </twTimestamp></twFoot><twClientInfo anchorID="114"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1427 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
