warning: for p.o. reduction to be valid the never claim must be stutter-invariant
(never claims generated from LTL formulae are stutter-invariant)

(Spin Version 6.4.5 -- 1 January 2016)
	+ Partial Order Reduction
	+ Compression

Full statespace search for:
	never claim         	+ (never_0)
	assertion violations	+ (if within scope of claim)
	acceptance   cycles 	- (not selected)
	invalid end states	- (disabled by never claim)

State-vector 116 byte, depth reached 36, errors: 0
    47899 states, stored
    94609 states, matched
   142508 transitions (= stored+matched)
   157070 atomic steps
hash conflicts:       846 (resolved)

Stats on memory usage (in Megabytes):
    6.943	equivalent memory usage for states (stored*(State-vector + overhead))
    6.509	actual memory usage for states (compression: 93.75%)
         	state-vector as stored = 106 byte + 36 byte overhead
  128.000	memory used for hash table (-w24)
    0.534	memory used for DFS stack (-m10000)
  134.980	total actual memory usage


nr of templates: [ 0:globals 1:chans 2:procs ]
collapse counts: [ 0:36228 2:9 3:3 4:2 ]
unreached in proctype exec
	output.pml:160, state 145, "(1)"
	output.pml:182, state 169, "running[2] = 1"
	output.pml:183, state 170, "T2_X0 = T0_X0"
	output.pml:184, state 171, "T2_X0_1 = T0_X0_1"
	output.pml:185, state 172, "T2_X0_2 = T0_X0_2"
	output.pml:186, state 173, "T2_X0_3 = T0_X0_3"
	output.pml:187, state 174, "T2_X0_4 = T0_X0_4"
	output.pml:188, state 175, "T2_X0_5 = T0_X0_5"
	output.pml:189, state 176, "T2_X0_5_1 = T0_X0_5_1"
	output.pml:190, state 177, "T2_X0_5_2 = T0_X0_5_2"
	output.pml:191, state 178, "T2_X1 = T0_X1"
	output.pml:192, state 179, "T2_X2 = T0_X2"
	output.pml:193, state 180, "T2_X3 = T0_X3"
	output.pml:194, state 181, "T2_X4 = 0"
	output.pml:195, state 182, "T2_X5 = 0"
	output.pml:196, state 183, "T2_X5_1 = 0"
	output.pml:197, state 184, "T2_X5_2 = 0"
	output.pml:198, state 185, "T2_X6 = 0"
	output.pml:202, state 189, "running[3] = 1"
	output.pml:203, state 190, "T3_X0 = T0_X5"
	output.pml:204, state 191, "T3_X0_1 = T0_X5_1"
	output.pml:205, state 192, "T3_X0_2 = T0_X5_2"
	output.pml:206, state 193, "T3_X0_3 = T0_X5_3"
	output.pml:207, state 194, "T3_X0_3_1 = T0_X5_3_1"
	output.pml:208, state 195, "T3_X0_4 = T0_X5_4"
	output.pml:209, state 196, "T3_X0_4_1 = T0_X5_4_1"
	output.pml:210, state 197, "T3_X1 = T0_X1"
	output.pml:211, state 198, "T3_X2 = T0_X2"
	output.pml:212, state 199, "T3_X3 = T0_X3"
	output.pml:213, state 200, "T3_X4 = 0"
	output.pml:214, state 201, "T3_X5 = 0"
	output.pml:215, state 202, "T3_X5_1 = 0"
	output.pml:219, state 206, "running[1] = 0"
	output.pml:220, state 207, "T0_X5 = T1_X0"
	output.pml:221, state 208, "T0_X5_1 = T1_X0_1"
	output.pml:222, state 209, "T0_X5_2 = T1_X0_2"
	output.pml:223, state 210, "T0_X5_3 = T1_X0_3"
	output.pml:224, state 211, "T0_X5_3_1 = T1_X0_3_1"
	output.pml:225, state 212, "T0_X5_4 = T1_X0_4"
	output.pml:226, state 213, "T0_X5_4_1 = T1_X0_4_1"
	output.pml:230, state 217, "running[2] = 0"
	output.pml:231, state 218, "T0_X6 = T2_X6"
	output.pml:235, state 222, "running[3] = 0"
	output.pml:236, state 223, "T0_X6 = T3_X4"
	output.pml:245, state 234, "T1_X0 = 0"
	output.pml:245, state 234, "T1_X0 = 13"
	output.pml:245, state 234, "T1_X0 = 14"
	output.pml:246, state 238, "T1_X0_1 = 13"
	output.pml:246, state 238, "T1_X0_1 = 14"
	output.pml:247, state 242, "T1_X0_2 = 13"
	output.pml:247, state 242, "T1_X0_2 = 14"
	output.pml:248, state 246, "T1_X0_3 = 13"
	output.pml:248, state 246, "T1_X0_3 = 14"
	output.pml:249, state 250, "T1_X0_3_1 = 13"
	output.pml:249, state 250, "T1_X0_3_1 = 14"
	output.pml:250, state 254, "T1_X0_4 = 13"
	output.pml:250, state 254, "T1_X0_4 = 14"
	output.pml:251, state 258, "T1_X0_4_1 = 13"
	output.pml:251, state 258, "T1_X0_4_1 = 14"
	output.pml:252, state 263, "T1_X1 = 0"
	output.pml:252, state 263, "T1_X1 = 13"
	output.pml:252, state 263, "T1_X1 = 14"
	output.pml:253, state 267, "T1_X1_1 = 13"
	output.pml:253, state 267, "T1_X1_1 = 14"
	output.pml:254, state 271, "T1_X1_2 = 13"
	output.pml:254, state 271, "T1_X1_2 = 14"
	output.pml:255, state 275, "T1_X1_3 = 13"
	output.pml:255, state 275, "T1_X1_3 = 14"
	output.pml:256, state 279, "T1_X1_3_1 = 13"
	output.pml:256, state 279, "T1_X1_3_1 = 14"
	output.pml:257, state 283, "T1_X1_4 = 13"
	output.pml:257, state 283, "T1_X1_4 = 14"
	output.pml:258, state 287, "T1_X1_4_1 = 13"
	output.pml:258, state 287, "T1_X1_4_1 = 14"
	output.pml:266, state 299, "T1_X0 = 0"
	output.pml:266, state 299, "T1_X0 = 13"
	output.pml:266, state 299, "T1_X0 = 14"
	output.pml:267, state 303, "T1_X0_1 = 13"
	output.pml:267, state 303, "T1_X0_1 = 14"
	output.pml:268, state 307, "T1_X0_2 = 13"
	output.pml:268, state 307, "T1_X0_2 = 14"
	output.pml:269, state 311, "T1_X0_3 = 13"
	output.pml:269, state 311, "T1_X0_3 = 14"
	output.pml:270, state 315, "T1_X0_3_1 = 13"
	output.pml:270, state 315, "T1_X0_3_1 = 14"
	output.pml:271, state 319, "T1_X0_4 = 13"
	output.pml:271, state 319, "T1_X0_4 = 14"
	output.pml:272, state 323, "T1_X0_4_1 = 13"
	output.pml:272, state 323, "T1_X0_4_1 = 14"
	output.pml:273, state 328, "T1_X1 = 0"
	output.pml:273, state 328, "T1_X1 = 13"
	output.pml:273, state 328, "T1_X1 = 14"
	output.pml:274, state 332, "T1_X1_1 = 13"
	output.pml:274, state 332, "T1_X1_1 = 14"
	output.pml:275, state 336, "T1_X1_2 = 13"
	output.pml:275, state 336, "T1_X1_2 = 14"
	output.pml:276, state 340, "T1_X1_3 = 13"
	output.pml:276, state 340, "T1_X1_3 = 14"
	output.pml:277, state 344, "T1_X1_3_1 = 13"
	output.pml:277, state 344, "T1_X1_3_1 = 14"
	output.pml:278, state 348, "T1_X1_4 = 13"
	output.pml:278, state 348, "T1_X1_4 = 14"
	output.pml:279, state 352, "T1_X1_4_1 = 13"
	output.pml:279, state 352, "T1_X1_4_1 = 14"
	output.pml:306, state 425, "(1)"
	output.pml:310, state 431, "ready[1] = 1"
	output.pml:319, state 451, "T2_X6 = S1"
	output.pml:319, state 451, "T2_X6 = S4"
	output.pml:319, state 451, "T2_X6 = S2"
	output.pml:319, state 451, "T2_X6 = S3"
	output.pml:319, state 451, "T2_X6 = S5"
	output.pml:319, state 451, "T2_X6 = S6"
	output.pml:319, state 451, "T2_X6 = S7"
	output.pml:319, state 451, "T2_X6 = S8"
	output.pml:319, state 451, "T2_X6 = S9"
	output.pml:319, state 451, "T2_X6 = 0"
	output.pml:319, state 451, "T2_X6 = 13"
	output.pml:319, state 451, "T2_X6 = 14"
	output.pml:327, state 464, "T2_X4 = S0"
	output.pml:327, state 464, "T2_X4 = 0"
	output.pml:327, state 464, "T2_X4 = 13"
	output.pml:327, state 464, "T2_X4 = 14"
	output.pml:328, state 469, "T2_X5 = 0"
	output.pml:328, state 469, "T2_X5 = 13"
	output.pml:328, state 469, "T2_X5 = 14"
	output.pml:329, state 473, "T2_X5_1 = 13"
	output.pml:329, state 473, "T2_X5_1 = 14"
	output.pml:330, state 477, "T2_X5_2 = 13"
	output.pml:330, state 477, "T2_X5_2 = 14"
	output.pml:331, state 491, "T2_X6 = S1"
	output.pml:331, state 491, "T2_X6 = S4"
	output.pml:331, state 491, "T2_X6 = S2"
	output.pml:331, state 491, "T2_X6 = S3"
	output.pml:331, state 491, "T2_X6 = S5"
	output.pml:331, state 491, "T2_X6 = S6"
	output.pml:331, state 491, "T2_X6 = S7"
	output.pml:331, state 491, "T2_X6 = S8"
	output.pml:331, state 491, "T2_X6 = S9"
	output.pml:331, state 491, "T2_X6 = 0"
	output.pml:331, state 491, "T2_X6 = 13"
	output.pml:331, state 491, "T2_X6 = 14"
	output.pml:339, state 512, "T2_X6 = S1"
	output.pml:339, state 512, "T2_X6 = S4"
	output.pml:339, state 512, "T2_X6 = S2"
	output.pml:339, state 512, "T2_X6 = S3"
	output.pml:339, state 512, "T2_X6 = S5"
	output.pml:339, state 512, "T2_X6 = S6"
	output.pml:339, state 512, "T2_X6 = S7"
	output.pml:339, state 512, "T2_X6 = S8"
	output.pml:339, state 512, "T2_X6 = S9"
	output.pml:339, state 512, "T2_X6 = 0"
	output.pml:339, state 512, "T2_X6 = 13"
	output.pml:339, state 512, "T2_X6 = 14"
	output.pml:345, state 520, "(1)"
	output.pml:317, state 521, "((((T2_X6!=S4)&&(T2_X6!=S2))&&(T2_X6!=S5)))"
	output.pml:317, state 521, "(((T2_X5==CONST_NULL)&&(T2_X6==S6)))"
	output.pml:317, state 521, "((T2_X6==S6))"
	output.pml:317, state 521, "else"
	output.pml:349, state 526, "ready[2] = 1"
	output.pml:358, state 537, "T3_X5 = 0"
	output.pml:358, state 537, "T3_X5 = 13"
	output.pml:358, state 537, "T3_X5 = 14"
	output.pml:359, state 541, "T3_X5_1 = 13"
	output.pml:359, state 541, "T3_X5_1 = 14"
	output.pml:367, state 553, "T3_X5 = 0"
	output.pml:367, state 553, "T3_X5 = 13"
	output.pml:367, state 553, "T3_X5 = 14"
	output.pml:368, state 557, "T3_X5_1 = 13"
	output.pml:368, state 557, "T3_X5_1 = 14"
	output.pml:374, state 565, "(1)"
	output.pml:356, state 566, "(1)"
	output.pml:356, state 566, "((T3_X5==CONST_NULL))"
	output.pml:356, state 566, "else"
	output.pml:378, state 571, "running[4] = 1"
	output.pml:379, state 572, "T4_X0 = T3_X0"
	output.pml:380, state 573, "T4_X0_1 = T3_X0_1"
	output.pml:381, state 574, "T4_X0_2 = T3_X0_2"
	output.pml:382, state 575, "T4_X0_3 = T3_X0_3"
	output.pml:383, state 576, "T4_X0_3_1 = T3_X0_3_1"
	output.pml:384, state 577, "T4_X0_4 = T3_X0_4"
	output.pml:385, state 578, "T4_X0_4_1 = T3_X0_4_1"
	output.pml:386, state 579, "T4_X1 = T3_X1"
	output.pml:387, state 580, "T4_X2 = T3_X2"
	output.pml:388, state 581, "T4_X3 = T3_X3"
	output.pml:389, state 582, "T4_X4 = 0"
	output.pml:390, state 583, "T4_X5 = T3_X5"
	output.pml:391, state 584, "T4_X5_1 = T3_X5_1"
	output.pml:392, state 585, "T4_X6 = 0"
	output.pml:393, state 586, "T4_X6_1 = 0"
	output.pml:394, state 587, "T4_X6_2 = 0"
	output.pml:395, state 588, "T4_X6_2_1 = 0"
	output.pml:396, state 589, "T4_X6_3 = 0"
	output.pml:397, state 590, "T4_X6_3_1 = 0"
	output.pml:398, state 591, "T4_X6_4 = 0"
	output.pml:399, state 592, "T4_X6_4_1 = 0"
	output.pml:400, state 593, "T4_X7 = 0"
	output.pml:401, state 594, "T4_X7_1 = 0"
	output.pml:402, state 595, "T4_X7_2 = 0"
	output.pml:403, state 596, "T4_X7_2_1 = 0"
	output.pml:404, state 597, "T4_X7_3 = 0"
	output.pml:405, state 598, "T4_X7_3_1 = 0"
	output.pml:406, state 599, "T4_X7_4 = 0"
	output.pml:407, state 600, "T4_X7_4_1 = 0"
	output.pml:411, state 604, "running[4] = 0"
	output.pml:412, state 605, "T3_X4 = T4_X4"
	output.pml:416, state 609, "ready[3] = 1"
	output.pml:425, state 629, "T4_X4 = S1"
	output.pml:425, state 629, "T4_X4 = S4"
	output.pml:425, state 629, "T4_X4 = S2"
	output.pml:425, state 629, "T4_X4 = S3"
	output.pml:425, state 629, "T4_X4 = S5"
	output.pml:425, state 629, "T4_X4 = S6"
	output.pml:425, state 629, "T4_X4 = S7"
	output.pml:425, state 629, "T4_X4 = S8"
	output.pml:425, state 629, "T4_X4 = S9"
	output.pml:425, state 629, "T4_X4 = 0"
	output.pml:425, state 629, "T4_X4 = 13"
	output.pml:425, state 629, "T4_X4 = 14"
	output.pml:426, state 634, "T4_X6 = 0"
	output.pml:426, state 634, "T4_X6 = 13"
	output.pml:426, state 634, "T4_X6 = 14"
	output.pml:427, state 638, "T4_X6_1 = 13"
	output.pml:427, state 638, "T4_X6_1 = 14"
	output.pml:428, state 642, "T4_X6_2 = 13"
	output.pml:428, state 642, "T4_X6_2 = 14"
	output.pml:429, state 646, "T4_X6_2_1 = 13"
	output.pml:429, state 646, "T4_X6_2_1 = 14"
	output.pml:430, state 650, "T4_X6_3 = 13"
	output.pml:430, state 650, "T4_X6_3 = 14"
	output.pml:431, state 654, "T4_X6_3_1 = 13"
	output.pml:431, state 654, "T4_X6_3_1 = 14"
	output.pml:432, state 658, "T4_X6_4 = 13"
	output.pml:432, state 658, "T4_X6_4 = 14"
	output.pml:433, state 662, "T4_X6_4_1 = 13"
	output.pml:433, state 662, "T4_X6_4_1 = 14"
	output.pml:434, state 667, "T4_X7 = 0"
	output.pml:434, state 667, "T4_X7 = 13"
	output.pml:434, state 667, "T4_X7 = 14"
	output.pml:435, state 671, "T4_X7_1 = 13"
	output.pml:435, state 671, "T4_X7_1 = 14"
	output.pml:436, state 675, "T4_X7_2 = 13"
	output.pml:436, state 675, "T4_X7_2 = 14"
	output.pml:437, state 679, "T4_X7_2_1 = 13"
	output.pml:437, state 679, "T4_X7_2_1 = 14"
	output.pml:438, state 683, "T4_X7_3 = 13"
	output.pml:438, state 683, "T4_X7_3 = 14"
	output.pml:439, state 687, "T4_X7_3_1 = 13"
	output.pml:439, state 687, "T4_X7_3_1 = 14"
	output.pml:440, state 691, "T4_X7_4 = 13"
	output.pml:440, state 691, "T4_X7_4 = 14"
	output.pml:441, state 695, "T4_X7_4_1 = 13"
	output.pml:441, state 695, "T4_X7_4_1 = 14"
	output.pml:449, state 716, "T4_X4 = S1"
	output.pml:449, state 716, "T4_X4 = S4"
	output.pml:449, state 716, "T4_X4 = S2"
	output.pml:449, state 716, "T4_X4 = S3"
	output.pml:449, state 716, "T4_X4 = S5"
	output.pml:449, state 716, "T4_X4 = S6"
	output.pml:449, state 716, "T4_X4 = S7"
	output.pml:449, state 716, "T4_X4 = S8"
	output.pml:449, state 716, "T4_X4 = S9"
	output.pml:449, state 716, "T4_X4 = 0"
	output.pml:449, state 716, "T4_X4 = 13"
	output.pml:449, state 716, "T4_X4 = 14"
	output.pml:450, state 721, "T4_X6 = 0"
	output.pml:450, state 721, "T4_X6 = 13"
	output.pml:450, state 721, "T4_X6 = 14"
	output.pml:451, state 725, "T4_X6_1 = 13"
	output.pml:451, state 725, "T4_X6_1 = 14"
	output.pml:452, state 729, "T4_X6_2 = 13"
	output.pml:452, state 729, "T4_X6_2 = 14"
	output.pml:453, state 733, "T4_X6_2_1 = 13"
	output.pml:453, state 733, "T4_X6_2_1 = 14"
	output.pml:454, state 737, "T4_X6_3 = 13"
	output.pml:454, state 737, "T4_X6_3 = 14"
	output.pml:455, state 741, "T4_X6_3_1 = 13"
	output.pml:455, state 741, "T4_X6_3_1 = 14"
	output.pml:456, state 745, "T4_X6_4 = 13"
	output.pml:456, state 745, "T4_X6_4 = 14"
	output.pml:457, state 749, "T4_X6_4_1 = 13"
	output.pml:457, state 749, "T4_X6_4_1 = 14"
	output.pml:458, state 754, "T4_X7 = 0"
	output.pml:458, state 754, "T4_X7 = 13"
	output.pml:458, state 754, "T4_X7 = 14"
	output.pml:459, state 758, "T4_X7_1 = 13"
	output.pml:459, state 758, "T4_X7_1 = 14"
	output.pml:460, state 762, "T4_X7_2 = 13"
	output.pml:460, state 762, "T4_X7_2 = 14"
	output.pml:461, state 766, "T4_X7_2_1 = 13"
	output.pml:461, state 766, "T4_X7_2_1 = 14"
	output.pml:462, state 770, "T4_X7_3 = 13"
	output.pml:462, state 770, "T4_X7_3 = 14"
	output.pml:463, state 774, "T4_X7_3_1 = 13"
	output.pml:463, state 774, "T4_X7_3_1 = 14"
	output.pml:464, state 778, "T4_X7_4 = 13"
	output.pml:464, state 778, "T4_X7_4 = 14"
	output.pml:465, state 782, "T4_X7_4_1 = 13"
	output.pml:465, state 782, "T4_X7_4_1 = 14"
	output.pml:473, state 803, "T4_X4 = S1"
	output.pml:473, state 803, "T4_X4 = S4"
	output.pml:473, state 803, "T4_X4 = S2"
	output.pml:473, state 803, "T4_X4 = S3"
	output.pml:473, state 803, "T4_X4 = S5"
	output.pml:473, state 803, "T4_X4 = S6"
	output.pml:473, state 803, "T4_X4 = S7"
	output.pml:473, state 803, "T4_X4 = S8"
	output.pml:473, state 803, "T4_X4 = S9"
	output.pml:473, state 803, "T4_X4 = 0"
	output.pml:473, state 803, "T4_X4 = 13"
	output.pml:473, state 803, "T4_X4 = 14"
	output.pml:474, state 808, "T4_X6 = 0"
	output.pml:474, state 808, "T4_X6 = 13"
	output.pml:474, state 808, "T4_X6 = 14"
	output.pml:475, state 812, "T4_X6_1 = 13"
	output.pml:475, state 812, "T4_X6_1 = 14"
	output.pml:476, state 816, "T4_X6_2 = 13"
	output.pml:476, state 816, "T4_X6_2 = 14"
	output.pml:477, state 820, "T4_X6_2_1 = 13"
	output.pml:477, state 820, "T4_X6_2_1 = 14"
	output.pml:478, state 824, "T4_X6_3 = 13"
	output.pml:478, state 824, "T4_X6_3 = 14"
	output.pml:479, state 828, "T4_X6_3_1 = 13"
	output.pml:479, state 828, "T4_X6_3_1 = 14"
	output.pml:480, state 832, "T4_X6_4 = 13"
	output.pml:480, state 832, "T4_X6_4 = 14"
	output.pml:481, state 836, "T4_X6_4_1 = 13"
	output.pml:481, state 836, "T4_X6_4_1 = 14"
	output.pml:482, state 841, "T4_X7 = 0"
	output.pml:482, state 841, "T4_X7 = 13"
	output.pml:482, state 841, "T4_X7 = 14"
	output.pml:483, state 845, "T4_X7_1 = 13"
	output.pml:483, state 845, "T4_X7_1 = 14"
	output.pml:484, state 849, "T4_X7_2 = 13"
	output.pml:484, state 849, "T4_X7_2 = 14"
	output.pml:485, state 853, "T4_X7_2_1 = 13"
	output.pml:485, state 853, "T4_X7_2_1 = 14"
	output.pml:486, state 857, "T4_X7_3 = 13"
	output.pml:486, state 857, "T4_X7_3 = 14"
	output.pml:487, state 861, "T4_X7_3_1 = 13"
	output.pml:487, state 861, "T4_X7_3_1 = 14"
	output.pml:488, state 865, "T4_X7_4 = 13"
	output.pml:488, state 865, "T4_X7_4 = 14"
	output.pml:489, state 869, "T4_X7_4_1 = 13"
	output.pml:489, state 869, "T4_X7_4_1 = 14"
	output.pml:497, state 890, "T4_X4 = S1"
	output.pml:497, state 890, "T4_X4 = S4"
	output.pml:497, state 890, "T4_X4 = S2"
	output.pml:497, state 890, "T4_X4 = S3"
	output.pml:497, state 890, "T4_X4 = S5"
	output.pml:497, state 890, "T4_X4 = S6"
	output.pml:497, state 890, "T4_X4 = S7"
	output.pml:497, state 890, "T4_X4 = S8"
	output.pml:497, state 890, "T4_X4 = S9"
	output.pml:497, state 890, "T4_X4 = 0"
	output.pml:497, state 890, "T4_X4 = 13"
	output.pml:497, state 890, "T4_X4 = 14"
	output.pml:498, state 895, "T4_X7 = 0"
	output.pml:498, state 895, "T4_X7 = 13"
	output.pml:498, state 895, "T4_X7 = 14"
	output.pml:499, state 899, "T4_X7_1 = 13"
	output.pml:499, state 899, "T4_X7_1 = 14"
	output.pml:500, state 903, "T4_X7_2 = 13"
	output.pml:500, state 903, "T4_X7_2 = 14"
	output.pml:501, state 907, "T4_X7_2_1 = 13"
	output.pml:501, state 907, "T4_X7_2_1 = 14"
	output.pml:502, state 911, "T4_X7_3 = 13"
	output.pml:502, state 911, "T4_X7_3 = 14"
	output.pml:503, state 915, "T4_X7_3_1 = 13"
	output.pml:503, state 915, "T4_X7_3_1 = 14"
	output.pml:504, state 919, "T4_X7_4 = 13"
	output.pml:504, state 919, "T4_X7_4 = 14"
	output.pml:505, state 923, "T4_X7_4_1 = 13"
	output.pml:505, state 923, "T4_X7_4_1 = 14"
	output.pml:511, state 931, "(1)"
	output.pml:423, state 932, "((T4_X6==CONST_NULL))"
	output.pml:423, state 932, "(((T4_X6!=CONST_NULL)&&((((T4_X6_2==T4_X5)&&(T4_X6_2_1==T4_X5_1))||((T4_X6_3==T4_X5)&&(T4_X6_3_1==T4_X5_1)))||((T4_X6_4==T4_X5)&&(T4_X6_4_1==T4_X5_1)))))"
	output.pml:423, state 932, "((T4_X6==CONST_NULL))"
	output.pml:423, state 932, "((T4_X4==S9))"
	output.pml:423, state 932, "else"
	output.pml:515, state 937, "ready[4] = 1"
	(186 of 945 states)
unreached in init
	(0 of 120 states)
unreached in claim never_0
	output.pml:642, state 8, "-end-"
	(1 of 8 states)

pan: elapsed time 0.05 seconds
pan: rate    957980 states/second
time = 2.256870
