# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do synth_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib soc
# ** Warning: (vlib-34) Library already exists at "soc".
# vmap soc soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap soc soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis {C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:51 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis" C:/Users/Matt/ece-385/synth/soc/synthesis/soc.v 
# -- Compiling module soc
# 
# Top level modules:
# 	soc
# End time: 15:50:51 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:51 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:50:51 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:51 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0.v 
# -- Compiling module soc_mm_interconnect_0
# 
# Top level modules:
# 	soc_mm_interconnect_0
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	soc_mm_interconnect_0_avalon_st_adapter
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sysid_qsys_0.v 
# -- Compiling module soc_sysid_qsys_0
# 
# Top level modules:
# 	soc_sysid_qsys_0
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v 
# -- Compiling module soc_sample_clk_dffpipe_l2c
# -- Compiling module soc_sample_clk_stdsync_sv6
# -- Compiling module soc_sample_clk_altpll_h842
# -- Compiling module soc_sample_clk
# 
# Top level modules:
# 	soc_sample_clk
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v 
# -- Compiling module soc_onchip_memory2_0
# 
# Top level modules:
# 	soc_onchip_memory2_0
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0.v 
# -- Compiling module soc_nios2_gen2_0
# 
# Top level modules:
# 	soc_nios2_gen2_0
# End time: 15:50:52 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:52 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v 
# -- Compiling module soc_nios2_gen2_0_cpu_register_bank_a_module
# -- Compiling module soc_nios2_gen2_0_cpu_register_bank_b_module
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_debug
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_break
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_itrace
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_fifo
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_pib
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci_im
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_performance_monitors
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_avalon_reg
# -- Compiling module soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_ocimem
# -- Compiling module soc_nios2_gen2_0_cpu_nios2_oci
# -- Compiling module soc_nios2_gen2_0_cpu
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_nios2_performance_monitors
# 	soc_nios2_gen2_0_cpu
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_sysclk
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_sysclk
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_tck
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_tck
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 
# -- Compiling module soc_nios2_gen2_0_cpu_debug_slave_wrapper
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_debug_slave_wrapper
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -vlog01compat -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu_test_bench.v 
# -- Compiling module soc_nios2_gen2_0_cpu_test_bench
# 
# Top level modules:
# 	soc_nios2_gen2_0_cpu_test_bench
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:50:53 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:53 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:50:54 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/synth.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:54 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/synth.sv 
# -- Compiling module synth
# 
# Top level modules:
# 	synth
# End time: 15:50:54 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/NCO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:54 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/NCO.sv 
# -- Compiling module NCO
# 
# Top level modules:
# 	NCO
# End time: 15:50:54 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:54 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:50:54 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:54 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/rom.sv 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 15:50:55 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:55 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_irq_mapper.sv 
# -- Compiling module soc_irq_mapper
# 
# Top level modules:
# 	soc_irq_mapper
# End time: 15:50:55 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:55 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 15:50:55 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:55 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module soc_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	soc_mm_interconnect_0_rsp_mux
# End time: 15:50:55 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:55 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module soc_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	soc_mm_interconnect_0_rsp_demux
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module soc_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	soc_mm_interconnect_0_cmd_mux
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module soc_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	soc_mm_interconnect_0_cmd_demux
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv 
# -- Compiling module soc_mm_interconnect_0_router_002_default_decode
# -- Compiling module soc_mm_interconnect_0_router_002
# 
# Top level modules:
# 	soc_mm_interconnect_0_router_002
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv 
# -- Compiling module soc_mm_interconnect_0_router_default_decode
# -- Compiling module soc_mm_interconnect_0_router
# 
# Top level modules:
# 	soc_mm_interconnect_0_router
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 15:50:56 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work soc +incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules {C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:56 on Mar 18,2019
# vlog -reportprogress 300 -sv -work soc "+incdir+C:/Users/Matt/ece-385/synth/soc/synthesis/submodules" C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 15:50:57 on Mar 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Matt/ece-385/synth/audio_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:57 on Mar 18,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Matt/ece-385/synth/audio_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity audio_interface
# -- Compiling architecture Behavorial of audio_interface
# End time: 15:50:57 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Matt/ece-385/synth {C:/Users/Matt/ece-385/synth/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:57 on Mar 18,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Matt/ece-385/synth" C:/Users/Matt/ece-385/synth/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:50:57 on Mar 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L soc -voptargs=""+acc"" testbench 
# Start time: 15:50:57 on Mar 18,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.synth
# Loading work.NCO
# Loading work.rom
# Loading work.register
# Loading soc.soc
# Loading soc.soc_nios2_gen2_0
# Loading soc.soc_nios2_gen2_0_cpu
# Loading soc.soc_nios2_gen2_0_cpu_test_bench
# Loading soc.soc_nios2_gen2_0_cpu_register_bank_a_module
# Loading altera_mf_ver.altsyncram
# Loading soc.soc_nios2_gen2_0_cpu_register_bank_b_module
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_debug
# Loading altera_mf_ver.altera_std_synchronizer
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_break
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_xbrk
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_dbrk
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_itrace
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_dtrace
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_td_mode
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_pib
# Loading soc.soc_nios2_gen2_0_cpu_nios2_oci_im
# Loading soc.soc_nios2_gen2_0_cpu_nios2_avalon_reg
# Loading soc.soc_nios2_gen2_0_cpu_nios2_ocimem
# Loading soc.soc_nios2_gen2_0_cpu_ociram_sp_ram_module
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_wrapper
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_tck
# Loading soc.soc_nios2_gen2_0_cpu_debug_slave_sysclk
# Loading soc.soc_onchip_memory2_0
# Loading soc.soc_sample_clk
# Loading soc.soc_sample_clk_stdsync_sv6
# Loading soc.soc_sample_clk_dffpipe_l2c
# Loading soc.soc_sample_clk_altpll_h842
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading soc.soc_sysid_qsys_0
# Loading soc.soc_mm_interconnect_0
# Loading soc.altera_merlin_master_translator
# Loading soc.altera_merlin_slave_translator
# Loading soc.altera_merlin_master_agent
# Loading soc.altera_merlin_slave_agent
# Loading soc.altera_merlin_burst_uncompressor
# Loading soc.altera_avalon_sc_fifo
# Loading soc.soc_mm_interconnect_0_router
# Loading soc.soc_mm_interconnect_0_router_default_decode
# Loading soc.soc_mm_interconnect_0_router_002
# Loading soc.soc_mm_interconnect_0_router_002_default_decode
# Loading soc.soc_mm_interconnect_0_cmd_demux
# Loading soc.soc_mm_interconnect_0_cmd_mux
# Loading soc.altera_merlin_arbitrator
# Loading soc.altera_merlin_arb_adder
# Loading soc.soc_mm_interconnect_0_rsp_demux
# Loading soc.soc_mm_interconnect_0_rsp_mux
# Loading soc.soc_mm_interconnect_0_avalon_st_adapter
# Loading soc.soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# Loading soc.soc_irq_mapper
# Loading soc.altera_reset_controller
# Loading work.HexDriver
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading soc.altera_reset_synchronizer
# ** Warning: (vsim-8311) System Verilog assertions are supported only in Questasim.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.audio_interface(behavorial)
# ** Warning: (vsim-3017) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_a/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(50): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Too few port connections. Expected 23, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_b/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'q_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(116): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3015) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2610): [PCDPC] - Port size (16) does not match connection size (38) for port 'jdo'. The port definition is at: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(987).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v
# ** Warning: (vsim-3017) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_ocimem/soc_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_nios2_gen2_0_cpu.v(2147): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3017) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Too few port connections. Expected 23, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/onchip_memory2_0/the_altsyncram File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'wren_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'rden_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'rden_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'data_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'address_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clock1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken2'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'clocken3'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'aclr0'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'aclr1'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'byteena_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'addressstall_a'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'addressstall_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'q_b'.
# ** Warning: (vsim-3722) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_onchip_memory2_0.v(60): [TFMPC] - Missing connection for port 'eccstatus'.
# ** Warning: (vsim-3016) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v(111): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/sample_clk/stdsync2/dffpipe3 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v
# ** Warning: (vsim-3016) C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v(277): Port type is incompatible with connection (port 'inclk').
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/sample_clk/sd1 File: C:/Users/Matt/ece-385/synth/soc/synthesis/submodules/soc_sample_clk.v
# ** Warning: Design size of 11215 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "soc_nios2_gen2_0_cpu_rf_ram_a.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read soc_nios2_gen2_0_cpu_rf_ram_a.hex.
# ** Warning: (vsim-7) Failed to open readmem file "soc_nios2_gen2_0_cpu_rf_ram_a.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_a/the_altsyncram/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "soc_nios2_gen2_0_cpu_rf_ram_b.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read soc_nios2_gen2_0_cpu_rf_ram_b.hex.
# ** Warning: (vsim-7) Failed to open readmem file "soc_nios2_gen2_0_cpu_rf_ram_b.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48962)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/soc_nios2_gen2_0_cpu_register_bank_b/the_altsyncram/m_default/altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: testbench.synth0.soc0.nios2_gen2_0.cpu.the_soc_nios2_gen2_0_cpu_nios2_oci.the_soc_nios2_gen2_0_cpu_nios2_ocimem.soc_nios2_gen2_0_cpu_ociram_sp_ram.the_altsyncram.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "soc_nios2_gen2_0_cpu_ociram_default_contents.hex" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(870)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_ocimem/soc_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# ERROR: cannot read soc_nios2_gen2_0_cpu_ociram_default_contents.hex.
# ** Warning: (vsim-7) Failed to open readmem file "soc_nios2_gen2_0_cpu_ociram_default_contents.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /testbench/synth0/soc0/nios2_gen2_0/cpu/the_soc_nios2_gen2_0_cpu_nios2_oci/the_soc_nios2_gen2_0_cpu_nios2_ocimem/soc_nios2_gen2_0_cpu_ociram_sp_ram/the_altsyncram/m_default/altsyncram_inst
# Warning: DONT_CARE value for read_during_write_mode_port_a is not supported in Stratix device family, it might cause incorrect behavioural simulation result
# Time: 0  Instance: testbench.synth0.soc0.onchip_memory2_0.the_altsyncram.m_default.altsyncram_inst
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000  Instance: testbench.synth0.soc0.sample_clk.sd1.pll7
# End time: 15:53:28 on Mar 18,2019, Elapsed time: 0:02:31
# Errors: 0, Warnings: 81
