{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 09 11:52:39 2021 " "Info: Processing started: Thu Sep 09 11:52:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJET_AFFICHEUR -c PROJET_AFFICHEUR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PROJET_AFFICHEUR -c PROJET_AFFICHEUR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segments.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd_7segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segments-rtl " "Info: Found design unit 1: bcd_7segments-rtl" {  } { { "bcd_7segments.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/bcd_7segments.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segments " "Info: Found entity 1: bcd_7segments" {  } { { "bcd_7segments.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/bcd_7segments.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_afficheur_bcd_7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file projet_afficheur_bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJET_AFFICHEUR-rtl " "Info: Found design unit 1: PROJET_AFFICHEUR-rtl" {  } { { "PROJET_AFFICHEUR_BCD_7SEG.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_BCD_7SEG.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PROJET_AFFICHEUR " "Info: Found entity 1: PROJET_AFFICHEUR" {  } { { "PROJET_AFFICHEUR_BCD_7SEG.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_BCD_7SEG.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_afficheur_afficher_counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file projet_afficheur_afficher_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJET_AFFICHEUR_afficher_counter " "Info: Found entity 1: PROJET_AFFICHEUR_afficher_counter" {  } { { "PROJET_AFFICHEUR_afficher_counter.bdf" "" { Schematic "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Info: Found design unit 1: counter-rtl" {  } { { "counter.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/counter.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projet_afficheur_diviseur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file projet_afficheur_diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Diviseur-comportement_clk " "Info: Found design unit 1: Diviseur-comportement_clk" {  } { { "PROJET_AFFICHEUR_diviseur.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_diviseur.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Diviseur " "Info: Found entity 1: Diviseur" {  } { { "PROJET_AFFICHEUR_diviseur.vhd" "" { Text "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_diviseur.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJET_AFFICHEUR_afficher_counter " "Info: Elaborating entity \"PROJET_AFFICHEUR_afficher_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segments bcd_7segments:inst " "Info: Elaborating entity \"bcd_7segments\" for hierarchy \"bcd_7segments:inst\"" {  } { { "PROJET_AFFICHEUR_afficher_counter.bdf" "inst" { Schematic "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 136 608 816 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst7 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:inst7\"" {  } { { "PROJET_AFFICHEUR_afficher_counter.bdf" "inst7" { Schematic "E:/vhdl_eea_BEROY_CHIRINO/TP_VHDL_QUARTUS/PROJET_AFFICHEUR/PROJET_AFFICHEUR_afficher_counter.bdf" { { 136 248 464 232 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 09 11:52:45 2021 " "Info: Processing ended: Thu Sep 09 11:52:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
