<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Device Simulation Model</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part130.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part132.htm">Next &gt;</a></p><p class="s2" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark136">&zwnj;</a>Device Simulation Model</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 11pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="661" height="1" alt="image" src="Image_747.png"/></span></p><p style="padding-top: 5pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Many designs require a simulation overlay named the device simulation model (DSM). This package combines the full RTL of the 2D network on chip (NoC) with bus functional models (BFMs) of the interface subsystems that surround the NoC and FPGA fabric. This combination of true RTL for the 2D NoC and models for the interface subsystems allows developing designs within a fast responsive simulation environment, while achieving cycle- accurate interfaces from the NoC, and representative cycle responses from the hard interface subsystems. This simulation environment allows a designer to iterate rapidly to develop and debug their design.</p><p style="padding-top: 4pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part132.htm">Description</a><a class="toc0" href="part133.htm">Selecting the Required DSM</a><a class="toc1" href="part134.htm">DSM Utility Package</a><a class="toc1" href="part135.htm">Device-Specific Simulation Files</a><a class="toc1" href="part136.htm">Instantiate DSM Utility Package</a><a class="toc0" href="part137.htm">Version Control</a><a class="toc1" href="part138.htm">require_version( ) Task</a><a class="toc0" href="part139.htm">Example Design</a><a class="toc1" href="part140.htm">set_verbosity( ) Task</a><a class="toc0" href="part141.htm">Chip Status Output</a><a class="toc0" href="part142.htm">Bind Macros</a><a class="toc0" href="part143.htm">Direct-Connect Interfaces</a><a class="toc1" href="part144.htm">Suggested Flows</a><a class="toc1" href="part145.htm">DSM DC Interfaces</a><a class="toc1" href="part146.htm">Direct Connect to DSM Interfaces</a><a class="toc1" href="part147.htm">Port Binding File to DSM Interfaces</a><a class="toc1" href="part148.htm">Dual-Mode Connections to DSM Interfaces</a><a class="toc0" href="part149.htm">Clock Frequencies</a><a class="toc0" href="part150.htm">Configuration</a><a class="toc1" href="part151.htm">Startup Sequence</a><a class="toc1" href="part152.htm">fcu.configure() Task</a><a class="toc1" href="part153.htm">Configuration File Format</a><a class="toc1" href="part154.htm">Address Width</a><a class="toc1" href="part155.htm">Parallel Configuration</a><a class="toc0" href="part156.htm">SystemVerilog Interfaces</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part130.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part132.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
