{
  "Top": "uz_PI_controller",
  "RtlTop": "uz_PI_controller",
  "RtlPrefix": "",
  "RtlSubPrefix": "uz_PI_controller_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "referenceValue": {
      "index": "0",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "referenceValue",
          "usage": "data",
          "direction": "in"
        }]
    },
    "actualValue": {
      "index": "1",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "actualValue",
          "name": "actualValue",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sampletime": {
      "index": "2",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "sampletime",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KI": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KI",
          "usage": "data",
          "direction": "in"
        }]
    },
    "KP": {
      "index": "4",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "KP",
          "usage": "data",
          "direction": "in"
        }]
    },
    "limit": {
      "index": "5",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "limit",
          "usage": "data",
          "direction": "in"
        }]
    },
    "reset": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "reset",
          "usage": "data",
          "direction": "in"
        }]
    },
    "axi_referenceValue": {
      "index": "7",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "axi_referenceValue",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "axi_referenceValue_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "axi_actualValue": {
      "index": "8",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "axi_actualValue",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "axi_actualValue_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "error": {
      "index": "9",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "error",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "error_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "P_sum": {
      "index": "10",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "P_sum",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "P_sum_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "ReturnValue": {
    "srcType": "float",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=100MHz",
      "config_export -flow=syn"
    ],
    "DirectiveTcl": ["set_directive_top uz_PI_controller -name uz_PI_controller"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "uz_PI_controller"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "3 ~ 15",
    "Latency": "2"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "uz_PI_controller",
    "Version": "1.0",
    "DisplayName": "Uz_pi_controller",
    "Revision": "2113062099",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_uz_PI_controller_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/uz_PI_controller.cpp"],
    "Vhdl": [
      "impl\/vhdl\/uz_PI_controller_control_s_axi.vhd",
      "impl\/vhdl\/uz_PI_controller_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/uz_PI_controller_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/uz_PI_controller_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/uz_PI_controller.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/uz_PI_controller_control_s_axi.v",
      "impl\/verilog\/uz_PI_controller_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/uz_PI_controller_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/uz_PI_controller_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/uz_PI_controller.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/data\/uz_PI_controller.mdd",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/data\/uz_PI_controller.tcl",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/xuz_pi_controller.c",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/xuz_pi_controller.h",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/xuz_pi_controller_hw.h",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/xuz_pi_controller_linux.c",
      "impl\/misc\/drivers\/uz_PI_controller_v1_0\/src\/xuz_pi_controller_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/uz_PI_controller_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/uz_PI_controller_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/uz_PI_controller_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/uz_PI_controller.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "uz_PI_controller_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_PI_controller_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_PI_controller_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name uz_PI_controller_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "uz_PI_controller_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name uz_PI_controller_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "referenceValue",
          "access": "W",
          "description": "Data signal of referenceValue",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "referenceValue",
              "access": "W",
              "description": "Bit 31 to 0 of referenceValue"
            }]
        },
        {
          "offset": "0x18",
          "name": "sampletime",
          "access": "W",
          "description": "Data signal of sampletime",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "sampletime",
              "access": "W",
              "description": "Bit 31 to 0 of sampletime"
            }]
        },
        {
          "offset": "0x20",
          "name": "KI",
          "access": "W",
          "description": "Data signal of KI",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KI",
              "access": "W",
              "description": "Bit 31 to 0 of KI"
            }]
        },
        {
          "offset": "0x28",
          "name": "KP",
          "access": "W",
          "description": "Data signal of KP",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "KP",
              "access": "W",
              "description": "Bit 31 to 0 of KP"
            }]
        },
        {
          "offset": "0x30",
          "name": "limit",
          "access": "W",
          "description": "Data signal of limit",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "limit",
              "access": "W",
              "description": "Bit 31 to 0 of limit"
            }]
        },
        {
          "offset": "0x38",
          "name": "reset",
          "access": "W",
          "description": "Data signal of reset",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "reset",
              "access": "W",
              "description": "Bit 0 to 0 of reset"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x40",
          "name": "axi_referenceValue",
          "access": "R",
          "description": "Data signal of axi_referenceValue",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axi_referenceValue",
              "access": "R",
              "description": "Bit 31 to 0 of axi_referenceValue"
            }]
        },
        {
          "offset": "0x44",
          "name": "axi_referenceValue_ctrl",
          "access": "R",
          "description": "Control signal of axi_referenceValue",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axi_referenceValue_ap_vld",
              "access": "R",
              "description": "Control signal axi_referenceValue_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x50",
          "name": "axi_actualValue",
          "access": "R",
          "description": "Data signal of axi_actualValue",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "axi_actualValue",
              "access": "R",
              "description": "Bit 31 to 0 of axi_actualValue"
            }]
        },
        {
          "offset": "0x54",
          "name": "axi_actualValue_ctrl",
          "access": "R",
          "description": "Control signal of axi_actualValue",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "axi_actualValue_ap_vld",
              "access": "R",
              "description": "Control signal axi_actualValue_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x60",
          "name": "error",
          "access": "R",
          "description": "Data signal of error",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "error",
              "access": "R",
              "description": "Bit 31 to 0 of error"
            }]
        },
        {
          "offset": "0x64",
          "name": "error_ctrl",
          "access": "R",
          "description": "Control signal of error",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "error_ap_vld",
              "access": "R",
              "description": "Control signal error_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x70",
          "name": "P_sum",
          "access": "R",
          "description": "Data signal of P_sum",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "P_sum",
              "access": "R",
              "description": "Bit 31 to 0 of P_sum"
            }]
        },
        {
          "offset": "0x74",
          "name": "P_sum_ctrl",
          "access": "R",
          "description": "Control signal of P_sum",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "P_sum_ap_vld",
              "access": "R",
              "description": "Control signal P_sum_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "referenceValue"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "sampletime"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "KI"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "KP"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "limit"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "56",
          "argName": "reset"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "axi_referenceValue"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "80",
          "argName": "axi_actualValue"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "error"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "112",
          "argName": "P_sum"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_hs",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "actualValue": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"actualValue": "DATA"},
      "ports": ["actualValue"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "actualValue"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "32"
    },
    "actualValue": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "uz_PI_controller"},
    "Info": {"uz_PI_controller": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"uz_PI_controller": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "8",
          "LatencyWorst": "14",
          "PipelineIIMin": "3",
          "PipelineIIMax": "15",
          "PipelineII": "3 ~ 15",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.016"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "8",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "1297",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "1455",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-06-05 16:39:30 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
