----------------------------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 12
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 11101
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 3
IF.nop: True
IF.PC: 16
IF.PCSrc: 0
IF.Flush: False
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 11101
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: True
IF.PC: 16
IF.PCSrc: 0
IF.Flush: False
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 11101
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: True
IF.PC: 16
IF.PCSrc: 0
IF.Flush: False
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 11101
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: True
IF.PC: 16
IF.PCSrc: 0
IF.Flush: False
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00110011001100110011001100110011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: True
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00110011001100110011001100110011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: True
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00110011001100110011001100110011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: True
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00000000000000000000000000000011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 01000000001000001000001000110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00100
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00100
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 16
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 24
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 20
ID.Instr: 00000000010000000010011000100011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 01100
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 01100
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 12
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 01100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 28
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 24
ID.Instr: 00000000000100010111001010110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00101
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00101
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 47
IF.nop: False
IF.PC: 32
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 28
ID.Instr: 00000000000100010110001100110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00110
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00110
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 53
IF.nop: False
IF.PC: 36
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 32
ID.Instr: 00000000000100010100001110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00111
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00111
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 59
IF.nop: False
IF.PC: 40
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 36
ID.Instr: 00000001000000000000000100000011
ID.Rs1: 00000
ID.Rs2: 10000
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000010000
EX.Rs1: 00000
EX.Rs2: 10000
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 16
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 10000
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111111111111111111111111111101
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 65
IF.nop: False
IF.PC: 44
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01000
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 16
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 71
IF.nop: False
IF.PC: 48
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 44
ID.Instr: 01000000001000001000010010110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01001
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01001
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 77
IF.nop: False
IF.PC: 52
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 48
ID.Instr: 00000000000100010111010100110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01010
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 83
IF.nop: False
IF.PC: 56
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 52
ID.Instr: 00000000000100010110010110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01011
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01011
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 89
IF.nop: False
IF.PC: 60
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 56
ID.Instr: 00000000000100010100011000110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01100
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01100
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 95
IF.nop: False
IF.PC: 64
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 60
ID.Instr: 00000001010000000000000010000011
ID.Rs1: 00000
ID.Rs2: 10100
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000010100
EX.Rs1: 00000
EX.Rs2: 10100
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 20
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 10100
MEM.Rd: 00001
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111111111111111111111111111011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 101
IF.nop: False
IF.PC: 68
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 64
ID.Instr: 00000001100000000000000100000011
ID.Rs1: 00000
ID.Rs2: 11000
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000011000
EX.Rs1: 00000
EX.Rs2: 11000
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 19
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 11000
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111101111111111111111111111111
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 107
IF.nop: False
IF.PC: 72
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01101
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01101
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 19
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 113
IF.nop: False
IF.PC: 76
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 72
ID.Instr: 01000000001000001000011100110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01110
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01110
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 119
IF.nop: False
IF.PC: 80
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 76
ID.Instr: 00000000000100010111011110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01111
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01111
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 125
IF.nop: False
IF.PC: 84
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 80
ID.Instr: 00000000000100010110100000110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 10000
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 10000
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 10000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 131
IF.nop: False
IF.PC: 88
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 84
ID.Instr: 00000000000100010100100010110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 10001
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 10001
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 10001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 137
IF.nop: False
IF.PC: 92
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 88
ID.Instr: 01111111111100010000100100010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10010
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 143
IF.nop: False
IF.PC: 96
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 92
ID.Instr: 01111111111100010111100110010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10011
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10011
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 149
IF.nop: False
IF.PC: 100
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 96
ID.Instr: 01111111111100010110101000010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10100
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10100
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 155
IF.nop: False
IF.PC: 104
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 100
ID.Instr: 01111111111100010100101010010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10101
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10101
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 161
IF.nop: False
IF.PC: 108
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 104
ID.Instr: 01111111111100001000101100010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 10110
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 10110
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 10110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 167
IF.nop: False
IF.PC: 112
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 108
ID.Instr: 01111111111100001111101110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 10111
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 10111
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 10111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 173
IF.nop: False
IF.PC: 116
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 112
ID.Instr: 01111111111100001110110000010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11000
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11000
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 179
IF.nop: False
IF.PC: 120
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 116
ID.Instr: 01111111111100001100110010010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11001
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11001
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 185
IF.nop: False
IF.PC: 124
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 120
ID.Instr: 11111111111100010000110100010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11010
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 191
IF.nop: False
IF.PC: 128
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 124
ID.Instr: 11111111111100010111110110010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11011
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11011
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 197
IF.nop: False
IF.PC: 132
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 128
ID.Instr: 11111111111100010110111000010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11100
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11100
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 203
IF.nop: False
IF.PC: 136
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 132
ID.Instr: 11111111111100010100111010010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11101
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11101
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 209
IF.nop: False
IF.PC: 140
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 136
ID.Instr: 11111111111100001000111100010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11110
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11110
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 215
IF.nop: False
IF.PC: 144
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 140
ID.Instr: 11111111111100001111111110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11111
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 221
IF.nop: False
IF.PC: 148
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 144
ID.Instr: 11111111111100001110111110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11111
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 227
IF.nop: False
IF.PC: 152
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 148
ID.Instr: 11111111111100001100000000010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 00000
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 00000
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 00000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 230
IF.nop: True
IF.PC: 156
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 00000
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 00000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00000000000000000000000000000011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 01000000001000001000001000110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00100
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00100
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 16
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 24
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 20
ID.Instr: 00000000010000000010011000100011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 01100
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 01100
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 12
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 01100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 28
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 24
ID.Instr: 00000000000100010111001010110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00101
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00101
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 47
IF.nop: False
IF.PC: 32
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 28
ID.Instr: 00000000000100010110001100110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00110
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00110
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 53
IF.nop: False
IF.PC: 36
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 32
ID.Instr: 00000000000100010100001110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 00111
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 00111
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 00111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 59
IF.nop: False
IF.PC: 40
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 36
ID.Instr: 00000001000000000000000100000011
ID.Rs1: 00000
ID.Rs2: 10000
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000010000
EX.Rs1: 00000
EX.Rs2: 10000
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 16
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 10000
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111111111111111111111111111101
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 65
IF.nop: False
IF.PC: 44
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 40
ID.Instr: 00000000001000001000010000110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01000
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 16
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 71
IF.nop: False
IF.PC: 48
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 44
ID.Instr: 01000000001000001000010010110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01001
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01001
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 77
IF.nop: False
IF.PC: 52
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 48
ID.Instr: 00000000000100010111010100110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01010
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 83
IF.nop: False
IF.PC: 56
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 52
ID.Instr: 00000000000100010110010110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01011
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01011
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 89
IF.nop: False
IF.PC: 60
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 56
ID.Instr: 00000000000100010100011000110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01100
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01100
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 95
IF.nop: False
IF.PC: 64
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 60
ID.Instr: 00000001010000000000000010000011
ID.Rs1: 00000
ID.Rs2: 10100
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000010100
EX.Rs1: 00000
EX.Rs2: 10100
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 20
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 10100
MEM.Rd: 00001
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111111111111111111111111111011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 101
IF.nop: False
IF.PC: 68
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 64
ID.Instr: 00000001100000000000000100000011
ID.Rs1: 00000
ID.Rs2: 11000
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 11111111111111111111111111111011
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000011000
EX.Rs1: 00000
EX.Rs2: 11000
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 19
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 11000
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 11111101111111111111111111111111
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 107
IF.nop: False
IF.PC: 72
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 68
ID.Instr: 00000000001000001000011010110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01101
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01101
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 19
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 113
IF.nop: False
IF.PC: 76
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 72
ID.Instr: 01000000001000001000011100110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 01110
EX.nop: False
EX.Ins: SUB
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 01110
EX.funct7: 0100000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 01110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 119
IF.nop: False
IF.PC: 80
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 76
ID.Instr: 00000000000100010111011110110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01111
EX.nop: False
EX.Ins: AND
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 01111
EX.funct7: 0000000
EX.funct3: 111
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 01111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 125
IF.nop: False
IF.PC: 84
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 80
ID.Instr: 00000000000100010110100000110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 10000
EX.nop: False
EX.Ins: OR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 10000
EX.funct7: 0000000
EX.funct3: 110
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 10000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 131
IF.nop: False
IF.PC: 88
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 84
ID.Instr: 00000000000100010100100010110011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 10001
EX.nop: False
EX.Ins: XOR
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00010
EX.Rs2: 00001
EX.Rd: 10001
EX.funct7: 0000000
EX.funct3: 100
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00001
MEM.Rd: 10001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 137
IF.nop: False
IF.PC: 92
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 88
ID.Instr: 01111111111100010000100100010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10010
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 143
IF.nop: False
IF.PC: 96
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 92
ID.Instr: 01111111111100010111100110010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10011
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10011
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 149
IF.nop: False
IF.PC: 100
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 96
ID.Instr: 01111111111100010110101000010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10100
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10100
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 155
IF.nop: False
IF.PC: 104
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 100
ID.Instr: 01111111111100010100101010010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 10101
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 10101
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 10101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 161
IF.nop: False
IF.PC: 108
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 104
ID.Instr: 01111111111100001000101100010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 10110
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 10110
EX.funct7: 0111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 10110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 167
IF.nop: False
IF.PC: 112
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 108
ID.Instr: 01111111111100001111101110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 10111
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 10111
EX.funct7: 0111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 10111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 173
IF.nop: False
IF.PC: 116
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 112
ID.Instr: 01111111111100001110110000010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11000
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11000
EX.funct7: 0111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 179
IF.nop: False
IF.PC: 120
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 116
ID.Instr: 01111111111100001100110010010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11001
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000011111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11001
EX.funct7: 0111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 2047
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11001
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 185
IF.nop: False
IF.PC: 124
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 120
ID.Instr: 11111111111100010000110100010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11010
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 191
IF.nop: False
IF.PC: 128
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 124
ID.Instr: 11111111111100010111110110010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11011
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11011
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 197
IF.nop: False
IF.PC: 132
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 128
ID.Instr: 11111111111100010110111000010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11100
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11100
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 203
IF.nop: False
IF.PC: 136
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 132
ID.Instr: 11111111111100010100111010010011
ID.Rs1: 00010
ID.Rs2: 11111
ID.Rd: 11101
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00010
EX.Rs2: 11111
EX.Rd: 11101
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 11111
MEM.Rd: 11101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 209
IF.nop: False
IF.PC: 140
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 136
ID.Instr: 11111111111100001000111100010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11110
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11110
EX.funct7: 1111111
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11110
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 215
IF.nop: False
IF.PC: 144
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 140
ID.Instr: 11111111111100001111111110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: False
EX.Ins: ANDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11111
EX.funct7: 1111111
EX.funct3: 111
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 221
IF.nop: False
IF.PC: 148
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 144
ID.Instr: 11111111111100001110111110010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: False
EX.Ins: ORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 11111
EX.funct7: 1111111
EX.funct3: 110
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 11111
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 227
IF.nop: False
IF.PC: 152
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 148
ID.Instr: 11111111111100001100000000010011
ID.Rs1: 00001
ID.Rs2: 11111
ID.Rd: 00000
EX.nop: False
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 00000
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 00000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 230
IF.nop: True
IF.PC: 156
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 152
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: XORI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 11111111111111111111111111111111
EX.Rs1: 00001
EX.Rs2: 11111
EX.Rd: 00000
EX.funct7: 1111111
EX.funct3: 100
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: -1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 11111
MEM.Rd: 00000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00110011001100110011001100110011
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000001000001000000110110011
ID.Rs1: 00001
ID.Rs2: 00010
ID.Rd: 00011
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00001
EX.Rs2: 00010
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00001
MEM.Rs2: 00010
MEM.Rd: 00011
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 00000000001100000010010000100011
ID.Rs1: 00000
ID.Rs2: 00011
ID.Rd: 01000
EX.nop: False
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: True
IF.PC: 20
IF.PCSrc: 0
IF.Flush: 0
ID.nop: True
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: SW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 00011
EX.Rd: 01000
EX.funct7: 0000000
EX.funct3: 010
EX.opcode: 0100011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 0
EX.MemWrite: 1
EX.ALUSrc: 1
EX.RegWrite: 0
MEM.nop: True
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 00011
MEM.Rd: 01000
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 1
MEM.RegWrite: 0
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 12
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 11101
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: True
IF.PC: 16
IF.PCSrc: 0
IF.Flush: False
ID.nop: True
ID.PC: 12
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 11111
ID.Rs2: 11111
ID.Rd: 11111
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 16
IF.PCSrc: True
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100010000010001100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01000
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 20
IF.PCSrc: True
IF.Flush: True
ID.nop: False
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01000
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 00000
ID.Rs2: 00000
ID.Rd: 00001
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00000
EX.Rs2: 00000
EX.Rd: 00001
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 00010
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 16
IF.PCSrc: True
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100010000010001100011
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01000
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 20
IF.PCSrc: True
IF.Flush: True
ID.nop: False
ID.PC: 16
ID.Instr: 11111111111111111111111111111111
ID.Rs1: 00010
ID.Rs2: 00001
ID.Rd: 01000
EX.nop: True
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00010
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 4
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00010
MEM.Rs2: 00100
MEM.Rd: 00010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.Flush: False
ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000000000000100000011
ID.Rs1: 00000
ID.Rs2: 00100
ID.Rd: 00010
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 00000
EX.Rs2: 00100
EX.Rd: 00010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 0
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 0
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 0
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 4
ID.Instr: 00000000100000000000000110000011
ID.Rs1: 00000
ID.Rs2: 01000
ID.Rd: 00011
EX.nop: False
EX.Ins: LW
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000001000
EX.Rs1: 00000
EX.Rs2: 01000
EX.Rd: 00011
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0000011
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 8
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 01000
MEM.Rd: 00011
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 00000000000000000000000000001010
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 1
----------------------------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 12
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 8
ID.Instr: 00000000000100100000001000010011
ID.Rs1: 00100
ID.Rs2: 00001
ID.Rd: 00100
EX.nop: False
EX.Ins: ADDI
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000001
EX.Rs1: 00100
EX.Rs2: 00001
EX.Rd: 00100
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0010011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00100
MEM.Rs2: 00001
MEM.Rd: 00100
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 16
IF.PCSrc: 0
IF.Flush: 0
ID.nop: False
ID.PC: 12
ID.Instr: 00000000010100100000001010110011
ID.Rs1: 00100
ID.Rs2: 00101
ID.Rd: 00101
EX.nop: False
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00100
EX.Rs2: 00101
EX.Rd: 00101
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00100
MEM.Rs2: 00101
MEM.Rd: 00101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 20
IF.PCSrc: False
IF.Flush: 0
ID.nop: False
ID.PC: 16
ID.Instr: 00000000010100011001010001100011
ID.Rs1: 00011
ID.Rs2: 00101
ID.Rd: 01000
EX.nop: True
EX.Ins: ADD
EX.Read_data1: 0
EX.Read_data2: 0
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 00100
EX.Rs2: 00101
EX.Rd: 00101
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 0110011
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 1
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 00100
MEM.Rs2: 00101
MEM.Rd: 00101
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 32
IF.PCSrc: 1
IF.Flush: False
ID.nop: False
ID.PC: 20
ID.Instr: 00000000110000000000010101101111
ID.Rs1: 00000
ID.Rs2: 01100
ID.Rd: 01010
EX.nop: False
EX.Ins: JAL
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 01100
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 1101111
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: False
MEM.ALUoutput: 24
MEM.Read_data2: 00000000000000000000000000000100
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 01100
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: False
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 36
IF.PCSrc: 1
IF.Flush: 1
ID.nop: False
ID.PC: 32
ID.Instr: 00000000010000000010100000100011
ID.Rs1: 00000
ID.Rs2: 01100
ID.Rd: 01010
EX.nop: True
EX.Ins: JAL
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 01100
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 1101111
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 24
MEM.Read_data2: 00000000000000000000000000000100
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 01100
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 40
IF.PCSrc: 1
IF.Flush: 1
ID.nop: False
ID.PC: 36
ID.Instr: 00000000101000000010101000100011
ID.Rs1: 00000
ID.Rs2: 01100
ID.Rd: 01010
EX.nop: True
EX.Ins: JAL
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 01100
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 1101111
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 24
MEM.Read_data2: 00000000000000000000000000000100
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 01100
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
----------------------------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 44
IF.PCSrc: 1
IF.Flush: 1
ID.nop: False
ID.PC: 40
ID.Instr: 11111110000000000000100011100011
ID.Rs1: 00000
ID.Rs2: 01100
ID.Rd: 01010
EX.nop: True
EX.Ins: JAL
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000100
EX.Imm: 00000000000000000000000000001100
EX.Rs1: 00000
EX.Rs2: 01100
EX.Rd: 01010
EX.funct7: 0000000
EX.funct3: 000
EX.opcode: 1101111
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 1
MEM.nop: True
MEM.ALUoutput: 24
MEM.Read_data2: 00000000000000000000000000000100
MEM.Load_data: 0
MEM.Rs1: 00000
MEM.Rs2: 01100
MEM.Rd: 01010
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
WB.nop: True
WB.ALUoutput: 0
WB.Load_data: 0
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 0
WB.RegWrite: 1
WB.MemtoReg: 0
