{"cursor":"7903","size":15,"audio":[],"currentlang":"en","article":"\n\n\nThe 'southbridge' is one of the two chips in the core logic chipset on a\npersonal computer (PC) motherboard, the other being the northbridge. The\nsouthbridge typically implements the slower capabilities of the motherboard in a\nnorthbridge/southbridge chipset computer architecture. In Intel chipset systems,\nthe southbridge is named [[I/O Controller Hub|Input/Output Controller Hub\n(ICH)]]. AMD, beginning with its Fusion APUs, has given the label FCH, or Fusion\nController Hub, to its southbridge.\n\nThe southbridge can usually be distinguished from the northbridge by not being\ndirectly connected to the CPU. Rather, the northbridge ties the southbridge to\nthe CPU. Through the use of controller integrated channel circuitry, the\nnorthbridge can directly link signals from the I/O units to the CPU for data\ncontrol and access.\n","linknr":209,"url":"Southbridge_(computing)","recorded":1375073221,"links":["/w/index.php?title=Southbridge_(computing)&action=edit","/w/index.php?title=Southbridge_(computing)&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","/wiki/File:Schema_chipsatz.png","//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Schema_chipsatz.png/300px-Schema_chipsatz.png","/wiki/File:Schema_chipsatz.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/File:IBM_T42_Motherboard_IMG_2591a.jpg","//upload.wikimedia.org/wikipedia/commons/thumb/8/85/IBM_T42_Motherboard_IMG_2591a.jpg/300px-IBM_T42_Motherboard_IMG_2591a.jpg","/wiki/File:IBM_T42_Motherboard_IMG_2591a.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/w/index.php?title=Core_logic&action=edit&redlink=1","/wiki/Chipset","/wiki/Personal_computer","/wiki/Motherboard","/wiki/Northbridge_(computing)","/wiki/Chipset","/wiki/I/O_Controller_Hub","/wiki/AMD_Fusion","/wiki/Central_processing_unit","#Current_status","#Overview","#Etymology","#Functionality","#See_also","#References","#External_links","/w/index.php?title=Southbridge_(computing)&action=edit&section=1","/wiki/System_on_a_chip","/wiki/Die_(integrated_circuit)","/wiki/Intel","/wiki/Sandy_Bridge","/wiki/AMD","/wiki/AMD_Fusion","/wiki/Platform_Controller_Hub","/wiki/Haswell_(microarchitecture)","#cite_note-1","/w/index.php?title=Southbridge_(computing)&action=edit&section=2","#cite_note-2","#cite_note-3","#cite_note-4","#cite_note-southbridge-5","/wiki/Direct_Media_Interface","/wiki/Intel","/wiki/UMI_AMD","/wiki/AMD","/w/index.php?title=Southbridge_(computing)&action=edit&section=3","/wiki/PCI_Local_Bus","/wiki/Equator","/wiki/CPU_cache","/wiki/Northbridge_(computing)","/w/index.php?title=Southbridge_(computing)&action=edit&section=4","/wiki/File:Motherboard_diagram.svg","//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Motherboard_diagram.svg/250px-Motherboard_diagram.svg.png","/wiki/File:Motherboard_diagram.svg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/File:Z87-chipset-diagram-3x2.jpg","//upload.wikimedia.org/wikipedia/commons/thumb/6/6f/Z87-chipset-diagram-3x2.jpg/260px-Z87-chipset-diagram-3x2.jpg","/wiki/File:Z87-chipset-diagram-3x2.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","#cite_note-southbridge-5","/wiki/Peripheral_Component_Interconnect","/wiki/PCI-X","/wiki/PCI_Express","/wiki/Industry_Standard_Architecture","/wiki/Low_Pin_Count","/wiki/Super_I/O","/wiki/Infra-red","/wiki/Firmware","/wiki/BIOS","/wiki/Flash_memory","/wiki/Serial_Peripheral_Interface","/wiki/Firmware","/wiki/BIOS","/wiki/Flash_memory","/wiki/System_Management_Bus","/wiki/Direct_memory_access","/wiki/Main_memory","/wiki/Programmable_Interrupt_Controller","/wiki/Intel_8259","/wiki/Intel_APIC_Architecture","/wiki/Mass_storage","/wiki/Parallel_ATA","/wiki/Serial_ATA","/wiki/Hard_drives","/wiki/Real-time_clock","/wiki/Advanced_Power_Management","/wiki/Advanced_Configuration_and_Power_Interface","/wiki/Nonvolatile_BIOS_memory","/wiki/Nonvolatile_BIOS_memory","/wiki/Non-volatile","/wiki/AC%2797","/wiki/Intel_High_Definition_Audio","/wiki/Out-of-band_management","/wiki/Baseboard_management_controller","/wiki/Host_Embedded_Controller_Interface","/wiki/Ethernet","/wiki/RAID","/wiki/Universal_Serial_Bus","/wiki/Audio_codec","/wiki/FireWire","/wiki/PS/2_connector","/wiki/Serial_port","/wiki/Super_I/O","/w/index.php?title=Southbridge_(computing)&action=edit&section=5","/wiki/Northbridge_(computing)","/wiki/Chipset","/w/index.php?title=Southbridge_(computing)&action=edit&section=6","#cite_ref-1","http://www.intel.com/content/www/us/en/chipsets/performance-chipsets/z87-chipset-diagram.html","#cite_ref-2","http://www.webopedia.com/TERM/S/Southbridge.html","#cite_ref-3","http://www.rigacci.org/wiki/doku.php/doc/appunti/hardware/chipset","#cite_ref-4","http://www.edusoftmax.com/northbridge_southbridge.html","#cite_ref-southbridge_5-0","#cite_ref-southbridge_5-1","http://www.misco.co.uk/content/MODULE/MOTHERBOARDS/WHAT-IS-CHIPSET.HTM?bp=1","/w/index.php?title=Southbridge_(computing)&action=edit&section=7","http://www.informit.com/articles/article.aspx?p=339936","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=Southbridge_(computing)&oldid=561656687","/wiki/Help:Categories","/wiki/Category:IBM_PC_compatibles","/wiki/Category:Motherboard","/w/index.php?title=Special:UserLogin&returnto=Southbridge+%28computing%29&type=signup","/w/index.php?title=Special:UserLogin&returnto=Southbridge+%28computing%29","/wiki/Southbridge_(computing)","/wiki/Talk:Southbridge_(computing)","#","/wiki/Southbridge_(computing)","/w/index.php?title=Southbridge_(computing)&action=edit","/w/index.php?title=Southbridge_(computing)&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/Southbridge_(computing)","/wiki/Special:RecentChangesLinked/Southbridge_(computing)","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=Southbridge_(computing)&oldid=561656687","/w/index.php?title=Southbridge_(computing)&action=info","//www.wikidata.org/wiki/Q585208","/w/index.php?title=Special:Cite&page=Southbridge_%28computing%29&id=561656687","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=Southbridge+%28computing%29","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=Southbridge+%28computing%29&oldid=561656687&writer=rl","/w/index.php?title=Southbridge_(computing)&printable=yes","//ar.wikipedia.org/wiki/%D8%AC%D8%B3%D8%B1_%D8%AC%D9%86%D9%88%D8%A8%D9%8A_(%D8%AD%D8%A7%D8%B3%D9%88%D8%A8)","//ca.wikipedia.org/wiki/SouthBridge_(inform%C3%A0tica)","//cs.wikipedia.org/wiki/Southbridge","//de.wikipedia.org/wiki/Southbridge","//el.wikipedia.org/wiki/Southbridge","//es.wikipedia.org/wiki/Puente_sur","//eo.wikipedia.org/wiki/Suda_ponto","//fa.wikipedia.org/wiki/%D9%BE%D9%84_%D8%AC%D9%86%D9%88%D8%A8%DB%8C","//fr.wikipedia.org/wiki/Southbridge_(informatique)","//ko.wikipedia.org/wiki/%EC%82%AC%EC%9A%B0%EC%8A%A4%EB%B8%8C%EB%A6%AC%EC%A7%80","//it.wikipedia.org/wiki/Southbridge","//nl.wikipedia.org/wiki/Southbridge","//ja.wikipedia.org/wiki/%E3%82%B5%E3%82%A6%E3%82%B9%E3%83%96%E3%83%AA%E3%83%83%E3%82%B8","//pl.wikipedia.org/wiki/Mostek_po%C5%82udniowy","//pt.wikipedia.org/wiki/Southbridge","//ru.wikipedia.org/wiki/%D0%AE%D0%B6%D0%BD%D1%8B%D0%B9_%D0%BC%D0%BE%D1%81%D1%82_(%D0%BA%D0%BE%D0%BC%D0%BF%D1%8C%D1%8E%D1%82%D0%B5%D1%80)","//simple.wikipedia.org/wiki/Southbridge_(computing)","//fi.wikipedia.org/wiki/Etel%C3%A4silta","//sv.wikipedia.org/wiki/Sydbrygga","//uk.wikipedia.org/wiki/%D0%9F%D1%96%D0%B2%D0%B4%D0%B5%D0%BD%D0%BD%D0%B8%D0%B9_%D0%BC%D1%96%D1%81%D1%82_(%D0%BA%D0%BE%D0%BC%D0%BF%27%D1%8E%D1%82%D0%B5%D1%80)","//vi.wikipedia.org/wiki/Chip_c%E1%BA%A7u_nam","//zh.wikipedia.org/wiki/%E5%8D%97%E6%A1%A5","#","//www.wikidata.org/wiki/Q585208#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/Southbridge_(computing)","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["microarchitecture","integrated_circuit","computing"],"pdf":[],"categories":["IBM PC compatibles","Motherboard"],"headings":["Current status","Overview","Etymology","Functionality","See also","References","External links"],"image":["//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/Schema_chipsatz.png/300px-Schema_chipsatz.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/8/85/IBM_T42_Motherboard_IMG_2591a.jpg/300px-IBM_T42_Motherboard_IMG_2591a.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/b/bd/Motherboard_diagram.svg/250px-Motherboard_diagram.svg.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/6/6f/Z87-chipset-diagram-3x2.jpg/260px-Z87-chipset-diagram-3x2.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["northbridge","computing"],["die","integrated_circuit"],["haswell","microarchitecture"],["northbridge","computing"],["northbridge","computing"]],"members":["haswell","die","northbridge"],"related":["Core_logic","Chipset","Personal_computer","Motherboard","Northbridge_(computing)","Chipset","AMD_Fusion","Central_processing_unit","System_on_a_chip","Die_(integrated_circuit)","Intel","Sandy_Bridge","AMD","AMD_Fusion","Platform_Controller_Hub","Haswell_(microarchitecture)","Direct_Media_Interface","Intel","UMI_AMD","AMD","PCI_Local_Bus","Equator","CPU_cache","Northbridge_(computing)","Peripheral_Component_Interconnect","PCI-X","PCI_Express","Industry_Standard_Architecture","Low_Pin_Count","Super_I/O","Infra-red","Firmware","BIOS","Flash_memory","Serial_Peripheral_Interface","Firmware","BIOS","Flash_memory","System_Management_Bus","Direct_memory_access","Main_memory","Programmable_Interrupt_Controller","Intel_8259","Intel_APIC_Architecture","Mass_storage","Parallel_ATA","Serial_ATA","Hard_drives","Real-time_clock","Advanced_Power_Management","Advanced_Configuration_and_Power_Interface","Nonvolatile_BIOS_memory","Nonvolatile_BIOS_memory","Non-volatile","AC'97","Intel_High_Definition_Audio","Out-of-band_management","Baseboard_management_controller","Host_Embedded_Controller_Interface","Ethernet","RAID","Universal_Serial_Bus","Audio_codec","FireWire","PS/2_connector","Serial_port","Super_I/O","Northbridge_(computing)","Chipset"]}