
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    314-0123
Date:        Sat Dec 30 15:15:34 2023
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log HC138_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


Implementation not found: synthesis

log file: "D:\74HC138\HC138\synthesis\HC138.srr"

Running: synthesis in foreground



Running HC138_syn|synthesis


Running: compile (Compile) on HC138_syn|synthesis
# Sat Dec 30 15:15:34 2023


Running: compile_flow (Compile Process) on HC138_syn|synthesis
# Sat Dec 30 15:15:34 2023


Running: compiler (Compile Input) on HC138_syn|synthesis
# Sat Dec 30 15:15:34 2023

Copied D:\74HC138\HC138\synthesis\synwork\HC138_comp.srs to D:\74HC138\HC138\synthesis\HC138.srs


compiler completed
# Sat Dec 30 15:15:36 2023

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on HC138_syn|synthesis
# Sat Dec 30 15:15:36 2023


multi_srs_gen completed
# Sat Dec 30 15:15:36 2023

Return Code: 0
Run Time:00h:00m:00s

Copied D:\74HC138\HC138\synthesis\synwork\HC138_mult.srs to D:\74HC138\HC138\synthesis\HC138.srs

Complete: Compile Process on HC138_syn|synthesis


Running: premap (Pre-mapping) on HC138_syn|synthesis
# Sat Dec 30 15:15:36 2023


premap completed
# Sat Dec 30 15:15:36 2023

Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on HC138_syn|synthesis


Running: map (Map) on HC138_syn|synthesis
# Sat Dec 30 15:15:36 2023

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on HC138_syn|synthesis
# Sat Dec 30 15:15:36 2023

Copied D:\74HC138\HC138\synthesis\synwork\HC138_m.srm to D:\74HC138\HC138\synthesis\HC138.srm


fpga_mapper completed
# Sat Dec 30 15:15:37 2023

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on HC138_syn|synthesis

Complete: Logic Synthesis on HC138_syn|synthesis

Copied D:\74HC138\HC138\synthesis\HC138.srr to D:\74HC138\HC138\synthesis\backup\HC138.srr

TCL script complete: "HC138_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

