

================================================================
== Vitis HLS Report for 'decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7'
================================================================
* Date:           Fri Sep 19 13:38:21 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.072 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.13>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 6 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_5_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_5_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 7 'read' 'x_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 8 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 9 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_2_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_2_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 10 'read' 'x_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 11 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_0_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_0_val" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 12 'read' 'x_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.13ns)   --->   "%icmp_ln4 = icmp_slt  i18 %x_3_val_read, i18 71386" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 13 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.13ns)   --->   "%icmp_ln4_18 = icmp_slt  i18 %x_0_val_read, i18 8832" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 14 'icmp' 'icmp_ln4_18' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.13ns)   --->   "%icmp_ln4_19 = icmp_slt  i18 %x_0_val_read, i18 6016" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 15 'icmp' 'icmp_ln4_19' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%icmp_ln4_20 = icmp_slt  i18 %x_1_val_read, i18 10112" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 16 'icmp' 'icmp_ln4_20' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.13ns)   --->   "%icmp_ln4_21 = icmp_slt  i18 %x_4_val_read, i18 670" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 17 'icmp' 'icmp_ln4_21' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%icmp_ln4_22 = icmp_slt  i18 %x_3_val_read, i18 89305" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 18 'icmp' 'icmp_ln4_22' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln4_23 = icmp_slt  i18 %x_3_val_read, i18 99487" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 19 'icmp' 'icmp_ln4_23' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln4_24 = icmp_slt  i18 %x_6_val_read, i18 10880" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 20 'icmp' 'icmp_ln4_24' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln4_25 = icmp_slt  i18 %x_0_val_read, i18 4480" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 21 'icmp' 'icmp_ln4_25' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln4_26 = icmp_slt  i18 %x_2_val_read, i18 4944" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 22 'icmp' 'icmp_ln4_26' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln4_27 = icmp_slt  i18 %x_1_val_read, i18 22272" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 23 'icmp' 'icmp_ln4_27' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln4_28 = icmp_slt  i18 %x_2_val_read, i18 74278" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 24 'icmp' 'icmp_ln4_28' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln4_29 = icmp_slt  i18 %x_5_val_read, i18 3336" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 25 'icmp' 'icmp_ln4_29' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln4_30 = icmp_slt  i18 %x_4_val_read, i18 613" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 26 'icmp' 'icmp_ln4_30' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln4_31 = icmp_slt  i18 %x_5_val_read, i18 3143" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 27 'icmp' 'icmp_ln4_31' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 28 [1/1] (0.97ns)   --->   "%xor_ln107 = xor i1 %icmp_ln4, i1 1" [firmware/BDT.h:107]   --->   Operation 28 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.97ns)   --->   "%and_ln105 = and i1 %icmp_ln4_18, i1 %icmp_ln4" [firmware/BDT.h:105]   --->   Operation 29 'and' 'and_ln105' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%xor_ln107_9 = xor i1 %icmp_ln4_18, i1 1" [firmware/BDT.h:107]   --->   Operation 30 'xor' 'xor_ln107_9' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %icmp_ln4, i1 %xor_ln107_9" [firmware/BDT.h:107]   --->   Operation 31 'and' 'and_ln107' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln105_21 = and i1 %icmp_ln4_19, i1 %xor_ln107" [firmware/BDT.h:105]   --->   Operation 32 'and' 'and_ln105_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln107_2)   --->   "%xor_ln107_10 = xor i1 %icmp_ln4_19, i1 1" [firmware/BDT.h:107]   --->   Operation 33 'xor' 'xor_ln107_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln107_2 = and i1 %xor_ln107_10, i1 %xor_ln107" [firmware/BDT.h:107]   --->   Operation 34 'and' 'and_ln107_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns)   --->   "%and_ln105_22 = and i1 %icmp_ln4_20, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 35 'and' 'and_ln105_22' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%xor_ln107_11 = xor i1 %icmp_ln4_20, i1 1" [firmware/BDT.h:107]   --->   Operation 36 'xor' 'xor_ln107_11' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.97ns)   --->   "%and_ln105_23 = and i1 %icmp_ln4_21, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 37 'and' 'and_ln105_23' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln105_27 = and i1 %icmp_ln4_25, i1 %xor_ln107_11" [firmware/BDT.h:105]   --->   Operation 38 'and' 'and_ln105_27' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%and_ln105_28 = and i1 %and_ln105_27, i1 %and_ln105" [firmware/BDT.h:105]   --->   Operation 39 'and' 'and_ln105_28' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120 = or i1 %and_ln105_22, i1 %and_ln105_28" [firmware/BDT.h:120]   --->   Operation 40 'or' 'or_ln120' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%xor_ln107_12 = xor i1 %icmp_ln4_21, i1 1" [firmware/BDT.h:107]   --->   Operation 41 'xor' 'xor_ln107_12' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.97ns)   --->   "%and_ln105_24 = and i1 %icmp_ln4_22, i1 %and_ln105_21" [firmware/BDT.h:105]   --->   Operation 42 'and' 'and_ln105_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%and_ln105_26 = and i1 %icmp_ln4_24, i1 %and_ln105_22" [firmware/BDT.h:105]   --->   Operation 43 'and' 'and_ln105_26' <Predicate = (and_ln105_22 & and_ln105 & icmp_ln4 & or_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_19)   --->   "%and_ln105_29 = and i1 %icmp_ln4_26, i1 %and_ln105_23" [firmware/BDT.h:105]   --->   Operation 44 'and' 'and_ln105_29' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%and_ln105_30 = and i1 %icmp_ln4_27, i1 %xor_ln107_12" [firmware/BDT.h:105]   --->   Operation 45 'and' 'and_ln105_30' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%and_ln105_31 = and i1 %and_ln105_30, i1 %and_ln107" [firmware/BDT.h:105]   --->   Operation 46 'and' 'and_ln105_31' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_19)   --->   "%or_ln120_15 = or i1 %and_ln105, i1 %and_ln105_29" [firmware/BDT.h:120]   --->   Operation 47 'or' 'or_ln120_15' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln120_16 = or i1 %and_ln105, i1 %and_ln105_23" [firmware/BDT.h:120]   --->   Operation 48 'or' 'or_ln120_16' <Predicate = (icmp_ln4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%or_ln120_17 = or i1 %or_ln120_16, i1 %and_ln105_31" [firmware/BDT.h:120]   --->   Operation 49 'or' 'or_ln120_17' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.97ns)   --->   "%or_ln120_19 = or i1 %icmp_ln4, i1 %and_ln105_24" [firmware/BDT.h:120]   --->   Operation 50 'or' 'or_ln120_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%xor_ln120 = xor i1 %and_ln105_26, i1 1" [firmware/BDT.h:120]   --->   Operation 51 'xor' 'xor_ln120' <Predicate = (and_ln105_22 & and_ln105 & icmp_ln4 & or_ln120)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%zext_ln120 = zext i1 %xor_ln120" [firmware/BDT.h:120]   --->   Operation 52 'zext' 'zext_ln120' <Predicate = (and_ln105_22 & and_ln105 & icmp_ln4 & or_ln120)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%select_ln120 = select i1 %and_ln105_22, i2 %zext_ln120, i2 2" [firmware/BDT.h:120]   --->   Operation 53 'select' 'select_ln120' <Predicate = (and_ln105 & icmp_ln4 & or_ln120)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%select_ln120_16 = select i1 %or_ln120, i2 %select_ln120, i2 3" [firmware/BDT.h:120]   --->   Operation 54 'select' 'select_ln120_16' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_17)   --->   "%zext_ln120_5 = zext i2 %select_ln120_16" [firmware/BDT.h:120]   --->   Operation 55 'zext' 'zext_ln120_5' <Predicate = (and_ln105 & icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln120_17 = select i1 %and_ln105, i3 %zext_ln120_5, i3 4" [firmware/BDT.h:120]   --->   Operation 56 'select' 'select_ln120_17' <Predicate = (icmp_ln4)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_19)   --->   "%select_ln120_18 = select i1 %or_ln120_15, i3 %select_ln120_17, i3 5" [firmware/BDT.h:120]   --->   Operation 57 'select' 'select_ln120_18' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln120_19 = select i1 %or_ln120_16, i3 %select_ln120_18, i3 6" [firmware/BDT.h:120]   --->   Operation 58 'select' 'select_ln120_19' <Predicate = (icmp_ln4)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%select_ln120_20 = select i1 %or_ln120_17, i3 %select_ln120_19, i3 7" [firmware/BDT.h:120]   --->   Operation 59 'select' 'select_ln120_20' <Predicate = (icmp_ln4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_21)   --->   "%zext_ln120_6 = zext i3 %select_ln120_20" [firmware/BDT.h:120]   --->   Operation 60 'zext' 'zext_ln120_6' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_21 = select i1 %icmp_ln4, i4 %zext_ln120_6, i4 8" [firmware/BDT.h:120]   --->   Operation 61 'select' 'select_ln120_21' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_25)   --->   "%xor_ln107_13 = xor i1 %icmp_ln4_22, i1 1" [firmware/BDT.h:107]   --->   Operation 62 'xor' 'xor_ln107_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.97ns)   --->   "%and_ln105_25 = and i1 %icmp_ln4_23, i1 %and_ln107_2" [firmware/BDT.h:105]   --->   Operation 63 'and' 'and_ln105_25' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_23)   --->   "%and_ln105_32 = and i1 %icmp_ln4_28, i1 %and_ln105_24" [firmware/BDT.h:105]   --->   Operation 64 'and' 'and_ln105_32' <Predicate = (or_ln120_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_25)   --->   "%and_ln105_33 = and i1 %icmp_ln4_29, i1 %xor_ln107_13" [firmware/BDT.h:105]   --->   Operation 65 'and' 'and_ln105_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_25)   --->   "%and_ln105_34 = and i1 %and_ln105_33, i1 %and_ln105_21" [firmware/BDT.h:105]   --->   Operation 66 'and' 'and_ln105_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_27)   --->   "%and_ln105_35 = and i1 %icmp_ln4_30, i1 %and_ln105_25" [firmware/BDT.h:105]   --->   Operation 67 'and' 'and_ln105_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_23)   --->   "%or_ln120_18 = or i1 %icmp_ln4, i1 %and_ln105_32" [firmware/BDT.h:120]   --->   Operation 68 'or' 'or_ln120_18' <Predicate = (or_ln120_19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_25)   --->   "%or_ln120_20 = or i1 %or_ln120_19, i1 %and_ln105_34" [firmware/BDT.h:120]   --->   Operation 69 'or' 'or_ln120_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln120_21 = or i1 %icmp_ln4, i1 %and_ln105_21" [firmware/BDT.h:120]   --->   Operation 70 'or' 'or_ln120_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_27)   --->   "%or_ln120_22 = or i1 %or_ln120_21, i1 %and_ln105_35" [firmware/BDT.h:120]   --->   Operation 71 'or' 'or_ln120_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.97ns)   --->   "%or_ln120_23 = or i1 %or_ln120_21, i1 %and_ln105_25" [firmware/BDT.h:120]   --->   Operation 72 'or' 'or_ln120_23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_23)   --->   "%select_ln120_22 = select i1 %or_ln120_18, i4 %select_ln120_21, i4 9" [firmware/BDT.h:120]   --->   Operation 73 'select' 'select_ln120_22' <Predicate = (or_ln120_19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_23 = select i1 %or_ln120_19, i4 %select_ln120_22, i4 10" [firmware/BDT.h:120]   --->   Operation 74 'select' 'select_ln120_23' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_25)   --->   "%select_ln120_24 = select i1 %or_ln120_20, i4 %select_ln120_23, i4 11" [firmware/BDT.h:120]   --->   Operation 75 'select' 'select_ln120_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_25 = select i1 %or_ln120_21, i4 %select_ln120_24, i4 12" [firmware/BDT.h:120]   --->   Operation 76 'select' 'select_ln120_25' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln120_27)   --->   "%select_ln120_26 = select i1 %or_ln120_22, i4 %select_ln120_25, i4 13" [firmware/BDT.h:120]   --->   Operation 77 'select' 'select_ln120_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln120_27 = select i1 %or_ln120_23, i4 %select_ln120_26, i4 14" [firmware/BDT.h:120]   --->   Operation 78 'select' 'select_ln120_27' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.06>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89]   --->   Operation 79 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln107_14 = xor i1 %icmp_ln4_23, i1 1" [firmware/BDT.h:107]   --->   Operation 80 'xor' 'xor_ln107_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_36 = and i1 %icmp_ln4_31, i1 %xor_ln107_14" [firmware/BDT.h:105]   --->   Operation 81 'and' 'and_ln105_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln105_37 = and i1 %and_ln105_36, i1 %and_ln107_2" [firmware/BDT.h:105]   --->   Operation 82 'and' 'and_ln105_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln120_24 = or i1 %or_ln120_23, i1 %and_ln105_37" [firmware/BDT.h:120]   --->   Operation 83 'or' 'or_ln120_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln120_28 = select i1 %or_ln120_24, i4 %select_ln120_27, i4 15" [firmware/BDT.h:120]   --->   Operation 84 'select' 'select_ln120_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (2.06ns) (out node of the LUT)   --->   "%agg_result = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.16i11.i11.i4, i4 0, i11 1390, i4 1, i11 1450, i4 2, i11 1469, i4 3, i11 1879, i4 4, i11 1357, i4 5, i11 397, i4 6, i11 1544, i4 7, i11 187, i4 8, i11 1823, i4 9, i11 386, i4 10, i11 1751, i4 11, i11 1378, i4 12, i11 633, i4 13, i11 130, i4 14, i11 316, i4 15, i11 1317, i11 0, i4 %select_ln120_28" [firmware/BDT.h:121]   --->   Operation 85 'sparsemux' 'agg_result' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln125 = ret i11 %agg_result" [firmware/BDT.h:125]   --->   Operation 86 'ret' 'ret_ln125' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.136ns
The critical path consists of the following:
	wire read operation ('x_3_val_read', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) on port 'x_3_val' (firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln4', firmware/BDT.cpp:4->firmware/BDT.cpp:4->firmware/BDT.h:89) [16]  (2.136 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105', firmware/BDT.h:105) [32]  (0.978 ns)
	'and' operation 1 bit ('and_ln105_22', firmware/BDT.h:105) [38]  (0.978 ns)
	'or' operation 1 bit ('or_ln120', firmware/BDT.h:120) [58]  (0.978 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_26', firmware/BDT.h:105) [46]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln120', firmware/BDT.h:120) [69]  (0.000 ns)
	'select' operation 2 bit ('select_ln120', firmware/BDT.h:120) [71]  (0.000 ns)
	'select' operation 2 bit ('select_ln120_16', firmware/BDT.h:120) [72]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_17', firmware/BDT.h:120) [74]  (0.993 ns)
	'select' operation 3 bit ('select_ln120_18', firmware/BDT.h:120) [75]  (0.000 ns)
	'select' operation 3 bit ('select_ln120_19', firmware/BDT.h:120) [76]  (0.980 ns)
	'select' operation 3 bit ('select_ln120_20', firmware/BDT.h:120) [77]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_21', firmware/BDT.h:120) [79]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln105_32', firmware/BDT.h:105) [52]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_18', firmware/BDT.h:120) [62]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_22', firmware/BDT.h:120) [80]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_23', firmware/BDT.h:120) [81]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_24', firmware/BDT.h:120) [82]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_25', firmware/BDT.h:120) [83]  (1.024 ns)
	'select' operation 4 bit ('select_ln120_26', firmware/BDT.h:120) [84]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_27', firmware/BDT.h:120) [85]  (1.024 ns)

 <State 5>: 2.064ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln107_14', firmware/BDT.h:107) [45]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_36', firmware/BDT.h:105) [56]  (0.000 ns)
	'and' operation 1 bit ('and_ln105_37', firmware/BDT.h:105) [57]  (0.000 ns)
	'or' operation 1 bit ('or_ln120_24', firmware/BDT.h:120) [68]  (0.000 ns)
	'select' operation 4 bit ('select_ln120_28', firmware/BDT.h:120) [86]  (0.000 ns)
	'sparsemux' operation 11 bit ('agg_result', firmware/BDT.h:121) [87]  (2.064 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
