<!DOCTYPE html>
    <html lang="en">
    
    <head>
        <meta charset="UTF-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <script async src="https://www.googletagmanager.com/gtag/js?id=G-PQPWWZGD1B"></script>
        <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());

        gtag('config', 'G-PQPWWZGD1B');
        </script>
<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js?client=ca-pub-7833742603914548"
     crossorigin="anonymous"></script>
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.css" integrity="sha384-Xi8rHCmBmhbuyyhbI88391ZKP2dmfnOl4rT9ZfRI7mLTdk1wblIUnrIq35nqwEvC" crossorigin="anonymous">
        <link rel="stylesheet" href="../assets/css/min/@ui.css">
        <link rel="shortcut icon" href="../assets/images/favicons/favicon.ico">
        <link rel="apple-touch-icon-precomposed" href="../assets/images/favicons/apple-touch-icon-152x152-precomposed.png">
        <link rel="apple-touch-icon" sizes="180x180" href="../assets/images/favicons/apple-touch-icon.png">
        <link rel="icon" type="image/png" sizes="32x32" href="../assets/images/favicons/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="../assets/images/favicons/favicon-16x16.png">
        <link rel="manifest" href="../assets/images/favicons/site.webmanifest">
        <link rel="mask-icon" href="../assets/images/favicons/safari-pinned-tab.svg" color="#10106d">
        <meta name="msapplication-TileColor" content="#10106d">
        <meta name="msapplication-config" content="/assets/images/favicons/browserconfig.xml">
        <meta name="theme-color" content="#10106d">
        <link rel="canonical" href="https://vlavar.com/engineeringdb/let-us-compare-the-43gb-s-sige-hbt-selector-designed-earlier-to-130nm-90nm-and-65nm-cmos-implementations-again-we-will-assume-that-the-load-is-an-inverter-with-12ma-tail-current-which-could-serve" />
        <meta property="og:locale" content="en_US" />
        <meta property="og:type" content="article" />
        <meta property="og:site_name" content="Vlavar" />
        <meta property="article:publisher" content="admin@vlavar" />
       <title>Let us compare the 43Gb/s SiGe HBT selector designed earlier to 130nm, 90nm and 65nm CMOS implementations. Again, we will assume that the load is an inverter with 12mA tail current, which could serve as a 50Ω output driver, similar to the ones discussed in Chapter 12. We know from Chapter 4.2 that [solved] | Vlavar Engineering</title>
<meta property="og:title" content="Let us compare the 43Gb/s SiGe HBT selector designed earlier to 130nm, 90nm and 65nm CMOS implementations. Again, we will assume that the load is an inverter with 12mA tail current, which could serve as a 50Ω output driver, similar to the ones discussed in Chapter 12. We know from Chapter 4.2 that[solved!] | Vlavar Engineering" />
<meta name="description" content="All MOSFETs in the CML gate are sized to reach their peak f_{T}  when all of the tail current is switched through the device. Assuming that the"/>
<meta property="og:description" content="All MOSFETs in the CML gate are sized to reach their peak f_{T}  when all of the tail current is switched through the device. Assuming that the" />

<meta property="og:updated_time" content="2022-12-09T10:13:30+04:00" />
<meta name="twitter:description" content="All MOSFETs in the CML gate are sized to reach their peak f_{T}  when all of the tail current is switched through the device. Assuming that the" />
<meta name="twitter:title" content="Let us compare the 43Gb/s SiGe HBT selector designed earlier to 130nm, 90nm and 65nm CMOS implementations. Again, we will assume that the load is an inverter with 12mA tail current, which could serve as a 50Ω output driver, similar to the ones discussed in Chapter 12. We know from Chapter 4.2 that[solved!] | Vlavar Engineering" />

<meta property="article:published_time" content="2022-12-09T10:09:20+04:00" />
        <meta property="og:url" content="https://vlavar.com/engineeringdb/let-us-compare-the-43gb-s-sige-hbt-selector-designed-earlier-to-130nm-90nm-and-65nm-cmos-implementations-again-we-will-assume-that-the-load-is-an-inverter-with-12ma-tail-current-which-could-serve" />
        <meta property="article:author" content="admin@vlavar" />
        <meta name="twitter:card" content="summary_large_image" />
        <meta name="twitter:site" content="admin@vlavar" />
        <meta name="twitter:creator" content="admin@vlavar" />
     
    </head>
    
    <body>
        <nav id="desktop" class="desktop">
            <div id="desktop-container" class="container">
                <h1 id="logo"><a href="../index.html">Vlavar</a></h1>
                <div id="desktop-menu" class="menu">
                    <a href="../index.html">Home</a>
                    <a id="search">Search</a>
                    <a href="../tour/1.html">Tour</a>
                    <a href="../contact-us.html">Contact Us</a>
                </div>
                <button id="burger-button" class="hamburger">
                    <span></span>
                    <span></span>
                    <span></span>
                </button>
    
            </div>
        </nav>
        <nav id="mobile-navbar" class="mobile-nav">
            <div class="one text-fade"><a class="nav-link" href="../index.html">Home</a></div>
            <div class="two text-fade"><a class="nav-link" id="search-mobile">Search</a></div>
            <div class="three text-fade"><a class="nav-link" href="../tour/1.html">Tour</a></div>
            <div class="four text-fade"><a class="nav-link" href="../contact-us.html">COntact Us</a></div>
        </nav>
    
        <div id="container" class="container-items tour">
            <div id="searchbox" class="searchbox">
                <div class="search">
                    <div class="icon"></div>
                    <form class="form">
                        <div class="input">
                        <input type="text" id="x" placeholder="Find solutions to engineering problems " autocomplete="off" >

                        </div>
                    </form>
                </div>
            </div>
            <div class="items question-block"> <span class="question">Guest Question. </span>
            <p class="blog">Let us compare the <span class="tex-text">\( 43 \mathrm{~Gb} / \mathrm{s}\)</span> SiGe HBT selector designed earlier to <span class="tex-text">\(130 \mathrm{~nm}, 90 \mathrm{~nm}\)</span> and <span class="tex-text">\(65 \mathrm{~nm}\)</span> CMOS implementations. Again, we will assume that the load is an inverter with <span class="tex-text">\(12 \mathrm{~mA}\)</span> tail current, which could serve as a <span class="tex-text">\(50 \Omega\)</span> output driver, similar to the ones discussed in Chapter 12 . We know from Chapter 4.2 that an n-channel MOSFET has a peak <span class="tex-text">\(f_{T}\)</span> current density of approximately <span class="tex-text">\(0.3 \mathrm{~mA} / \mu \mathrm{m}\)</span>, irrespective of the technology node. Although the transistor capacitances are somewhat smaller in a <span class="tex-text">\(65 \mathrm{~nm}\)</span> GP CMOS process than in a <span class="tex-text">\(130 \mathrm{~nm}\)</span> CMOS process, for simplicity, we will assume average device capacitances per unit gate width for all three technologies of approximately <span class="tex-text">\(C_{g s}{ }^{\prime}=1.0 \mathrm{fF} / \mu \mathrm{m}, C_{g d}{ }^{\prime}=0.5 \mathrm{fF} / \mu \mathrm{m}\)</span>, and <span class="tex-text">\(C_{d b}{ }^{\prime}=1.0 \mathrm{fF} / \mu \mathrm{m} \)</span> At what technology node can such a selector be realized using MOS CML? Find the minimum tail current to achieve the necessary bandwidth along with the corresponding gate width and load resistance.</p>      
    <!-- end -->
            </div>
    
            <div class="items blog-solution">
                <div class="admin"><span>Admin</span> <svg class="verified-badge" xmlns="http://www.w3.org/2000/svg"
                        version="1.1" viewBox="0,0,24,24">
                        <path
                            d="M22.5 12.5c0-1.58-.875-2.95-2.148-3.6.154-.435.238-.905.238-1.4 0-2.21-1.71-3.998-3.818-3.998-.47 0-.92.084-1.336.25C14.818 2.415 13.51 1.5 12 1.5s-2.816.917-3.437 2.25c-.415-.165-.866-.25-1.336-.25-2.11 0-3.818 1.79-3.818 4 0 .494.083.964.237 1.4-1.272.65-2.147 2.018-2.147 3.6 0 1.495.782 2.798 1.942 3.486-.02.17-.032.34-.032.514 0 2.21 1.708 4 3.818 4 .47 0 .92-.086 1.335-.25.62 1.334 1.926 2.25 3.437 2.25 1.512 0 2.818-.916 3.437-2.25.415.163.865.248 1.336.248 2.11 0 3.818-1.79 3.818-4 0-.174-.012-.344-.033-.513 1.158-.687 1.943-1.99 1.943-3.484zm-6.616-3.334l-4.334 6.5c-.145.217-.382.334-.625.334-.143 0-.288-.04-.416-.126l-.115-.094-2.415-2.415c-.293-.293-.293-.768 0-1.06s.768-.294 1.06 0l1.77 1.767 3.825-5.74c.23-.345.696-.436 1.04-.207.346.23.44.696.21 1.04z"
                            fill="#1da1f2" />
                    </svg> </div>
    
                <div class="solution">Solution</div>
    
            </div>
    
            <div class="items answer-block">
                <p class="blog">
All MOSFETs in the CML gate are sized to reach their peak <span class="tex-text">\(f_{T} \)</span> when all of the tail current is switched through the device. Assuming that the loading inverter was designed for a small signal gain <span class="tex-text">\(A_{V}=-2 \)</span>, then its MOSFET gate width is<br /> <span class="tex-text">\(\frac{I_{T}}{J_{p f T}}=W=\frac{12 \mathrm{~mA}}{0.3 \frac{\mathrm{mA}}{\mu \mathrm{m}}}=40 \mu \mathrm{m} \)</span><br /> and the load capacitance becomes<br /> <span class="tex-text">\(C_{L}=C_{g s}+\left(1-A_{V}\right) C_{g d}=\frac{12 \mathrm{~mA}}{0.3 \frac{\mathrm{mA}}{\mu \mathrm{m}}}\left[1 \frac{\mathrm{fF}}{\mu \mathrm{m}}+\left(3.0 .5 \frac{\mathrm{fF}}{\mu \mathrm{m}}\right)\right]=100 \mathrm{fF} \)</span> .<br /> When compared with the load capacitance presented by the bipolar transistor from , we note that, for the same current, the MOS input capacitance is half that of the <span class="tex-text">\(0.2 \mu \mathrm{m} \)</span> HBT, but the same as that of the HBT in the <span class="tex-text">\(110 \mathrm{~nm} \)</span> process.</p>
 <p class="blog">
An important note here is that the Miller capacitance forms a larger portion of the input capacitance in a MOS CML gate than in a bipolar CML gate.</p>
 <p class="blog">
The total output capacitance <span class="tex-text">\(C_{\text {ToT }} \)</span> per side is a function of the gate width W of the devices in the selector.<br /> <span class="tex-text">\(C_{T O T}=C_{L}+2 C^{\prime}_{g d} W+2 C_{d b}^{\prime} W=100 \mathrm{fF}+\left(3 \frac{\mathrm{fF}}{\mu \mathrm{m}} \cdot W\right) \)</span><br /> Although at this stage neither the tail current nor the size of the MOSFETs are known, the MOSFETs are sized to reach their peak <span class="tex-text">\(f_{T} \)</span> when all of the tail current is switched through the device<br /> <span class="tex-text">\(I_{T}=J_{p f T} W=0.3 \frac{\mathrm{mA}}{\mu \mathrm{m}} \cdot W \)</span><br /> This equation provides us with a relationship between W and <span class="tex-text">\(I_{T} \)</span> that we can use to reduce the number of unknowns in the design process.</p>
 <p class="blog">
The logic swing required for complete switching of the differential pair depends on the technology node. The load resistance is a function of the logic swing.<br /> <span class="tex-text">\(R_{L}=\frac{\Delta V}{I_{T}}=\frac{\Delta V}{0.3 \frac{\mathrm{mA}}{\mu \mathrm{m}} \cdot W} \)</span><br /> To achieve the <span class="tex-text">\(4.9 \mathrm{ps} \)</span> time constant at the output node for <span class="tex-text">\(32.25 \mathrm{GHz} \)</span> bandwidth, the following condition must be satisfied<br /> <span class="tex-text">\(\tau=R_{L} C_{T O T}=\frac{\left(100 \mathrm{fF}+3 \frac{\mathrm{fF}}{\mu \mathrm{m}} \cdot W\right) \cdot \Delta V}{3 \frac{\mathrm{fF}}{\mu \mathrm{m}} \cdot W}=4.94 \mathrm{ps} \)</span><br /> Rearranging the terms yields an expression for the gate width as a function of the logic swing<br /> <span class="tex-text">\(W=\frac{100 \mathrm{fF} \cdot \Delta V}{\left(4.94 \mathrm{ps} \cdot 0.3 \frac{\mathrm{mA}}{\mu \mathrm{m}}\right)-\left(3 \frac{\mathrm{fF}}{\mu \mathrm{m}} \cdot \Delta V\right)} \)</span></p>
 <p class="blog">
In order for the denominator to remain positive (otherwise a physical solution is not possible), the single-ended logic swing can be at most 500mV. We have already established that in an optimally designed CML gate, 130nm n-channel MOSFETs require a voltage swing of about 600mV, meaning that at least a 90nm technology will be necessary for this design. However if we design for a 450mV swing, we quickly find that the required gate width is about 341μm, and the corresponding tail current becomes 102mA! This high-power consumption can be reduced if we move to a 65nm technology with a logic swing of 320mV. In this case, the gate width is reduced considerably to 62μm, and the current consumption is still large but a more reasonable 18.6mA. The load resistance for the 65nm design would be about 17.2Ω. Note that the fanout is 0.64. In other words, without inductive peaking, even in 65nm CMOS we cannot build a MOS CML selector that can drive itself at 43Gb/s.</p>
 <p class="blog">
If the bipolar designs from the previous example operate from a <span class="tex-text">\( 2.5-\mathrm{V} \)</span> power supply, the power consumption of the selector with a <span class="tex-text">\(5.64 \mathrm{~mA} \)</span> tail current would be <span class="tex-text">\(39 \mathrm{~mW} \)</span> for the technology with <span class="tex-text">\(0.2 \mu \mathrm{m} \)</span> emitter and <span class="tex-text">\(19.8 \mathrm{~mW} \)</span> in the technology with <span class="tex-text">\(0.11 \mu \mathrm{m} \)</span> emitter. If the <span class="tex-text">\(65 \mathrm{~nm} \mathrm{CMOS} \)</span> design is operated from a 1.1-V supply, its power consumption is <span class="tex-text">\(20.46 \mathrm{~mW} \)</span>, but only the <span class="tex-text">\(110 \mathrm{~nm} \)</span> HBT CML gate can drive itself without inductive peaking at <span class="tex-text">\(43 \mathrm{~Gb} / \mathrm{s} \)</span> !</p>
 <p class="blog">
These design examples highlight a subtle difference in how MOS and bipolar technology scaling improves the speed of CML gates. In bipolar designs, the logic swing remains approximately constant across technologies. Scaling reduces the transit time and <span class="tex-text">\(C_{b e} \)</span> and increases the HBT peak <span class="tex-text">\(f_{T} \)</span> current density, and improves the intrinsic slew rate of the device. On the other hand, to first order, the peak <span class="tex-text">\(f_{T} \)</span> current density in MOS technologies remains constant, as does the device slew rate. Instead, higher speed is obtained by reducing the voltage swing required to completely switch the differential pair. This observation is true so long as CMOS foundries follow constant field scaling rules. However, in recently developed <span class="tex-text">\(45 \mathrm{~nm} \)</span> and <span class="tex-text">\(32 \mathrm{~nm} \)</span> low-power CMOS processes, we already see that constant voltage (rather than constant field) scaling is being applied and the MOSFET capacitances per unit gate width do decrease without increasing <span class="tex-text">\(g_{m}^{\prime} \)</span>. This suggests that, the CML voltage swing would remain approximately constant in these technologies while the peak <span class="tex-text">\(f_{T} \)</span> current density increases only slightly.</p>
 
    
          <!-- end -->
            </div>
        </div>
    
    
        <footer class="footer-bg footer-slct">
            <div class="footer-top">
                <a href="../tos.html">terms</a>
                <a href="../privacy.html">privacy</a>
                <a href="../contact-us.html">contact us</a>
            </div>
            <div class="footer-bottom">
                &copy; 2022 Vlavar Inc. All Rights Reserved.
            </div>
        </footer>    
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/katex.min.js" integrity="sha384-X/XCfMm41VSsqRNQgDerQczD69XqmjOOOwYQvr/uuC+j4OPoNhVgjdGFwhvN02Ja" crossorigin="anonymous"></script>
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.0/dist/contrib/auto-render.min.js" integrity="sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR" crossorigin="anonymous"></script>
        <script src="../assets/js/min/client-ui.js"></script>
    </body>
    
    </html>