vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_parity.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_tx.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_rx.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/nodeLibrary.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uartOC.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI3.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI2.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI1.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/registerFile.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/PID.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/controller.vhd"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl"
vhdl work "Z:/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/top_level.vhdl"
