<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREBOOTSTRAP</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.100</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="1"><name>rtl\vlog\test\user\testbench.v</name><fileType>verilogSource</fileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file><file fileid="2"><name>rtl\vlog\test\user\incr_data.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="3"><name>rtl\vlog\test\user\cypress_512mb_settings.v</name><fileType>verilogSource</fileType><vendorExtensions><isIncludeFile/></vendorExtensions></file><file fileid="4"><name>rtl\vlog\test\user\s25fl512s.mem</name><userFileType>MEM</userFileType></file><file fileid="5"><name>rtl\vlog\test\user\s25fl512s.v</name><fileType>verilogSource</fileType></file><file fileid="6"><name>rtl\vlog\test\user\s25fl512sOTP.mem</name><userFileType>MEM</userFileType></file><file fileid="7"><name>rtl\vlog\test\user\SPI_HOST_MODEL.v</name><fileType>verilogSource</fileType></file><file fileid="8"><name>rtl\vlog\test\user\CoreAHBLSRAM.v</name><fileType>verilogSource</fileType></file><file fileid="9"><name>rtl\vlog\test\user\SramCtrlIf.v</name><fileType>verilogSource</fileType></file><file fileid="10"><name>rtl\vlog\test\user\AHBLSramIf.v</name><fileType>verilogSource</fileType></file><file fileid="11"><name>rtl\vlog\test\user\lsram_2048to139264x8_rtg4.v</name><fileType>verilogSource</fileType></file><file fileid="12"><name>rtl\vlog\test\user\usram_128to9216x8_rtg4.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="13"><name>rtl\vlog\core\corebootstrap_ahb_writer.v</name><fileType>verilogSource</fileType></file><file fileid="14"><name>rtl\vlog\core\corebootstrap_boot_reset.v</name><fileType>verilogSource</fileType></file><file fileid="15"><name>rtl\vlog\core\corebootstrap_cksum_ctrl.v</name><fileType>verilogSource</fileType></file><file fileid="16"><name>rtl\vlog\core\corebootstrap.v</name><fileType>verilogSource</fileType></file><file fileid="17"><name>rtl\vlog\core\corebootstrap_spi_ctrl.v</name><fileType>verilogSource</fileType></file><file fileid="18"><name>rtl\vlog\core\corebootstrap_spi_reader.v</name><fileType>verilogSource</fileType></file><file fileid="19"><name>rtl\vlog\core\corebootstrap_spi_sel.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>