# Modules

In SystemVerilog, a module is the fundamental building block used to design hardware. It acts as a reusable unit that can represent anything from a simple logic gate to a complex system.

## How To Create a Module in SystemVerilog

To create a module in System Verilog, the common syntax is used: 

```systemverilog
module <module_name> (<inputs and outputs>);

<module_logic>

endmodule
```





