# vsim tb -l macro_stimulus_log.log -c -do "run -all;exit;" 
# Start time: 21:28:01 on Oct 30,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim
# //  Version 10.6c linux Jul 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.macro_stimulus_sv_unit(fast)
# Loading work.tb(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading /tools/mentor/questasim_10.6c/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test test...
# UVM_INFO macro_stimulus.sv(35) @ 0: uvm_test_top.env.a.seqr@@s [Trans1] Trans1 is created
# UVM_INFO macro_stimulus.sv(37) @ 0: uvm_test_top.env.a.seqr@@s [Trans1] Trans1 is randomize
# ---------------------------------------------------------------------------
# Name                           Type         Size  Value                    
# ---------------------------------------------------------------------------
# trans1                         transaction  -     @636                     
#   a                            integral     4     'h1                      
#   b                            integral     4     'h9                      
#   y                            integral     4     'h4                      
#   begin_time                   time         64    0                        
#   end_time                     time         64    0                        
#   depth                        int          32    'd2                      
#   parent sequence (name)       string       1     s                        
#   parent sequence (full name)  string       25    uvm_test_top.env.a.seqr.s
#   sequencer                    string       23    uvm_test_top.env.a.seqr  
# ---------------------------------------------------------------------------
# UVM_INFO macro_stimulus.sv(40) @ 0: uvm_test_top.env.a.seqr@@s [Trans1] Create , Randomization and send all done for trans1 
# UVM_INFO macro_stimulus.sv(43) @ 0: uvm_test_top.env.a.seqr@@s [Trans2] Trans2 is created
# UVM_INFO macro_stimulus.sv(45) @ 0: uvm_test_top.env.a.seqr@@s [Trans] Trans2 is randomize and the send data
# ---------------------------------------------------------------------------
# Name                           Type         Size  Value                    
# ---------------------------------------------------------------------------
# trans2                         transaction  -     @643                     
#   a                            integral     4     'hc                      
#   b                            integral     4     'h6                      
#   y                            integral     4     'h9                      
#   begin_time                   time         64    0                        
#   end_time                     time         64    0                        
#   depth                        int          32    'd2                      
#   parent sequence (name)       string       1     s                        
#   parent sequence (full name)  string       25    uvm_test_top.env.a.seqr.s
#   sequencer                    string       23    uvm_test_top.env.a.seqr  
# ---------------------------------------------------------------------------
# UVM_INFO macro_stimulus.sv(47) @ 0: uvm_test_top.env.a.seqr@@s [Trans2] using with 
# ---------------------------------------------------------------------------
# Name                           Type         Size  Value                    
# ---------------------------------------------------------------------------
# trans2                         transaction  -     @643                     
#   a                            integral     4     'h2                      
#   b                            integral     4     'h4                      
#   y                            integral     4     'h1                      
#   begin_time                   time         64    0                        
#   end_time                     time         64    0                        
#   depth                        int          32    'd2                      
#   parent sequence (name)       string       1     s                        
#   parent sequence (full name)  string       25    uvm_test_top.env.a.seqr.s
#   sequencer                    string       23    uvm_test_top.env.a.seqr  
# ---------------------------------------------------------------------------
# UVM_INFO macro_stimulus.sv(51) @ 0: uvm_test_top.env.a.seqr@@s [Trans2] Create , randomization and send is done for trans2
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 0: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   11
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [Trans]     1
# [Trans1]     3
# [Trans2]     3
# ** Note: $finish    : /tools/mentor/questasim_10.6c/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 0 ns  Iteration: 227  Instance: /tb
# End time: 21:28:03 on Oct 30,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
