<p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+DMI+DV+checklist" rel="nofollow">#Cov.IOC.AddressSameDifferentSecureBit</a></p><p>Same address with differing secure bits outstanding and colliding at the same time in each RTL structure </p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+DMI+DV+checklist" rel="nofollow">#Cov.IOC.AddressesUnderCohWin</a></p><p>One config where there is memory space underneath the coherence window (ex: 42 bit Ax Address and &gt; 1 memory region where each region has a non 0 address prefix) </p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.AllTypesOfErrors</a></p><p>Coverage for all 4 types of errors </p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.DTWRspErrOnEviction</a></strong></p><p><strong>DTWResp getting all types of errors on an eviction </strong></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Register+testing" rel="nofollow">#Cov.IOC.ErrIntDisEnUnCorrErrs</a></p><ul><li>Ensure that both correctable and uncorrectable interrupts are triggered when ErrIntEn is set and the appropriate error injection happens. (#Check.AIU.ErrIntEnCorrErrs, #Check.IOC.ErrIntEnCorrErrs, #Check.DCE.ErrIntEnCorrErrs, #Check.DMI.ErrIntEnCorrErrs, #Check.AIU.ErrIntEnUnCorrErrs, #Check.IOC.ErrIntEnUnCorrErrs, #Check.DCE.ErrIntEnUnCorrErrs, #Check.DMI.ErrIntEnUnCorrErrs)</li><li>Ensure that neither the correctable nor the uncorrectable interrupt are triggered when ErrIntEn is disabled and error injection happens.</li></ul><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.FillAbortedDueToAddrErr</a></strong></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.FillAbortedDueToTrsptErr</a></p><p>Fill gets aborted due to address corruption error/transport error </p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.FillErrorsCrossedWithAllTypesOfErrors</a></strong></p><p><strong>Fill crossed with address error, data error and transport error </strong></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+DMI+DV+checklist" rel="nofollow">#Cov.IOC.HigherUrgencyOnReqThatDoesNotContributeToPressure</a></p><p>Coverage to make sure that there are higher urgency requests which have not reached pressure calculation</p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.IODataRamDoubleBitErr</a></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.IODataRamSingleBitErr</a></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.IOTagRamDoubleBitErr</a></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.IOTagRamSingleBitErr<br/></a></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.OTTDataDoubltBitErr</a></p><p> </p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.OTTDataSingleBitErr</a></p><p> </p><p>Coverage to make sure single bit errors and double bit errors on all data structures</p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.MultipleErrsOnOneTxn</a></p><p>If a protocol transaction encounters multiple detected or propagated errors, a single error indication is propagated in subsequent protocol messages, based on the following rules: a transport error takes precedence over an address corruption error and a data corruption error, and an address corruption error takes precedence over a data corruption error</p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+DMI+DV+checklist" rel="nofollow">#Cov.IOC.NonZeroCacheCohWin</a></strong></p><p><strong>Cache coherence window should be non-zero in some configs (config space coverage) </strong></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/NCore+1.7" rel="nofollow">#Cov.IOC.QosPortNotEqualtowSFIPriority</a></p><p>useACEQoS Port is set, but SFI wPriority is 0 and vice-versa. Configuration coverage for this </p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.STRReqWithErrAndNoDTRReq</a></p><p>STRReq with error with no DTRReq coming back </p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.SingleBitErrorsInDataWithFillEnLowWithReadHitWithSC</a></p><p>...</p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.SingleBitErrorsInTagWithFillEnLowWithReadHitWithSC</a></strong></p><p><strong>...</strong></p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.TrsptPwrMgtErr</a></strong></p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.TrsptSecurityErr</a></strong></p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.TrsptTOErr</a></strong></p><p><strong><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.WindowErr</a></strong></p><p><strong>Window Error, Transport Security Error, Power Mgt Error, Timeout Error</strong></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.UTTFullRdMissAllocateLookUp</a></p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.UTTFullWrMissAllocateLookUp</a></p><p>?</p><p><a class="external-link" href="http://confluence.arteris.com/display/ENGR/Ncore+IO%24+DV+checklist" rel="nofollow">#Cov.IOC.UnCorrErrCrossedWithStallReplayAndBypass</a></p><p>tagpipe_stall, tagpipe_replay and bypass_en crossed with uncorrectable error happening one cycle before, at or one cycle later </p><p> </p>