{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649286760180 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649286760181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 16:12:39 2022 " "Processing started: Wed Apr 06 16:12:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649286760181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1649286760181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1649286760181 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1649286760357 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1649286760357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1649286760661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1649286760662 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll/vga_pll_0002.v " "Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1649286768510 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll.v " "Can't analyze file -- file V/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1649286768514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test/pll_test_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test/pll_test_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test_0002 " "Found entity 1: pll_test_0002" {  } { { "V/pll_test/pll_test_0002.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test/pll_test_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768519 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(297) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1649286768521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768522 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1649286768524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768526 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VCM_I2C.v(287) " "Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 287 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Design Software" 0 -1 1649286768528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_I2C " "Found entity 1: VCM_I2C" {  } { { "V_Auto/VCM_I2C.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/vcm_ctrl_p.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 VCM_CTRL_P " "Found entity 1: VCM_CTRL_P" {  } { { "V_Auto/VCM_CTRL_P.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/VCM_CTRL_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/modify_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_SYNC " "Found entity 1: MODIFY_SYNC" {  } { { "V_Auto/MODIFY_SYNC.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/MODIFY_SYNC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/lcd_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_COUNTER " "Found entity 1: LCD_COUNTER" {  } { { "V_Auto/LCD_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/LCD_COUNTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/i2c_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DELAY " "Found entity 1: I2C_DELAY" {  } { { "V_Auto/I2C_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/I2C_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/focus_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FOCUS_ADJ " "Found entity 1: FOCUS_ADJ" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/f_vcm.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 F_VCM " "Found entity 1: F_VCM" {  } { { "V_Auto/F_VCM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/F_VCM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs AUTO_SYNC_MODIFY.v(4) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(4): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs AUTO_SYNC_MODIFY.v(5) " "Verilog HDL Declaration information at AUTO_SYNC_MODIFY.v(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_sync_modify.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_SYNC_MODIFY " "Found entity 1: AUTO_SYNC_MODIFY" {  } { { "V_Auto/AUTO_SYNC_MODIFY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_SYNC_MODIFY.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_auto/auto_focus_on.v 1 1 " "Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_FOCUS_ON " "Found entity 1: AUTO_FOCUS_ON" {  } { { "V_Auto/AUTO_FOCUS_ON.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/AUTO_FOCUS_ON.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIDEO_PLL " "Found entity 1: VIDEO_PLL" {  } { { "V/VIDEO_PLL.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/VIDEO_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file v/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "V/FpsMonitor.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768564 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW2RGB_J.v " "Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1649286768567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RE_TRIGGER.v " "Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1649286768574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller/vga_controller_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "VGA_Controller/VGA_Controller_trig.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/VGA_Controller/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768584 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref de1_soc_d8m_lb_rtl.v(114) " "Verilog HDL Declaration warning at de1_soc_d8m_lb_rtl.v(114): \"ref\" is SystemVerilog-2005 keyword" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 114 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1649286768586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_lb_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_LB_RTL " "Found entity 1: DE1_SOC_D8M_LB_RTL" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1649286768591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rgb_process.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rgb_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Process " "Found entity 1: RGB_Process" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/saturate.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/saturate.v" { { "Info" "ISGN_ENTITY_NAME" "1 saturate " "Found entity 1: saturate" {  } { { "TMZ-181_Verilog/saturate.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/saturate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r brightness.v(8) " "Verilog HDL Declaration information at brightness.v(8): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g brightness.v(9) " "Verilog HDL Declaration information at brightness.v(9): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768595 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b brightness.v(10) " "Verilog HDL Declaration information at brightness.v(10): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/brightness.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/brightness.v" { { "Info" "ISGN_ENTITY_NAME" "1 brightness " "Found entity 1: brightness" {  } { { "TMZ-181_Verilog/brightness.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/brightness.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incb INCb control.v(30) " "Verilog HDL Declaration information at control.v(30): object \"incb\" differs only in case from object \"INCb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768597 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decb DECb control.v(30) " "Verilog HDL Declaration information at control.v(30): object \"decb\" differs only in case from object \"DECb\" in the same scope" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/control.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/lvl2pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/lvl2pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvl2pulse " "Found entity 1: lvl2pulse" {  } { { "TMZ-181_Verilog/lvl2pulse.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/lvl2pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/grayscale.v 1 1 " "Found 1 design units, including 1 entities, in source file tmz-181_verilog/grayscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "TMZ-181_Verilog/grayscale.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/grayscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r contrast.v(8) " "Verilog HDL Declaration information at contrast.v(8): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g contrast.v(9) " "Verilog HDL Declaration information at contrast.v(9): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b contrast.v(10) " "Verilog HDL Declaration information at contrast.v(10): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1649286768603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmz-181_verilog/contrast.v 2 2 " "Found 2 design units, including 2 entities, in source file tmz-181_verilog/contrast.v" { { "Info" "ISGN_ENTITY_NAME" "1 contrast " "Found entity 1: contrast" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768604 ""} { "Info" "ISGN_ENTITY_NAME" "2 contrast_logic " "Found entity 2: contrast_logic" {  } { { "TMZ-181_Verilog/contrast.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/contrast.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649286768604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1649286768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V_CNT FOCUS_ADJ.v(58) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(58): created implicit net for \"V_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649286768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "H_CNT FOCUS_ADJ.v(59) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(59): created implicit net for \"H_CNT\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649286768604 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LINE FOCUS_ADJ.v(60) " "Verilog HDL Implicit Net warning at FOCUS_ADJ.v(60): created implicit net for \"LINE\"" {  } { { "V_Auto/FOCUS_ADJ.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/V_Auto/FOCUS_ADJ.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1649286768604 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "frame_en control.v(53) " "Verilog HDL Procedural Assignment error at control.v(53): object \"frame_en\" on left-hand side of assignment must have a variable data type" {  } { { "TMZ-181_Verilog/control.v" "" { Text "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/TMZ-181_Verilog/control.v" 53 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1649286768623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg " "Generated suppressed messages file C:/Users/Dan/Desktop/Senior Design Project/DE1_SOC_D8M_LB_RTL/output_files/DE1_SOC_D8M_LB_RTL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1649286768660 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  14 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649286768678 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 06 16:12:48 2022 " "Processing ended: Wed Apr 06 16:12:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649286768678 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649286768678 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649286768678 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1649286768678 ""}
