{
    "nl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/53-openroad-fillinsertion/add3x64.nl.v",
    "pnl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/53-openroad-fillinsertion/add3x64.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/54-odb-cellfrequencytables/add3x64.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/54-odb-cellfrequencytables/add3x64.odb",
    "sdc": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/53-openroad-fillinsertion/add3x64.sdc",
    "sdf": {
        "max_ss_100C_1v60": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/12-openroad-staprepnr/max_ss_100C_1v60/add3x64__max_ss_100C_1v60.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/05-yosys-jsonheader/add3x64.h.json",
    "vh": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/28-odb-writeverilogheader/add3x64.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 2180,
        "design__instance__area": 11359.6,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 5,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "power__internal__total": 0.00067193,
        "power__switching__total": 0.000562993,
        "power__leakage__total": 5.43958e-09,
        "power__total": 0.00123493,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.5282817111068602,
        "timing__setup__ws__corner:max_ss_100C_1v60": 3.0579806219447354,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 25,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": 0,
        "clock__skew__worst_setup": 0,
        "timing__hold__ws": 0.568302,
        "timing__setup__ws": 5.95263,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 100.0 400.0",
        "design__core__bbox": "5.52 10.88 94.3 388.96",
        "design__io": 260,
        "design__die__area": 40000,
        "design__core__area": 33565.9,
        "design__instance__count__stdcell": 2180,
        "design__instance__area__stdcell": 11359.6,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.338428,
        "design__instance__utilization__stdcell": 0.338428,
        "design__instance__count__class:inverter": 24,
        "design__instance__count__class:sequential_cell": 64,
        "design__instance__count__class:multi_input_combinational_cell": 947,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 2734,
        "design__instance__count__class:tap_cell": 423,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 258,
        "design__io__hpwl": 16470377,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 25,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.568302,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.95263,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1000000000000000000000000000000,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 28098.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 271,
        "design__instance__count__class:clock_buffer": 10,
        "design__instance__count__class:clock_inverter": 6,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 435,
        "antenna_diodes_count": 0,
        "route__net": 1509,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 218,
        "route__wirelength__iter:1": 29560,
        "route__drc_errors__iter:2": 148,
        "route__wirelength__iter:2": 29401,
        "route__drc_errors__iter:3": 88,
        "route__wirelength__iter:3": 29415,
        "route__drc_errors__iter:4": 2,
        "route__wirelength__iter:4": 29429,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 29431,
        "route__drc_errors": 0,
        "route__wirelength": 29431,
        "route__vias": 9413,
        "route__vias__singlecut": 9413,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 391.76
    }
}