##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_Pump
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for Display1_IntClock
		4.4::Critical Path Report for Display2_IntClock
		4.5::Critical Path Report for Printer_IntClock
		4.6::Critical Path Report for RF_Physical_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
		5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
		5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
		5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
		5.9::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
		5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_Pump                 | Frequency: 40.19 MHz  | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 50.48 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: Display1_IntClock          | Frequency: 47.64 MHz  | Target: 0.46 MHz   | 
Clock: Display2_IntClock          | Frequency: 55.56 MHz  | Target: 0.46 MHz   | 
Clock: Printer_IntClock           | Frequency: 46.28 MHz  | Target: 0.08 MHz   | 
Clock: RF_Physical_IntClock       | Frequency: 57.52 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_Pump            Clock_Pump            2.17083e+007     21683452    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Clock_Pump            41666.7          21855       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display1_IntClock     41666.7          25368       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Display2_IntClock     41666.7          24854       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             Printer_IntClock      41666.7          24739       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             RF_Physical_IntClock  41666.7          24695       N/A              N/A         N/A              N/A         N/A              N/A         
Display1_IntClock     Display1_IntClock     2.16667e+006     2145675     N/A              N/A         N/A              N/A         N/A              N/A         
Display2_IntClock     Display2_IntClock     2.16667e+006     2148667     N/A              N/A         N/A              N/A         N/A              N/A         
Printer_IntClock      Printer_IntClock      1.30417e+007     13020058    N/A              N/A         N/A              N/A         N/A              N/A         
RF_Physical_IntClock  RF_Physical_IntClock  1.30417e+007     13024281    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL_1(0)_PAD:out  21217         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out  20640         CyBUS_CLK(fixed-function):R  
Tx_Disp1(0)_PAD   32355         Display1_IntClock:R          
Tx_Disp2(0)_PAD   28923         Display2_IntClock:R          
Tx_Print(0)_PAD   30162         Printer_IntClock:R           
Tx_Pump(0)_PAD    34727         Clock_Pump:R                 
Tx_RF(0)_PAD      29908         RF_Physical_IntClock:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_Pump
****************************************
Clock: Clock_Pump
Frequency: 40.19 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21683452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19522
-------------------------------------   ----- 
End-of-path arrival time (ps)           19522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q            macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_counter_load\/main_2  macrocell21   7994   9244  21683452  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell21   3350  12594  21683452  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6928  19522  21683452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 50.48 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21855p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16302
-------------------------------------   ----- 
End-of-path arrival time (ps)           16302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell90   4126  16302  21855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Display1_IntClock
***********************************************
Clock: Display1_IntClock
Frequency: 47.64 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           15631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q            macrocell99   1250   1250  2145675  RISE       1
\Display1:BUART:rx_counter_load\/main_1  macrocell29   5905   7155  2145675  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10505  2145675  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    5127  15631  2145675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Display2_IntClock
***********************************************
Clock: Display2_IntClock
Frequency: 55.56 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q            macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_counter_load\/main_3  macrocell37    5721   6971  2148667  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  10321  2148667  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2318  12640  2148667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Printer_IntClock
**********************************************
Clock: Printer_IntClock
Frequency: 46.28 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020058p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                      macrocell59     1250   1250  13020058  RISE       1
\Printer:BUART:counter_load_not\/main_1           macrocell10     8495   9745  13020058  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell10     3350  13095  13020058  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2324  15419  13020058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for RF_Physical_IntClock
**************************************************
Clock: RF_Physical_IntClock
Frequency: 57.52 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024281p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11196
-------------------------------------   ----- 
End-of-path arrival time (ps)           11196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                      macrocell43     1250   1250  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/main_1           macrocell2      4287   5537  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/q                macrocell2      3350   8887  13024281  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11196  13024281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Display2_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24854p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13343
-------------------------------------   ----- 
End-of-path arrival time (ps)           13343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  24854  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      4955   7760  24854  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  11110  24854  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2233  13343  24854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Display1_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25368p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  25368  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      4681   7166  25368  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  10516  25368  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2313  12829  25368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Printer_IntClock:R)
******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24739p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  24739  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     5061   7194  24739  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  10544  24739  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2914  13457  24739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. RF_Physical_IntClock:R)
**********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                                    iocell1         2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_0         macrocell6      5616   7850  24695  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  11200  24695  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302  13502  24695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_Pump:R)
************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21855p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16302
-------------------------------------   ----- 
End-of-path arrival time (ps)           16302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell90   4126  16302  21855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1


5.6::Critical Path Report for (Display2_IntClock:R vs. Display2_IntClock:R)
***************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q            macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_counter_load\/main_3  macrocell37    5721   6971  2148667  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  10321  2148667  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2318  12640  2148667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.7::Critical Path Report for (Display1_IntClock:R vs. Display1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           15631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q            macrocell99   1250   1250  2145675  RISE       1
\Display1:BUART:rx_counter_load\/main_1  macrocell29   5905   7155  2145675  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10505  2145675  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    5127  15631  2145675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.8::Critical Path Report for (Printer_IntClock:R vs. Printer_IntClock:R)
*************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020058p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                      macrocell59     1250   1250  13020058  RISE       1
\Printer:BUART:counter_load_not\/main_1           macrocell10     8495   9745  13020058  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell10     3350  13095  13020058  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2324  15419  13020058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1


5.9::Critical Path Report for (RF_Physical_IntClock:R vs. RF_Physical_IntClock:R)
*********************************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024281p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11196
-------------------------------------   ----- 
End-of-path arrival time (ps)           11196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                      macrocell43     1250   1250  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/main_1           macrocell2      4287   5537  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/q                macrocell2      3350   8887  13024281  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11196  13024281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


5.10::Critical Path Report for (Clock_Pump:R vs. Clock_Pump:R)
**************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21683452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19522
-------------------------------------   ----- 
End-of-path arrival time (ps)           19522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q            macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_counter_load\/main_2  macrocell21   7994   9244  21683452  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell21   3350  12594  21683452  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6928  19522  21683452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21855p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16302
-------------------------------------   ----- 
End-of-path arrival time (ps)           16302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                            iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0          macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q               macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_3  macrocell90   4126  16302  21855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22067p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3470
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16130
-------------------------------------   ----- 
End-of-path arrival time (ps)           16130
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                           iocell5         2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0         macrocell22     6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q              macrocell22     3350  12176  21855  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   3954  16130  22067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_0\/main_3
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 22740p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15417
-------------------------------------   ----- 
End-of-path arrival time (ps)           15417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_state_0\/main_3   macrocell80   3241  15417  22740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_status_3\/main_3
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 22740p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15417
-------------------------------------   ----- 
End-of-path arrival time (ps)           15417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                    iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0  macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q       macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_status_3\/main_3  macrocell89   3241  15417  22740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 22740p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15417
-------------------------------------   ----- 
End-of-path arrival time (ps)           15417
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                      iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_postpoll\/main_0    macrocell22   6323   8826  21855  RISE       1
\Pump:BUART:rx_postpoll\/q         macrocell22   3350  12176  21855  RISE       1
\Pump:BUART:rx_parity_bit\/main_3  macrocell92   3241  15417  22740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24695p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13502
-------------------------------------   ----- 
End-of-path arrival time (ps)           13502
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                                    iocell1         2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_postpoll\/main_0         macrocell6      5616   7850  24695  RISE       1
\RF_Physical:BUART:rx_postpoll\/q              macrocell6      3350  11200  24695  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2302  13502  24695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24739p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13457
-------------------------------------   ----- 
End-of-path arrival time (ps)           13457
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                             iocell3         2133   2133  24739  RISE       1
\Printer:BUART:rx_postpoll\/main_0         macrocell14     5061   7194  24739  RISE       1
\Printer:BUART:rx_postpoll\/q              macrocell14     3350  10544  24739  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2914  13457  24739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24854p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13343
-------------------------------------   ----- 
End-of-path arrival time (ps)           13343
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                              iocell9          2805   2805  24854  RISE       1
\Display2:BUART:rx_postpoll\/main_1         macrocell38      4955   7760  24854  RISE       1
\Display2:BUART:rx_postpoll\/q              macrocell38      3350  11110  24854  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2233  13343  24854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25368p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12829
-------------------------------------   ----- 
End-of-path arrival time (ps)           12829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                              iocell7          2485   2485  25368  RISE       1
\Display1:BUART:rx_postpoll\/main_0         macrocell30      4681   7166  25368  RISE       1
\Display1:BUART:rx_postpoll\/q              macrocell30      3350  10516  25368  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2313  12829  25368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_state_2\/main_5
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 27699p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                   iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_state_2\/main_5  macrocell83   7955  10458  27699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_2\/main_8
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 28733p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9424
-------------------------------------   ---- 
End-of-path arrival time (ps)           9424
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  24854  RISE       1
\Display2:BUART:rx_state_2\/main_8  macrocell118   6619   9424  28733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_2\/main_5
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 29261p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8895
-------------------------------------   ---- 
End-of-path arrival time (ps)           8895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  24739  RISE       1
\Printer:BUART:rx_state_2\/main_5  macrocell66   6762   8895  29261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 29331p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  21855  RISE       1
MODIN9_1/main_2  macrocell86   6323   8826  29331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 29331p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb    iocell5       2503   2503  21855  RISE       1
MODIN9_0/main_2  macrocell87   6323   8826  29331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 29526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                            iocell1       2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_state_0\/main_5  macrocell47   6396   8630  29526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_status_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 29526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                             iocell1       2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_status_3\/main_5  macrocell55   6396   8630  29526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_last\/main_0
Capture Clock  : \RF_Physical:BUART:rx_last\/clock_0
Path slack     : 29526p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8630
-------------------------------------   ---- 
End-of-path arrival time (ps)           8630
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                         iocell1       2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_last\/main_0  macrocell56   6396   8630  29526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_state_0\/main_9
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 29649p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                      iocell9        2805   2805  24854  RISE       1
\Display2:BUART:rx_state_0\/main_9  macrocell115   5702   8507  29649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_status_3\/main_6
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 29649p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8507
-------------------------------------   ---- 
End-of-path arrival time (ps)           8507
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24854  RISE       1
\Display2:BUART:rx_status_3\/main_6  macrocell123   5702   8507  29649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_0\/main_5
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 30084p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7       2485   2485  25368  RISE       1
\Display1:BUART:rx_state_0\/main_5  macrocell99   5588   8073  30084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_status_3\/main_5
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 30084p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8073
-------------------------------------   ---- 
End-of-path arrival time (ps)           8073
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                       iocell7        2485   2485  25368  RISE       1
\Display1:BUART:rx_status_3\/main_5  macrocell107   5588   8073  30084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_state_2\/main_5
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                      iocell7        2485   2485  25368  RISE       1
\Display1:BUART:rx_state_2\/main_5  macrocell102   5568   8053  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_state_0\/main_5
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 30187p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7969
-------------------------------------   ---- 
End-of-path arrival time (ps)           7969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                     iocell3       2133   2133  24739  RISE       1
\Printer:BUART:rx_state_0\/main_5  macrocell63   5836   7969  30187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_status_3\/main_5
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 30187p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7969
-------------------------------------   ---- 
End-of-path arrival time (ps)           7969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                      iocell3       2133   2133  24739  RISE       1
\Printer:BUART:rx_status_3\/main_5  macrocell71   5836   7969  30187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : \Printer:BUART:rx_last\/main_0
Capture Clock  : \Printer:BUART:rx_last\/clock_0
Path slack     : 30187p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7969
-------------------------------------   ---- 
End-of-path arrival time (ps)           7969
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb                  iocell3       2133   2133  24739  RISE       1
\Printer:BUART:rx_last\/main_0  macrocell72   5836   7969  30187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : \RF_Physical:BUART:rx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 30272p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7885
-------------------------------------   ---- 
End-of-path arrival time (ps)           7885
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb                            iocell1       2234   2234  24695  RISE       1
\RF_Physical:BUART:rx_state_2\/main_5  macrocell50   5651   7885  30272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 30307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb      iocell1       2234   2234  24695  RISE       1
MODIN1_1/main_2  macrocell53   5616   7850  30307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RF(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 30307p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. RF_Physical_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RF(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_RF(0)/fb      iocell1       2234   2234  24695  RISE       1
MODIN1_0/main_2  macrocell54   5616   7850  30307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_1\/main_3
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7760
-------------------------------------   ---- 
End-of-path arrival time (ps)           7760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24854  RISE       1
\Display2:BUART:pollcount_1\/main_3  macrocell121   4955   7760  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:pollcount_0\/main_2
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7760
-------------------------------------   ---- 
End-of-path arrival time (ps)           7760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                       iocell9        2805   2805  24854  RISE       1
\Display2:BUART:pollcount_0\/main_2  macrocell122   4955   7760  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp2(0)/fb
Path End       : \Display2:BUART:rx_last\/main_0
Capture Clock  : \Display2:BUART:rx_last\/clock_0
Path slack     : 30396p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display2_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7760
-------------------------------------   ---- 
End-of-path arrival time (ps)           7760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp2(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp2(0)/fb                   iocell9        2805   2805  24854  RISE       1
\Display2:BUART:rx_last\/main_0  macrocell124   4955   7760  30396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell124        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 30963p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  24739  RISE       1
MODIN5_1/main_2  macrocell69   5061   7194  30963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Print(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 30963p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#313 vs. Printer_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7194
-------------------------------------   ---- 
End-of-path arrival time (ps)           7194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Print(0)/in_clock                                        iocell3             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_Print(0)/fb   iocell3       2133   2133  24739  RISE       1
MODIN5_0/main_2  macrocell70   5061   7194  30963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Pump(0)/fb
Path End       : \Pump:BUART:rx_last\/main_0
Capture Clock  : \Pump:BUART:rx_last\/clock_0
Path slack     : 30979p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#521 vs. Clock_Pump:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Pump(0)/in_clock                                         iocell5             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_Pump(0)/fb                iocell5       2503   2503  21855  RISE       1
\Pump:BUART:rx_last\/main_0  macrocell91   4675   7178  30979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  25368  RISE       1
MODIN13_1/main_2  macrocell105   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name          model name    delay     AT  slack  edge  Fanout
----------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb    iocell7        2485   2485  25368  RISE       1
MODIN13_0/main_2  macrocell106   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Disp1(0)/fb
Path End       : \Display1:BUART:rx_last\/main_0
Capture Clock  : \Display1:BUART:rx_last\/clock_0
Path slack     : 30991p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. Display1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7166
-------------------------------------   ---- 
End-of-path arrival time (ps)           7166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Disp1(0)/in_clock                                        iocell7             0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Disp1(0)/fb                   iocell7        2485   2485  25368  RISE       1
\Display1:BUART:rx_last\/main_0  macrocell108   4681   7166  30991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2145675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15631
-------------------------------------   ----- 
End-of-path arrival time (ps)           15631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q            macrocell99   1250   1250  2145675  RISE       1
\Display1:BUART:rx_counter_load\/main_1  macrocell29   5905   7155  2145675  RISE       1
\Display1:BUART:rx_counter_load\/q       macrocell29   3350  10505  2145675  RISE       1
\Display1:BUART:sRX:RxBitCounter\/load   count7cell    5127  15631  2145675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2147031p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13445
-------------------------------------   ----- 
End-of-path arrival time (ps)           13445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                      macrocell95      1250   1250  2147031  RISE       1
\Display1:BUART:counter_load_not\/main_1           macrocell26      5221   6471  2147031  RISE       1
\Display1:BUART:counter_load_not\/q                macrocell26      3350   9821  2147031  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   3624  13445  2147031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display1:BUART:sTX:TxSts\/clock
Path slack     : 2148566p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17601
-------------------------------------   ----- 
End-of-path arrival time (ps)           17601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2148566  RISE       1
\Display1:BUART:tx_status_0\/main_3                 macrocell27      4782   8362  2148566  RISE       1
\Display1:BUART:tx_status_0\/q                      macrocell27      3350  11712  2148566  RISE       1
\Display1:BUART:sTX:TxSts\/status_0                 statusicell7     5889  17601  2148566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Display2:BUART:sRX:RxBitCounter\/clock
Path slack     : 2148667p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12640
-------------------------------------   ----- 
End-of-path arrival time (ps)           12640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q            macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_counter_load\/main_3  macrocell37    5721   6971  2148667  RISE       1
\Display2:BUART:rx_counter_load\/q       macrocell37    3350  10321  2148667  RISE       1
\Display2:BUART:sRX:RxBitCounter\/load   count7cell     2318  12640  2148667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148840p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11637
-------------------------------------   ----- 
End-of-path arrival time (ps)           11637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                      macrocell111     1250   1250  2148840  RISE       1
\Display2:BUART:counter_load_not\/main_1           macrocell34      4717   5967  2148840  RISE       1
\Display2:BUART:counter_load_not\/q                macrocell34      3350   9317  2148840  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2320  11637  2148840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sTX:TxSts\/status_0
Capture Clock  : \Display2:BUART:sTX:TxSts\/clock
Path slack     : 2150078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16088
-------------------------------------   ----- 
End-of-path arrival time (ps)           16088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2150078  RISE       1
\Display2:BUART:tx_status_0\/main_3                 macrocell35      3513   7093  2150078  RISE       1
\Display2:BUART:tx_status_0\/q                      macrocell35      3350  10443  2150078  RISE       1
\Display2:BUART:sTX:TxSts\/status_0                 statusicell9     5645  16088  2150078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2150116p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16051
-------------------------------------   ----- 
End-of-path arrival time (ps)           16051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  2150116  RISE       1
\Display1:BUART:rx_status_4\/main_1                 macrocell31      6794  10374  2150116  RISE       1
\Display1:BUART:rx_status_4\/q                      macrocell31      3350  13724  2150116  RISE       1
\Display1:BUART:sRX:RxSts\/status_4                 statusicell8     2326  16051  2150116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:sRX:RxSts\/status_4
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2152627p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13540
-------------------------------------   ----- 
End-of-path arrival time (ps)           13540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  2152627  RISE       1
\Display2:BUART:rx_status_4\/main_1                 macrocell39      2243   5823  2152627  RISE       1
\Display2:BUART:rx_status_4\/q                      macrocell39      3350   9173  2152627  RISE       1
\Display2:BUART:sRX:RxSts\/status_4                 statusicell10    4366  13540  2152627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153424p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q                macrocell99      1250   1250  2145675  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   5982   7232  2153424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153499p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q                macrocell95      1250   1250  2147031  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   5907   7157  2153499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6948
-------------------------------------   ---- 
End-of-path arrival time (ps)           6948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q                macrocell111     1250   1250  2148840  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   5698   6948  2153709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154089p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q         macrocell98      1250   1250  2148554  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   5318   6568  2154089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:txn\/main_2
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2154167p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q  macrocell111   1250   1250  2148840  RISE       1
\Display2:BUART:txn\/main_2    macrocell109   7739   8989  2154167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_0\/main_0
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2154614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98   1250   1250  2148554  RISE       1
\Display1:BUART:rx_state_0\/main_0    macrocell99   7292   8542  2154614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_3\/main_0
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2154614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2148554  RISE       1
\Display1:BUART:rx_state_3\/main_0    macrocell101   7292   8542  2154614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q        macrocell98    1250   1250  2148554  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_0  macrocell104   7292   8542  2154614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_status_3\/main_0
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2154614p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8542
-------------------------------------   ---- 
End-of-path arrival time (ps)           8542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2148554  RISE       1
\Display1:BUART:rx_status_3\/main_0   macrocell107   7292   8542  2154614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154654p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q                macrocell110     1250   1250  2151257  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   4753   6003  2154654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display1:BUART:tx_state_0\/main_3
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2154795p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  2148566  RISE       1
\Display1:BUART:tx_state_0\/main_3                  macrocell95      4782   8362  2154795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154900p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q                macrocell115     1250   1250  2151172  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   4507   5757  2154900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154953p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5704
-------------------------------------   ---- 
End-of-path arrival time (ps)           5704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q                macrocell94      1250   1250  2148355  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   4454   5704  2154953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_0\/main_1
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2155048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99   1250   1250  2145675  RISE       1
\Display1:BUART:rx_state_0\/main_1  macrocell99   6859   8109  2155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_3\/main_1
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2155048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99    1250   1250  2145675  RISE       1
\Display1:BUART:rx_state_3\/main_1  macrocell101   6859   8109  2155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q               macrocell99    1250   1250  2145675  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_1  macrocell104   6859   8109  2155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_status_3\/main_1
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2155048p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8109
-------------------------------------   ---- 
End-of-path arrival time (ps)           8109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q        macrocell99    1250   1250  2145675  RISE       1
\Display1:BUART:rx_status_3\/main_1  macrocell107   6859   8109  2155048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display2:BUART:txn\/main_3
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2155163p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  2155163  RISE       1
\Display2:BUART:txn\/main_3                macrocell109     3623   7993  2155163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155223p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5434
-------------------------------------   ---- 
End-of-path arrival time (ps)           5434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2148643  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   5244   5434  2155223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:txn\/main_4
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2155997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7160
-------------------------------------   ---- 
End-of-path arrival time (ps)           7160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q  macrocell112   1250   1250  2151262  RISE       1
\Display2:BUART:txn\/main_4    macrocell109   5910   7160  2155997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:txn\/main_2
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2155998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q  macrocell95   1250   1250  2147031  RISE       1
\Display1:BUART:txn\/main_2    macrocell93   5909   7159  2155998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_1\/main_1
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2155998p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7159
-------------------------------------   ---- 
End-of-path arrival time (ps)           7159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2147031  RISE       1
\Display1:BUART:tx_state_1\/main_1  macrocell94   5909   7159  2155998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q         macrocell99    1250   1250  2145675  RISE       1
\Display1:BUART:rx_load_fifo\/main_1  macrocell100   5905   7155  2156002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_0\/q
Path End       : \Display1:BUART:rx_state_2\/main_1
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2156002p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7155
-------------------------------------   ---- 
End-of-path arrival time (ps)           7155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_0\/q       macrocell99    1250   1250  2145675  RISE       1
\Display1:BUART:rx_state_2\/main_1  macrocell102   5905   7155  2156002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q          macrocell103     1250   1250  2156005  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   3401   4651  2156005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q          macrocell119     1250   1250  2156061  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   3346   4596  2156061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Display2:BUART:tx_state_0\/main_3
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2156064p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7093
-------------------------------------   ---- 
End-of-path arrival time (ps)           7093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2150078  RISE       1
\Display2:BUART:tx_state_0\/main_3                  macrocell111     3513   7093  2156064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_0\/main_4
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2156185p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_state_0\/main_4  macrocell115   5721   6971  2156185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2156185p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q         macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_load_fifo\/main_4  macrocell116   5721   6971  2156185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_status_3\/main_4
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2156185p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q        macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_status_3\/main_4  macrocell123   5721   6971  2156185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_2\/main_5
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2156425p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2156425  RISE       1
\Display1:BUART:tx_state_2\/main_5  macrocell96   5482   6732  2156425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Display1:BUART:txn\/main_3
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156481p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  2156481  RISE       1
\Display1:BUART:txn\/main_3                macrocell93      2306   6676  2156481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:txn\/main_1
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2156513p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6644
-------------------------------------   ---- 
End-of-path arrival time (ps)           6644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q  macrocell110   1250   1250  2151257  RISE       1
\Display2:BUART:txn\/main_1    macrocell109   5394   6644  2156513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_2\/main_1
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2156686p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6471
-------------------------------------   ---- 
End-of-path arrival time (ps)           6471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2147031  RISE       1
\Display1:BUART:tx_state_2\/main_1  macrocell96   5221   6471  2156686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_0\/main_0
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2156755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2148355  RISE       1
\Display1:BUART:tx_state_0\/main_0  macrocell95   5152   6402  2156755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_bitclk\/main_0
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2156755p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q      macrocell94   1250   1250  2148355  RISE       1
\Display1:BUART:tx_bitclk\/main_0  macrocell97   5152   6402  2156755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156856p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3801
-------------------------------------   ---- 
End-of-path arrival time (ps)           3801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q         macrocell114     1250   1250  2151085  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   2551   3801  2156856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q   macrocell103   1250   1250  2156005  RISE       1
\Display1:BUART:rx_load_fifo\/main_2  macrocell100   4976   6226  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_2\/main_2
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2156931p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6226
-------------------------------------   ---- 
End-of-path arrival time (ps)           6226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156005  RISE       1
\Display1:BUART:rx_state_2\/main_2   macrocell102   4976   6226  2156931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_0\/main_2
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2156946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156005  RISE       1
\Display1:BUART:rx_state_0\/main_2   macrocell99    4960   6210  2156946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_state_3\/main_2
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2156946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156005  RISE       1
\Display1:BUART:rx_state_3\/main_2   macrocell101   4960   6210  2156946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_bitclk_enable\/q
Path End       : \Display1:BUART:rx_status_3\/main_2
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2156946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6210
-------------------------------------   ---- 
End-of-path arrival time (ps)           6210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_bitclk_enable\/q  macrocell103   1250   1250  2156005  RISE       1
\Display1:BUART:rx_status_3\/main_2  macrocell107   4960   6210  2156946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:txn\/main_6
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2156982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q  macrocell97   1250   1250  2156425  RISE       1
\Display1:BUART:txn\/main_6   macrocell93   4925   6175  2156982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_1\/main_5
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2156982p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6175
-------------------------------------   ---- 
End-of-path arrival time (ps)           6175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2156425  RISE       1
\Display1:BUART:tx_state_1\/main_5  macrocell94   4925   6175  2156982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_0\/main_2
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2157044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2148643  RISE       1
\Display1:BUART:tx_state_0\/main_2               macrocell95      5922   6112  2157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_bitclk\/main_2
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2157044p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2148643  RISE       1
\Display1:BUART:tx_bitclk\/main_2                macrocell97      5922   6112  2157044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Display2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152303  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   3395   3585  2157072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:TxShifter:u0\/clock                    datapathcell13      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_load_fifo\/q
Path End       : \Display1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_load_fifo\/q            macrocell100     1250   1250  2151558  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   5210   6460  2157077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157079p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157079  RISE       1
\Display1:BUART:rx_load_fifo\/main_6       macrocell100   4138   6078  2157079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_2\/main_8
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157079p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6078
-------------------------------------   ---- 
End-of-path arrival time (ps)           6078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157079  RISE       1
\Display1:BUART:rx_state_2\/main_8         macrocell102   4138   6078  2157079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_1\/main_1
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2157190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2148840  RISE       1
\Display2:BUART:tx_state_1\/main_1  macrocell110   4717   5967  2157190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_2\/main_1
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2157190p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2148840  RISE       1
\Display2:BUART:tx_state_2\/main_1  macrocell112   4717   5967  2157190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_10
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2157217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153263  RISE       1
\Display2:BUART:rx_state_0\/main_10  macrocell115   4689   5939  2157217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_7
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2157217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5939
-------------------------------------   ---- 
End-of-path arrival time (ps)           5939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153263  RISE       1
\Display2:BUART:rx_status_3\/main_7  macrocell123   4689   5939  2157217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157255p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157255  RISE       1
\Display1:BUART:rx_load_fifo\/main_7       macrocell100   3962   5902  2157255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_2\/main_9
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157255p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5902
-------------------------------------   ---- 
End-of-path arrival time (ps)           5902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157255  RISE       1
\Display1:BUART:rx_state_2\/main_9         macrocell102   3962   5902  2157255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157263  RISE       1
\Display1:BUART:rx_load_fifo\/main_5       macrocell100   3953   5893  2157263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_2\/main_7
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157263p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157263  RISE       1
\Display1:BUART:rx_state_2\/main_7         macrocell102   3953   5893  2157263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_state_0\/main_1
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q       macrocell111   1250   1250  2148840  RISE       1
\Display2:BUART:tx_state_0\/main_1  macrocell111   4525   5775  2157382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_0\/q
Path End       : \Display2:BUART:tx_bitclk\/main_1
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157382p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_0\/q      macrocell111   1250   1250  2148840  RISE       1
\Display2:BUART:tx_bitclk\/main_1  macrocell113   4525   5775  2157382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_6
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_last\/clock_0                           macrocell108        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_last\/q          macrocell108   1250   1250  2157430  RISE       1
\Display1:BUART:rx_state_2\/main_6  macrocell102   4476   5726  2157430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_0\/main_4
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2157658p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2149667  RISE       1
\Display1:BUART:tx_state_0\/main_4  macrocell95   4248   5498  2157658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_bitclk\/main_3
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2157658p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5498
-------------------------------------   ---- 
End-of-path arrival time (ps)           5498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q      macrocell96   1250   1250  2149667  RISE       1
\Display1:BUART:tx_bitclk\/main_3  macrocell97   4248   5498  2157658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_3\/main_0
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_state_3\/main_0    macrocell117   4218   5468  2157688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_0
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_state_2\/main_0    macrocell118   4218   5468  2157688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157688p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q        macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_0  macrocell120   4218   5468  2157688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_0\/main_0
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2151257  RISE       1
\Display2:BUART:tx_state_0\/main_0  macrocell111   4176   5426  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_bitclk\/main_0
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2157730p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q      macrocell110   1250   1250  2151257  RISE       1
\Display2:BUART:tx_bitclk\/main_0  macrocell113   4176   5426  2157730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q         macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_load_fifo\/main_3  macrocell100   4131   5381  2157776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_2\/main_3
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2157776p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_state_2\/main_3  macrocell102   4131   5381  2157776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:txn\/main_6
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2157813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q  macrocell113   1250   1250  2157813  RISE       1
\Display2:BUART:txn\/main_6   macrocell109   4094   5344  2157813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_3\/main_5
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157836  RISE       1
\Display2:BUART:rx_state_3\/main_5         macrocell117   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_2\/main_5
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2157836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157836  RISE       1
\Display2:BUART:rx_state_2\/main_5         macrocell118   3381   5321  2157836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_0\/main_4
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2157863p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_state_0\/main_4  macrocell99    4043   5293  2157863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_3\/main_4
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2157863p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_state_3\/main_4  macrocell101   4043   5293  2157863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157863p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q               macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_3  macrocell104   4043   5293  2157863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_status_3\/main_4
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2157863p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q        macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_status_3\/main_4  macrocell107   4043   5293  2157863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:txn\/main_5
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2157904  RISE       1
\Display1:BUART:txn\/main_5                      macrocell93      5062   5252  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_1\/main_4
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2157904p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5252
-------------------------------------   ---- 
End-of-path arrival time (ps)           5252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2157904  RISE       1
\Display1:BUART:tx_state_1\/main_4               macrocell94      5062   5252  2157904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157983  RISE       1
MODIN13_1/main_1                           macrocell105   3233   5173  2157983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157983  RISE       1
MODIN13_0/main_1                           macrocell106   3233   5173  2157983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2157985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157985  RISE       1
MODIN13_1/main_0                           macrocell105   3232   5172  2157985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2157985p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157985  RISE       1
MODIN13_0/main_0                           macrocell106   3232   5172  2157985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_2\/main_0
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2148355  RISE       1
\Display1:BUART:tx_state_2\/main_0  macrocell96   3897   5147  2158009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_3\/main_6
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158013  RISE       1
\Display2:BUART:rx_state_3\/main_6         macrocell117   3204   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_2\/main_6
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158013p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158013  RISE       1
\Display2:BUART:rx_state_2\/main_6         macrocell118   3204   5144  2158013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_1\/main_0
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158016p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158016  RISE       1
\Display2:BUART:pollcount_1\/main_0        macrocell121   3201   5141  2158016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:pollcount_0\/main_0
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158016p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158016  RISE       1
\Display2:BUART:pollcount_0\/main_0        macrocell122   3201   5141  2158016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_1\/main_1
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158017  RISE       1
\Display2:BUART:pollcount_1\/main_1        macrocell121   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:pollcount_0\/main_1
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158017p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158017  RISE       1
\Display2:BUART:pollcount_0\/main_1        macrocell122   3200   5140  2158017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_3\/main_7
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158024p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158024  RISE       1
\Display2:BUART:rx_state_3\/main_7         macrocell117   3193   5133  2158024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_2\/main_7
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158024p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158024  RISE       1
\Display2:BUART:rx_state_2\/main_7         macrocell118   3193   5133  2158024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_0\/main_4
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2158047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2151262  RISE       1
\Display2:BUART:tx_state_0\/main_4  macrocell111   3859   5109  2158047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_bitclk\/main_3
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2158047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5109
-------------------------------------   ---- 
End-of-path arrival time (ps)           5109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q      macrocell112   1250   1250  2151262  RISE       1
\Display2:BUART:tx_bitclk\/main_3  macrocell113   3859   5109  2158047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_3\/main_1
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158056p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_state_3\/main_1  macrocell117   3851   5101  2158056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_2\/main_1
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158056p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_state_2\/main_1  macrocell118   3851   5101  2158056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158056p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q               macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_1  macrocell120   3851   5101  2158056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:txn\/main_5
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158113  RISE       1
\Display2:BUART:txn\/main_5                      macrocell109     4854   5044  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_2\/main_2
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4859
-------------------------------------   ---- 
End-of-path arrival time (ps)           4859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2148643  RISE       1
\Display1:BUART:tx_state_2\/main_2               macrocell96      4669   4859  2158297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_last\/q
Path End       : \Display2:BUART:rx_state_2\/main_9
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_last\/clock_0                           macrocell124        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_last\/q          macrocell124   1250   1250  2158305  RISE       1
\Display2:BUART:rx_state_2\/main_9  macrocell118   3602   4852  2158305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_3\/main_2
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2158356p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2156061  RISE       1
\Display2:BUART:rx_state_3\/main_2   macrocell117   3551   4801  2158356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_2\/main_2
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2158356p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2156061  RISE       1
\Display2:BUART:rx_state_2\/main_2   macrocell118   3551   4801  2158356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_1\/main_5
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2157813  RISE       1
\Display2:BUART:tx_state_1\/main_5  macrocell110   3519   4769  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_2\/main_5
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2158388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2157813  RISE       1
\Display2:BUART:tx_state_2\/main_5  macrocell112   3519   4769  2158388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:txn\/main_1
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q  macrocell94   1250   1250  2148355  RISE       1
\Display1:BUART:txn\/main_1    macrocell93   3466   4716  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_1\/q
Path End       : \Display1:BUART:tx_state_1\/main_0
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158440p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4716
-------------------------------------   ---- 
End-of-path arrival time (ps)           4716
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_1\/q       macrocell94   1250   1250  2148355  RISE       1
\Display1:BUART:tx_state_1\/main_0  macrocell94   3466   4716  2158440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display1:BUART:tx_state_2\/main_4
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2158456p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4700
-------------------------------------   ---- 
End-of-path arrival time (ps)           4700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  2157904  RISE       1
\Display1:BUART:tx_state_2\/main_4               macrocell96      4510   4700  2158456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_0\/main_9
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2157079  RISE       1
\Display1:BUART:rx_state_0\/main_9         macrocell99   2638   4578  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display1:BUART:rx_state_3\/main_6
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2157079  RISE       1
\Display1:BUART:rx_state_3\/main_6         macrocell101   2638   4578  2158578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_state_0\/main_5
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157836  RISE       1
\Display2:BUART:rx_state_0\/main_5         macrocell115   2624   4564  2158593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display2:BUART:rx_load_fifo\/main_5
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4564
-------------------------------------   ---- 
End-of-path arrival time (ps)           4564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157836  RISE       1
\Display2:BUART:rx_load_fifo\/main_5       macrocell116   2624   4564  2158593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_state_0\/main_0
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_state_0\/main_0    macrocell115   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_load_fifo\/main_0  macrocell116   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_ctrl_mark_last\/q
Path End       : \Display2:BUART:rx_status_3\/main_0
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158603p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4554
-------------------------------------   ---- 
End-of-path arrival time (ps)           4554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_ctrl_mark_last\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_ctrl_mark_last\/q  macrocell114   1250   1250  2151085  RISE       1
\Display2:BUART:rx_status_3\/main_0   macrocell123   3304   4554  2158603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_status_3\/q
Path End       : \Display1:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display1:BUART:sRX:RxSts\/clock
Path slack     : 2158628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7539
-------------------------------------   ---- 
End-of-path arrival time (ps)           7539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_status_3\/q       macrocell107   1250   1250  2158628  RISE       1
\Display1:BUART:sRX:RxSts\/status_3  statusicell8   6289   7539  2158628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_0\/main_3
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_state_0\/main_3  macrocell115   3220   4470  2158687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_3
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q         macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_load_fifo\/main_3  macrocell116   3220   4470  2158687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_status_3\/main_3
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158687p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q        macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_status_3\/main_3  macrocell123   3220   4470  2158687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_state_0\/main_1
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158690p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q       macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_state_0\/main_1  macrocell115   3217   4467  2158690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_1
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158690p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q         macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_load_fifo\/main_1  macrocell116   3217   4467  2158690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_0\/q
Path End       : \Display2:BUART:rx_status_3\/main_1
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158690p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_0\/q        macrocell115   1250   1250  2151172  RISE       1
\Display2:BUART:rx_status_3\/main_1  macrocell123   3217   4467  2158690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_state_0\/main_6
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                         macrocell105   1250   1250  2153985  RISE       1
\Display1:BUART:rx_state_0\/main_6  macrocell99    3200   4450  2158706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \Display1:BUART:rx_status_3\/main_6
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                          macrocell105   1250   1250  2153985  RISE       1
\Display1:BUART:rx_status_3\/main_6  macrocell107   3200   4450  2158706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_state_0\/main_7
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158711p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                         macrocell106   1250   1250  2153989  RISE       1
\Display1:BUART:rx_state_0\/main_7  macrocell99    3196   4446  2158711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \Display1:BUART:rx_status_3\/main_7
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2158711p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                          macrocell106   1250   1250  2153989  RISE       1
\Display1:BUART:rx_status_3\/main_7  macrocell107   3196   4446  2158711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display1:BUART:tx_state_1\/main_2
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2158735p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  2148643  RISE       1
\Display1:BUART:tx_state_1\/main_2               macrocell94      4231   4421  2158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_state_0\/main_8
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q      macrocell121   1250   1250  2154127  RISE       1
\Display2:BUART:rx_state_0\/main_8  macrocell115   3153   4403  2158754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:rx_status_3\/main_5
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2158754p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell121   1250   1250  2154127  RISE       1
\Display2:BUART:rx_status_3\/main_5  macrocell123   3153   4403  2158754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_1\/main_4
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2158805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153263  RISE       1
\Display2:BUART:pollcount_1\/main_4  macrocell121   3101   4351  2158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_0\/q
Path End       : \Display2:BUART:pollcount_0\/main_3
Capture Clock  : \Display2:BUART:pollcount_0\/clock_0
Path slack     : 2158805p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_0\/q       macrocell122   1250   1250  2153263  RISE       1
\Display2:BUART:pollcount_0\/main_3  macrocell122   3101   4351  2158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_0\/clock_0                       macrocell122        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_0
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2148554  RISE       1
\Display1:BUART:rx_load_fifo\/main_0  macrocell100   3026   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_ctrl_mark_last\/q
Path End       : \Display1:BUART:rx_state_2\/main_0
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2158881p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:tx_ctrl_mark_last\/q  macrocell98    1250   1250  2148554  RISE       1
\Display1:BUART:rx_state_2\/main_0    macrocell102   3026   4276  2158881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_0\/main_10
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157255  RISE       1
\Display1:BUART:rx_state_0\/main_10        macrocell99   2327   4267  2158890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display1:BUART:rx_state_3\/main_7
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158890p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2157255  RISE       1
\Display1:BUART:rx_state_3\/main_7         macrocell101   2327   4267  2158890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_state_0\/main_6
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158013  RISE       1
\Display2:BUART:rx_state_0\/main_6         macrocell115   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_5
Path End       : \Display2:BUART:rx_load_fifo\/main_6
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158891p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4266
-------------------------------------   ---- 
End-of-path arrival time (ps)           4266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  2158013  RISE       1
\Display2:BUART:rx_load_fifo\/main_6       macrocell116   2326   4266  2158891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158892p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158892  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_2   macrocell119   2325   4265  2158892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158894p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4263
-------------------------------------   ---- 
End-of-path arrival time (ps)           4263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158016  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_0   macrocell119   2323   4263  2158894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158017  RISE       1
\Display2:BUART:rx_bitclk_enable\/main_1   macrocell119   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_0\/main_8
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2157263  RISE       1
\Display1:BUART:rx_state_0\/main_8         macrocell99   2314   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_6
Path End       : \Display1:BUART:rx_state_3\/main_5
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2158902p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  2157263  RISE       1
\Display1:BUART:rx_state_3\/main_5         macrocell101   2314   4254  2158902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_state_0\/main_7
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158024  RISE       1
\Display2:BUART:rx_state_0\/main_7         macrocell115   2310   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sRX:RxBitCounter\/count_4
Path End       : \Display2:BUART:rx_load_fifo\/main_7
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2158906p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  2158024  RISE       1
\Display2:BUART:rx_load_fifo\/main_7       macrocell116   2310   4250  2158906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_0
Path End       : \Display1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158911  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_2   macrocell103   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_1
Path End       : \Display1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158912p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2157983  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_1   macrocell103   2304   4244  2158912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:sRX:RxBitCounter\/count_2
Path End       : \Display1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Display1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158913p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4244
-------------------------------------   ---- 
End-of-path arrival time (ps)           4244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2157985  RISE       1
\Display1:BUART:rx_bitclk_enable\/main_0   macrocell103   2304   4244  2158913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_bitclk_enable\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_load_fifo\/q
Path End       : \Display2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Display2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159103p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_load_fifo\/q            macrocell116     1250   1250  2153986  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   3184   4434  2159103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxShifter:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:txn\/q
Path End       : \Display1:BUART:txn\/main_0
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3888
-------------------------------------   ---- 
End-of-path arrival time (ps)           3888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:txn\/q       macrocell93   1250   1250  2159268  RISE       1
\Display1:BUART:txn\/main_0  macrocell93   2638   3888  2159268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_state_0\/main_2
Capture Clock  : \Display2:BUART:rx_state_0\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2156061  RISE       1
\Display2:BUART:rx_state_0\/main_2   macrocell115   2637   3887  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_0\/clock_0                        macrocell115        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_load_fifo\/main_2
Capture Clock  : \Display2:BUART:rx_load_fifo\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q   macrocell119   1250   1250  2156061  RISE       1
\Display2:BUART:rx_load_fifo\/main_2  macrocell116   2637   3887  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_load_fifo\/clock_0                      macrocell116        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_bitclk_enable\/q
Path End       : \Display2:BUART:rx_status_3\/main_2
Capture Clock  : \Display2:BUART:rx_status_3\/clock_0
Path slack     : 2159270p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3887
-------------------------------------   ---- 
End-of-path arrival time (ps)           3887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_bitclk_enable\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_bitclk_enable\/q  macrocell119   1250   1250  2156061  RISE       1
\Display2:BUART:rx_status_3\/main_2  macrocell123   2637   3887  2159270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_3\/main_4
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_state_3\/main_4  macrocell117   2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_2\/main_4
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q       macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_state_2\/main_4  macrocell118   2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_2\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159282p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_2\/q               macrocell118   1250   1250  2148667  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_3  macrocell120   2625   3875  2159282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_bitclk\/q
Path End       : \Display2:BUART:tx_state_0\/main_5
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159283p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_bitclk\/q        macrocell113   1250   1250  2157813  RISE       1
\Display2:BUART:tx_state_0\/main_5  macrocell111   2623   3873  2159283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_0\/main_3
Capture Clock  : \Display1:BUART:rx_state_0\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_state_0\/main_3  macrocell99    2618   3868  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_0\/clock_0                        macrocell99         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_3\/main_3
Capture Clock  : \Display1:BUART:rx_state_3\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q       macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_state_3\/main_3  macrocell101   2618   3868  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q               macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_state_stop1_reg\/main_2  macrocell104   2618   3868  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_stop1_reg\/clock_0                macrocell104        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_3\/q
Path End       : \Display1:BUART:rx_status_3\/main_3
Capture Clock  : \Display1:BUART:rx_status_3\/clock_0
Path slack     : 2159289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_3\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_3\/q        macrocell101   1250   1250  2147449  RISE       1
\Display1:BUART:rx_status_3\/main_3  macrocell107   2618   3868  2159289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_status_3\/clock_0                       macrocell107        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:txn\/main_4
Capture Clock  : \Display1:BUART:txn\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q  macrocell96   1250   1250  2149667  RISE       1
\Display1:BUART:txn\/main_4    macrocell93   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:txn\/clock_0                               macrocell93         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_1\/main_3
Capture Clock  : \Display1:BUART:tx_state_1\/clock_0
Path slack     : 2159320p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2149667  RISE       1
\Display1:BUART:tx_state_1\/main_3  macrocell94   2587   3837  2159320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_1\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_2\/q
Path End       : \Display1:BUART:tx_state_2\/main_3
Capture Clock  : \Display1:BUART:tx_state_2\/clock_0
Path slack     : 2159321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_2\/q       macrocell96   1250   1250  2149667  RISE       1
\Display1:BUART:tx_state_2\/main_3  macrocell96   2586   3836  2159321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_2\/clock_0                        macrocell96         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_load_fifo\/main_4
Capture Clock  : \Display1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q         macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_load_fifo\/main_4  macrocell100   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_load_fifo\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:rx_state_2\/q
Path End       : \Display1:BUART:rx_state_2\/main_4
Capture Clock  : \Display1:BUART:rx_state_2\/clock_0
Path slack     : 2159371p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3786
-------------------------------------   ---- 
End-of-path arrival time (ps)           3786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display1:BUART:rx_state_2\/q       macrocell102   1250   1250  2149044  RISE       1
\Display1:BUART:rx_state_2\/main_4  macrocell102   2536   3786  2159371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:rx_state_2\/clock_0                        macrocell102        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_0\/main_2
Capture Clock  : \Display2:BUART:tx_state_0\/clock_0
Path slack     : 2159558p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3599
-------------------------------------   ---- 
End-of-path arrival time (ps)           3599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152303  RISE       1
\Display2:BUART:tx_state_0\/main_2               macrocell111     3409   3599  2159558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_0\/clock_0                        macrocell111        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_bitclk\/main_2
Capture Clock  : \Display2:BUART:tx_bitclk\/clock_0
Path slack     : 2159558p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3599
-------------------------------------   ---- 
End-of-path arrival time (ps)           3599
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152303  RISE       1
\Display2:BUART:tx_bitclk\/main_2                macrocell113     3409   3599  2159558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_bitclk\/clock_0                         macrocell113        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_status_3\/q
Path End       : \Display2:BUART:sRX:RxSts\/status_3
Capture Clock  : \Display2:BUART:sRX:RxSts\/clock
Path slack     : 2159584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_status_3\/clock_0                       macrocell123        0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_status_3\/q       macrocell123    1250   1250  2159584  RISE       1
\Display2:BUART:sRX:RxSts\/status_3  statusicell10   5332   6582  2159584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sRX:RxSts\/clock                           statusicell10       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_3\/main_3
Capture Clock  : \Display2:BUART:rx_state_3\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_state_3\/main_3  macrocell117   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_2\/main_3
Capture Clock  : \Display2:BUART:rx_state_2\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q       macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_state_2\/main_3  macrocell118   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_2\/clock_0                        macrocell118        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:rx_state_3\/q
Path End       : \Display2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Display2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_3\/clock_0                        macrocell117        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:rx_state_3\/q               macrocell117   1250   1250  2151169  RISE       1
\Display2:BUART:rx_state_stop1_reg\/main_2  macrocell120   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:rx_state_stop1_reg\/clock_0                macrocell120        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_state_0\/main_1
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q       macrocell95   1250   1250  2147031  RISE       1
\Display1:BUART:tx_state_0\/main_1  macrocell95   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_state_0\/q
Path End       : \Display1:BUART:tx_bitclk\/main_1
Capture Clock  : \Display1:BUART:tx_bitclk\/clock_0
Path slack     : 2159601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_state_0\/q      macrocell95   1250   1250  2147031  RISE       1
\Display1:BUART:tx_bitclk\/main_1  macrocell97   2305   3555  2159601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display1:BUART:tx_bitclk\/q
Path End       : \Display1:BUART:tx_state_0\/main_5
Capture Clock  : \Display1:BUART:tx_state_0\/clock_0
Path slack     : 2159604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_bitclk\/clock_0                         macrocell97         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Display1:BUART:tx_bitclk\/q        macrocell97   1250   1250  2156425  RISE       1
\Display1:BUART:tx_state_0\/main_5  macrocell95   2303   3553  2159604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Display1:BUART:tx_state_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell105   1250   1250  2153985  RISE       1
MODIN13_1/main_3  macrocell105   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_1\/main_0
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2151257  RISE       1
\Display2:BUART:tx_state_1\/main_0  macrocell110   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_1\/q
Path End       : \Display2:BUART:tx_state_2\/main_0
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_1\/q       macrocell110   1250   1250  2151257  RISE       1
\Display2:BUART:tx_state_2\/main_0  macrocell112   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 2159611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell106   1250   1250  2153989  RISE       1
MODIN13_1/main_4  macrocell105   2295   3545  2159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell105        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 2159611p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display1_IntClock:R#1 vs. Display1_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell106   1250   1250  2153989  RISE       1
MODIN13_0/main_3  macrocell106   2295   3545  2159611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell106        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_1\/main_3
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2151262  RISE       1
\Display2:BUART:tx_state_1\/main_3  macrocell110   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:tx_state_2\/q
Path End       : \Display2:BUART:tx_state_2\/main_3
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:tx_state_2\/q       macrocell112   1250   1250  2151262  RISE       1
\Display2:BUART:tx_state_2\/main_3  macrocell112   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:pollcount_1\/q
Path End       : \Display2:BUART:pollcount_1\/main_2
Capture Clock  : \Display2:BUART:pollcount_1\/clock_0
Path slack     : 2159669p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:pollcount_1\/q       macrocell121   1250   1250  2154127  RISE       1
\Display2:BUART:pollcount_1\/main_2  macrocell121   2237   3487  2159669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:pollcount_1\/clock_0                       macrocell121        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:txn\/q
Path End       : \Display2:BUART:txn\/main_0
Capture Clock  : \Display2:BUART:txn\/clock_0
Path slack     : 2159673p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Display2:BUART:txn\/q       macrocell109   1250   1250  2159673  RISE       1
\Display2:BUART:txn\/main_0  macrocell109   2234   3484  2159673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:txn\/clock_0                               macrocell109        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_1\/main_4
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2160319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158113  RISE       1
\Display2:BUART:tx_state_1\/main_4               macrocell110     2647   2837  2160319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Display2:BUART:tx_state_2\/main_4
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2160319p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2837
-------------------------------------   ---- 
End-of-path arrival time (ps)           2837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  2158113  RISE       1
\Display2:BUART:tx_state_2\/main_4               macrocell112     2647   2837  2160319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_1\/main_2
Capture Clock  : \Display2:BUART:tx_state_1\/clock_0
Path slack     : 2160653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2504
-------------------------------------   ---- 
End-of-path arrival time (ps)           2504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152303  RISE       1
\Display2:BUART:tx_state_1\/main_2               macrocell110     2314   2504  2160653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_1\/clock_0                        macrocell110        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Display2:BUART:tx_state_2\/main_2
Capture Clock  : \Display2:BUART:tx_state_2\/clock_0
Path slack     : 2160653p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Display2_IntClock:R#1 vs. Display2_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2504
-------------------------------------   ---- 
End-of-path arrival time (ps)           2504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell14      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Display2:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  2152303  RISE       1
\Display2:BUART:tx_state_2\/main_2               macrocell112     2314   2504  2160653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Display2:BUART:tx_state_2\/clock_0                        macrocell112        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020058p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6190
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15419
-------------------------------------   ----- 
End-of-path arrival time (ps)           15419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                      macrocell59     1250   1250  13020058  RISE       1
\Printer:BUART:counter_load_not\/main_1           macrocell10     8495   9745  13020058  RISE       1
\Printer:BUART:counter_load_not\/q                macrocell10     3350  13095  13020058  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2324  15419  13020058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxSts\/status_0
Capture Clock  : \Printer:BUART:sTX:TxSts\/clock
Path slack     : 13021973p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19194
-------------------------------------   ----- 
End-of-path arrival time (ps)           19194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q        macrocell59    1250   1250  13020058  RISE       1
\Printer:BUART:tx_status_0\/main_1  macrocell11    9048  10298  13021973  RISE       1
\Printer:BUART:tx_status_0\/q       macrocell11    3350  13648  13021973  RISE       1
\Printer:BUART:sTX:TxSts\/status_0  statusicell3   5546  19194  13021973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxSts\/clock                            statusicell3        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13024281p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6190
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11196
-------------------------------------   ----- 
End-of-path arrival time (ps)           11196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                      macrocell43     1250   1250  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/main_1           macrocell2      4287   5537  13024281  RISE       1
\RF_Physical:BUART:counter_load_not\/q                macrocell2      3350   8887  13024281  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2309  11196  13024281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Printer:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024942p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -5360
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11364
-------------------------------------   ----- 
End-of-path arrival time (ps)           11364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q     macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_counter_load\/main_0  macrocell13   4453   5703  13024942  RISE       1
\Printer:BUART:rx_counter_load\/q       macrocell13   3350   9053  13024942  RISE       1
\Printer:BUART:sRX:RxBitCounter\/load   count7cell    2312  11364  13024942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:sRX:RxBitCounter\/load
Capture Clock  : \RF_Physical:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025240p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -5360
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q            macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_counter_load\/main_1  macrocell5    4148   5398  13025240  RISE       1
\RF_Physical:BUART:rx_counter_load\/q       macrocell5    3350   8748  13025240  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/load   count7cell    2318  11067  13025240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026293p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9363
-------------------------------------   ---- 
End-of-path arrival time (ps)           9363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q                macrocell59     1250   1250  13020058  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   8113   9363  13026293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:tx_state_0\/main_3
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13026935p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11222
-------------------------------------   ----- 
End-of-path arrival time (ps)           11222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13024099  RISE       1
\Printer:BUART:tx_state_0\/main_3                  macrocell59     7642  11222  13026935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sTX:TxSts\/status_0
Capture Clock  : \RF_Physical:BUART:sTX:TxSts\/clock
Path slack     : 13027556p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13611
-------------------------------------   ----- 
End-of-path arrival time (ps)           13611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027556  RISE       1
\RF_Physical:BUART:tx_status_0\/main_3                 macrocell3      3778   7358  13027556  RISE       1
\RF_Physical:BUART:tx_status_0\/q                      macrocell3      3350  10708  13027556  RISE       1
\RF_Physical:BUART:sTX:TxSts\/status_0                 statusicell1    2903  13611  13027556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_4
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13027633p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13534
-------------------------------------   ----- 
End-of-path arrival time (ps)           13534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13027633  RISE       1
\RF_Physical:BUART:rx_status_4\/main_1                 macrocell7      3664   7244  13027633  RISE       1
\RF_Physical:BUART:rx_status_4\/q                      macrocell7      3350  10594  13027633  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_4                 statusicell2    2940  13534  13027633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:txn\/main_2
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13027858p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10298
-------------------------------------   ----- 
End-of-path arrival time (ps)           10298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q  macrocell59   1250   1250  13020058  RISE       1
\Printer:BUART:txn\/main_2    macrocell57   9048  10298  13027858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_1\/main_1
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13027881p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10276
-------------------------------------   ----- 
End-of-path arrival time (ps)           10276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13020058  RISE       1
\Printer:BUART:tx_state_1\/main_1  macrocell58   9026  10276  13027881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028400p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7256
-------------------------------------   ---- 
End-of-path arrival time (ps)           7256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q                macrocell58     1250   1250  13023248  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   6006   7256  13028400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_2\/main_1
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13028412p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9745
-------------------------------------   ---- 
End-of-path arrival time (ps)           9745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13020058  RISE       1
\Printer:BUART:tx_state_2\/main_1  macrocell60   8495   9745  13028412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_0\/main_2
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13028499p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9658
-------------------------------------   ---- 
End-of-path arrival time (ps)           9658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025129  RISE       1
\Printer:BUART:tx_state_0\/main_2               macrocell59     9468   9658  13028499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_1\/main_5
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13028697p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13028697  RISE       1
\Printer:BUART:tx_state_1\/main_5  macrocell58   8210   9460  13028697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_bitclk\/main_0
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13028756p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q      macrocell58   1250   1250  13023248  RISE       1
\Printer:BUART:tx_bitclk\/main_0  macrocell61   8151   9401  13028756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_0\/main_0
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13028767p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9390
-------------------------------------   ---- 
End-of-path arrival time (ps)           9390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13023248  RISE       1
\Printer:BUART:tx_state_0\/main_0  macrocell59   8140   9390  13028767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_bitclk\/main_3
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13029033p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9124
-------------------------------------   ---- 
End-of-path arrival time (ps)           9124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q      macrocell60   1250   1250  13024317  RISE       1
\Printer:BUART:tx_bitclk\/main_3  macrocell61   7874   9124  13029033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_0\/main_4
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13029042p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9114
-------------------------------------   ---- 
End-of-path arrival time (ps)           9114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024317  RISE       1
\Printer:BUART:tx_state_0\/main_4  macrocell59   7864   9114  13029042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_bitclk\/main_2
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13029058p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9099
-------------------------------------   ---- 
End-of-path arrival time (ps)           9099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025129  RISE       1
\Printer:BUART:tx_bitclk\/main_2                macrocell61     8909   9099  13029058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029111p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q          macrocell67     1250   1250  13029111  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   5295   6545  13029111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029545p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6112
-------------------------------------   ---- 
End-of-path arrival time (ps)           6112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q                macrocell43     1250   1250  13024281  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4862   6112  13029545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029612p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6044
-------------------------------------   ---- 
End-of-path arrival time (ps)           6044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q         macrocell62     1250   1250  13024942  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   4794   6044  13029612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:txn\/main_6
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13029616p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8541
-------------------------------------   ---- 
End-of-path arrival time (ps)           8541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q  macrocell61   1250   1250  13028697  RISE       1
\Printer:BUART:txn\/main_6   macrocell57   7291   8541  13029616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_2\/main_5
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13029620p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8536
-------------------------------------   ---- 
End-of-path arrival time (ps)           8536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13028697  RISE       1
\Printer:BUART:tx_state_2\/main_5  macrocell60   7286   8536  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Printer:BUART:sRX:RxSts\/status_4
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13029625p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11541
-------------------------------------   ----- 
End-of-path arrival time (ps)           11541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  13029625  RISE       1
\Printer:BUART:rx_status_4\/main_1                 macrocell15     2301   5881  13029625  RISE       1
\Printer:BUART:rx_status_4\/q                      macrocell15     3350   9231  13029625  RISE       1
\Printer:BUART:sRX:RxSts\/status_4                 statusicell4    2311  11541  13029625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029709p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5947
-------------------------------------   ---- 
End-of-path arrival time (ps)           5947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q                macrocell47     1250   1250  13025240  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   4697   5947  13029709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_3\/main_2
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13030267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13029111  RISE       1
\Printer:BUART:rx_state_3\/main_2   macrocell65   6640   7890  13030267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_2\/main_2
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13030267p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7890
-------------------------------------   ---- 
End-of-path arrival time (ps)           7890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13029111  RISE       1
\Printer:BUART:rx_state_2\/main_2   macrocell66   6640   7890  13030267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030394p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5263
-------------------------------------   ---- 
End-of-path arrival time (ps)           5263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q         macrocell46     1250   1250  13025383  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4013   5263  13030394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_3\/main_6
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13030690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030690  RISE       1
\Printer:BUART:rx_state_3\/main_6         macrocell65   5527   7467  13030690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_2\/main_8
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13030690p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030690  RISE       1
\Printer:BUART:rx_state_2\/main_8         macrocell66   5527   7467  13030690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \RF_Physical:BUART:tx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13030799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13027556  RISE       1
\RF_Physical:BUART:tx_state_0\/main_3                  macrocell43     3778   7358  13030799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:txn\/main_1
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13030919p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q  macrocell58   1250   1250  13023248  RISE       1
\Printer:BUART:txn\/main_1    macrocell57   5987   7237  13030919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Printer:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031041p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025129  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   4426   4616  13031041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031177p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q                macrocell42     1250   1250  13025343  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3230   4480  13031177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_state_0\/main_9
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031214p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030690  RISE       1
\Printer:BUART:rx_state_0\/main_9         macrocell63   5002   6942  13031214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_5
Path End       : \Printer:BUART:rx_load_fifo\/main_6
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031214p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6942
-------------------------------------   ---- 
End-of-path arrival time (ps)           6942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13030690  RISE       1
\Printer:BUART:rx_load_fifo\/main_6       macrocell64   5002   6942  13031214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_0\/main_8
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031248  RISE       1
\Printer:BUART:rx_state_0\/main_8         macrocell63   4969   6909  13031248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_load_fifo\/main_5
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031248p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6909
-------------------------------------   ---- 
End-of-path arrival time (ps)           6909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031248  RISE       1
\Printer:BUART:rx_load_fifo\/main_5       macrocell64   4969   6909  13031248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Printer:BUART:txn\/main_3
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13031472p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:TxShifter:u0\/clock                     datapathcell4       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  13031472  RISE       1
\Printer:BUART:txn\/main_3                macrocell57     2315   6685  13031472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \RF_Physical:BUART:txn\/main_3
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13031477p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031477  RISE       1
\RF_Physical:BUART:txn\/main_3                macrocell41     2310   6680  13031477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_2\/main_0
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13031602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6555
-------------------------------------   ---- 
End-of-path arrival time (ps)           6555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13023248  RISE       1
\Printer:BUART:tx_state_2\/main_0  macrocell60   5305   6555  13031602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_0\/main_1
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_state_0\/main_1  macrocell63   5193   6443  13031713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_1
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q         macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_load_fifo\/main_1  macrocell64   5193   6443  13031713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_status_3\/main_1
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13031713p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6443
-------------------------------------   ---- 
End-of-path arrival time (ps)           6443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q        macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_status_3\/main_1  macrocell71   5193   6443  13031713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031779p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q          macrocell51     1250   1250  13031779  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2628   3878  13031779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_0\/main_4
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_state_0\/main_4  macrocell63   5058   6308  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_4
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q         macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_load_fifo\/main_4  macrocell64   5058   6308  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_status_3\/main_4
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13031848p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6308
-------------------------------------   ---- 
End-of-path arrival time (ps)           6308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q        macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_status_3\/main_4  macrocell71   5058   6308  13031848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_state_0\/main_2
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13029111  RISE       1
\Printer:BUART:rx_state_0\/main_2   macrocell63   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_2
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q   macrocell67   1250   1250  13029111  RISE       1
\Printer:BUART:rx_load_fifo\/main_2  macrocell64   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_bitclk_enable\/q
Path End       : \Printer:BUART:rx_status_3\/main_2
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13031866p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6291
-------------------------------------   ---- 
End-of-path arrival time (ps)           6291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  13029111  RISE       1
\Printer:BUART:rx_status_3\/main_2  macrocell71   5041   6291  13031866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \RF_Physical:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13032088p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -6010
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026234  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3379   3569  13032088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032091p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -6010
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q                macrocell63     1250   1250  13025522  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2316   3566  13032091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                             macrocell53   1250   1250  13028088  RISE       1
\RF_Physical:BUART:rx_state_0\/main_6  macrocell47   4815   6065  13032092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13032092p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6065
-------------------------------------   ---- 
End-of-path arrival time (ps)           6065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                              macrocell53   1250   1250  13028088  RISE       1
\RF_Physical:BUART:rx_status_3\/main_6  macrocell55   4815   6065  13032092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_0\/main_0
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13032102p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_state_0\/main_0    macrocell63   4805   6055  13032102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_0
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13032102p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_load_fifo\/main_0  macrocell64   4805   6055  13032102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_status_3\/main_0
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13032102p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6055
-------------------------------------   ---- 
End-of-path arrival time (ps)           6055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_status_3\/main_0   macrocell71   4805   6055  13032102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_state_0\/main_7
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13032368p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                         macrocell70   1250   1250  13027483  RISE       1
\Printer:BUART:rx_state_0\/main_7  macrocell63   4539   5789  13032368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \Printer:BUART:rx_status_3\/main_7
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13032368p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell70   1250   1250  13027483  RISE       1
\Printer:BUART:rx_status_3\/main_7  macrocell71   4539   5789  13032368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_0\/main_3
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_state_0\/main_3  macrocell63   4521   5771  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_load_fifo\/main_3
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q         macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_load_fifo\/main_3  macrocell64   4521   5771  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_status_3\/main_3
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13032385p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q        macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_status_3\/main_3  macrocell71   4521   5771  13032385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_state_0\/main_6
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13032390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                         macrocell69   1250   1250  13027513  RISE       1
\Printer:BUART:rx_state_0\/main_6  macrocell63   4517   5767  13032390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \Printer:BUART:rx_status_3\/main_6
Capture Clock  : \Printer:BUART:rx_status_3\/clock_0
Path slack     : 13032390p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell69   1250   1250  13027513  RISE       1
\Printer:BUART:rx_status_3\/main_6  macrocell71   4517   5767  13032390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_1\/main_3
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13032426p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5731
-------------------------------------   ---- 
End-of-path arrival time (ps)           5731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024317  RISE       1
\Printer:BUART:tx_state_1\/main_3  macrocell58   4481   5731  13032426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_3\/main_0
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13032454p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_state_3\/main_0    macrocell65   4453   5703  13032454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_0
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13032454p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q  macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_state_2\/main_0    macrocell66   4453   5703  13032454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_ctrl_mark_last\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032454p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5703
-------------------------------------   ---- 
End-of-path arrival time (ps)           5703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_ctrl_mark_last\/clock_0                  macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_ctrl_mark_last\/q        macrocell62   1250   1250  13024942  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_0  macrocell68   4453   5703  13032454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_0
Path End       : \Printer:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032577p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5580
-------------------------------------   ---- 
End-of-path arrival time (ps)           5580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13032577  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_2   macrocell67   3640   5580  13032577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : \Printer:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032578  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_1   macrocell67   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032578  RISE       1
MODIN5_1/main_1                           macrocell69   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032578  RISE       1
MODIN5_0/main_1                           macrocell70   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : \Printer:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Printer:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032578  RISE       1
\Printer:BUART:rx_bitclk_enable\/main_0   macrocell67   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032578  RISE       1
MODIN5_1/main_0                           macrocell69   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13032578p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032578  RISE       1
MODIN5_0/main_0                           macrocell70   3639   5579  13032578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13032620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13024281  RISE       1
\RF_Physical:BUART:tx_state_1\/main_1  macrocell42   4287   5537  13032620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13032620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13024281  RISE       1
\RF_Physical:BUART:tx_state_2\/main_1  macrocell44   4287   5537  13032620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:tx_state_2\/main_3
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13032671p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q       macrocell60   1250   1250  13024317  RISE       1
\Printer:BUART:tx_state_2\/main_3  macrocell60   4236   5486  13032671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_3\/main_4
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13032739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_state_3\/main_4  macrocell65   4168   5418  13032739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_2\/main_4
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13032739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q       macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_state_2\/main_4  macrocell66   4168   5418  13032739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_2\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032739p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_2\/q               macrocell66   1250   1250  13025227  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_3  macrocell68   4168   5418  13032739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_1
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13032758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q         macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_1  macrocell48   4148   5398  13032758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13032758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_state_2\/main_1  macrocell50   4148   5398  13032758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032758p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q               macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_1  macrocell52   4148   5398  13032758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_0\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032815  RISE       1
\RF_Physical:BUART:rx_state_0\/main_9         macrocell47   3401   5341  13032815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_3\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13032815p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5341
-------------------------------------   ---- 
End-of-path arrival time (ps)           5341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032815  RISE       1
\RF_Physical:BUART:rx_state_3\/main_6         macrocell49   3401   5341  13032815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_0
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13032901p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_0  macrocell48   4006   5256  13032901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13032901p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_state_2\/main_0    macrocell50   4006   5256  13032901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032901p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q        macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_0  macrocell52   4006   5256  13032901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_bitclk\/main_1
Capture Clock  : \Printer:BUART:tx_bitclk\/clock_0
Path slack     : 13032944p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q      macrocell59   1250   1250  13020058  RISE       1
\Printer:BUART:tx_bitclk\/main_1  macrocell61   3963   5213  13032944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_0\/main_10
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032977p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032977  RISE       1
\RF_Physical:BUART:rx_state_0\/main_10        macrocell47   3240   5180  13032977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13032977p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032977  RISE       1
\RF_Physical:BUART:rx_state_3\/main_7         macrocell49   3240   5180  13032977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_0\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13032995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032995  RISE       1
\RF_Physical:BUART:rx_state_0\/main_8         macrocell47   3221   5161  13032995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_3\/main_5
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13032995p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032995  RISE       1
\RF_Physical:BUART:rx_state_3\/main_5         macrocell49   3221   5161  13032995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_3\/main_1
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033033p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_state_3\/main_1  macrocell65   3873   5123  13033033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_2\/main_1
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033033p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q       macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_state_2\/main_1  macrocell66   3873   5123  13033033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_0\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033033p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5123
-------------------------------------   ---- 
End-of-path arrival time (ps)           5123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_0\/q               macrocell63   1250   1250  13025522  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_1  macrocell68   3873   5123  13033033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_0\/main_10
Capture Clock  : \Printer:BUART:rx_state_0\/clock_0
Path slack     : 13033037p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\Printer:BUART:rx_state_0\/main_10        macrocell63   3180   5120  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_load_fifo\/main_7
Capture Clock  : \Printer:BUART:rx_load_fifo\/clock_0
Path slack     : 13033037p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5120
-------------------------------------   ---- 
End-of-path arrival time (ps)           5120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\Printer:BUART:rx_load_fifo\/main_7       macrocell64   3180   5120  13033037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_3\/main_5
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033100p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031248  RISE       1
\Printer:BUART:rx_state_3\/main_5         macrocell65   3117   5057  13033100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_6
Path End       : \Printer:BUART:rx_state_2\/main_7
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033100p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031248  RISE       1
\Printer:BUART:rx_state_2\/main_7         macrocell66   3117   5057  13033100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_load_fifo\/q
Path End       : \Printer:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Printer:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033100p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3130
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_load_fifo\/q            macrocell64     1250   1250  13030636  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   4186   5436  13033100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxShifter:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q       macrocell43   1250   1250  13024281  RISE       1
\RF_Physical:BUART:tx_state_0\/main_1  macrocell43   3606   4856  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:txn\/main_2
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q  macrocell43   1250   1250  13024281  RISE       1
\RF_Physical:BUART:txn\/main_2    macrocell41   3606   4856  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_0\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_1
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13033300p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_0\/q      macrocell43   1250   1250  13024281  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_1  macrocell45   3606   4856  13033300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_2\/q
Path End       : \Printer:BUART:txn\/main_4
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13033337p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4820
-------------------------------------   ---- 
End-of-path arrival time (ps)           4820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_2\/q  macrocell60   1250   1250  13024317  RISE       1
\Printer:BUART:txn\/main_4    macrocell57   3570   4820  13033337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031779  RISE       1
\RF_Physical:BUART:rx_state_0\/main_2   macrocell47   3529   4779  13033378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031779  RISE       1
\RF_Physical:BUART:rx_state_3\/main_2   macrocell49   3529   4779  13033378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_2
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13033378p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4779
-------------------------------------   ---- 
End-of-path arrival time (ps)           4779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031779  RISE       1
\RF_Physical:BUART:rx_status_3\/main_2  macrocell55   3529   4779  13033378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_2\/main_2
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13033483p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4673
-------------------------------------   ---- 
End-of-path arrival time (ps)           4673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025129  RISE       1
\Printer:BUART:tx_state_2\/main_2               macrocell60     4483   4673  13033483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_0\/q
Path End       : \Printer:BUART:tx_state_0\/main_1
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033509p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_0\/q       macrocell59   1250   1250  13020058  RISE       1
\Printer:BUART:tx_state_0\/main_1  macrocell59   3398   4648  13033509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_6
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033569p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032815  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_6       macrocell48   2648   4588  13033569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_5
Path End       : \RF_Physical:BUART:rx_state_2\/main_8
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033569p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4588
-------------------------------------   ---- 
End-of-path arrival time (ps)           4588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032815  RISE       1
\RF_Physical:BUART:rx_state_2\/main_8         macrocell50   2648   4588  13033569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Printer:BUART:tx_state_1\/main_2
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  13025129  RISE       1
\Printer:BUART:tx_state_1\/main_2               macrocell58     4372   4562  13033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_bitclk\/q
Path End       : \Printer:BUART:tx_state_0\/main_5
Capture Clock  : \Printer:BUART:tx_state_0\/clock_0
Path slack     : 13033627p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_bitclk\/clock_0                          macrocell61         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_bitclk\/q        macrocell61   1250   1250  13028697  RISE       1
\Printer:BUART:tx_state_0\/main_5  macrocell59   3280   4530  13033627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_0\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033672p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                             macrocell54   1250   1250  13028977  RISE       1
\RF_Physical:BUART:rx_state_0\/main_7  macrocell47   3235   4485  13033672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_7
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13033672p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                              macrocell54   1250   1250  13028977  RISE       1
\RF_Physical:BUART:rx_status_3\/main_7  macrocell55   3235   4485  13033672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:txn\/main_1
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q  macrocell42   1250   1250  13025343  RISE       1
\RF_Physical:BUART:txn\/main_1    macrocell41   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_0
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13033675p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q      macrocell42   1250   1250  13025343  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_0  macrocell45   3232   4482  13033675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_state_0\/main_4  macrocell47   3228   4478  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_state_3\/main_4  macrocell49   3228   4478  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_4
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13033678p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q        macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_status_3\/main_4  macrocell55   3228   4478  13033678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_3
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q         macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_3  macrocell48   3226   4476  13033681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_state_2\/main_3  macrocell50   3226   4476  13033681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033681p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q               macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_2  macrocell52   3226   4476  13033681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13033682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13025343  RISE       1
\RF_Physical:BUART:tx_state_1\/main_0  macrocell42   3225   4475  13033682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13033682p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13025343  RISE       1
\RF_Physical:BUART:tx_state_2\/main_0  macrocell44   3225   4475  13033682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_1\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033685p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_1\/q       macrocell42   1250   1250  13025343  RISE       1
\RF_Physical:BUART:tx_state_0\/main_0  macrocell43   3221   4471  13033685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033700p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4457
-------------------------------------   ---- 
End-of-path arrival time (ps)           4457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell53   1250   1250  13028088  RISE       1
MODIN1_1/main_3  macrocell53   3207   4457  13033700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_3\/main_3
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_state_3\/main_3  macrocell65   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_2\/main_3
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q       macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_state_2\/main_3  macrocell66   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_state_3\/q
Path End       : \Printer:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Printer:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_state_3\/q               macrocell65   1250   1250  13026195  RISE       1
\Printer:BUART:rx_state_stop1_reg\/main_2  macrocell68   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13027483  RISE       1
MODIN5_1/main_4  macrocell69   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033707p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell70   1250   1250  13027483  RISE       1
MODIN5_0/main_3  macrocell70   3200   4450  13033707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033736p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell69   1250   1250  13027513  RISE       1
MODIN5_1/main_3  macrocell69   3171   4421  13033736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025481  RISE       1
\RF_Physical:BUART:tx_state_1\/main_3  macrocell42   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_3
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025481  RISE       1
\RF_Physical:BUART:tx_state_2\/main_3  macrocell44   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033821p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q       macrocell44   1250   1250  13025481  RISE       1
\RF_Physical:BUART:tx_state_0\/main_4  macrocell43   3086   4336  13033821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_0\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033831  RISE       1
\RF_Physical:BUART:tx_state_0\/main_5  macrocell43   3075   4325  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_1\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033831  RISE       1
\RF_Physical:BUART:tx_state_1\/main_5  macrocell42   3072   4322  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:tx_state_2\/main_5
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q        macrocell45   1250   1250  13033831  RISE       1
\RF_Physical:BUART:tx_state_2\/main_5  macrocell44   3072   4322  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_0
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033881p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033881  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_2   macrocell51   2336   4276  13033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_3\/main_7
Capture Clock  : \Printer:BUART:rx_state_3\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\Printer:BUART:rx_state_3\/main_7         macrocell65   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sRX:RxBitCounter\/count_4
Path End       : \Printer:BUART:rx_state_2\/main_9
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033898p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033037  RISE       1
\Printer:BUART:rx_state_2\/main_9         macrocell66   2319   4259  13033898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_7
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032977  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_7       macrocell48   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_4
Path End       : \RF_Physical:BUART:rx_state_2\/main_9
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033900p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4257
-------------------------------------   ---- 
End-of-path arrival time (ps)           4257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032977  RISE       1
\RF_Physical:BUART:rx_state_2\/main_9         macrocell50   2317   4257  13033900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_0   macrocell51   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
MODIN1_1/main_0                               macrocell53   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033902  RISE       1
MODIN1_0/main_0                               macrocell54   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : \RF_Physical:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \RF_Physical:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033906  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/main_1   macrocell51   2311   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033906  RISE       1
MODIN1_1/main_1                               macrocell53   2311   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033906  RISE       1
MODIN1_0/main_1                               macrocell54   2311   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_5
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032995  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_5       macrocell48   2303   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sRX:RxBitCounter\/count_6
Path End       : \RF_Physical:BUART:rx_state_2\/main_7
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033914p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032995  RISE       1
\RF_Physical:BUART:rx_state_2\/main_7         macrocell50   2303   4243  13033914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_bitclk\/q
Path End       : \RF_Physical:BUART:txn\/main_6
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_bitclk\/q  macrocell45   1250   1250  13033831  RISE       1
\RF_Physical:BUART:txn\/main_6   macrocell41   2937   4187  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:txn\/main_4
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q  macrocell44   1250   1250  13025481  RISE       1
\RF_Physical:BUART:txn\/main_4    macrocell41   2930   4180  13033977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_state_2\/q
Path End       : \RF_Physical:BUART:tx_bitclk\/main_3
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13033977p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_state_2\/q      macrocell44   1250   1250  13025481  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_3  macrocell45   2930   4180  13033977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_last\/q
Path End       : \Printer:BUART:rx_state_2\/main_6
Capture Clock  : \Printer:BUART:rx_state_2\/clock_0
Path slack     : 13033982p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_last\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:rx_last\/q          macrocell72   1250   1250  13033982  RISE       1
\Printer:BUART:rx_state_2\/main_6  macrocell66   2925   4175  13033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13033986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_state_0\/main_0    macrocell47   2921   4171  13033986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13033986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_state_3\/main_0    macrocell49   2921   4171  13033986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:tx_ctrl_mark_last\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_0
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13033986p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4171
-------------------------------------   ---- 
End-of-path arrival time (ps)           4171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_ctrl_mark_last\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:tx_ctrl_mark_last\/q  macrocell46   1250   1250  13025383  RISE       1
\RF_Physical:BUART:rx_status_3\/main_0   macrocell55   2921   4171  13033986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_last\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_6
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13033997p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4160
-------------------------------------   ---- 
End-of-path arrival time (ps)           4160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_last\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_last\/q          macrocell56   1250   1250  13033997  RISE       1
\RF_Physical:BUART:rx_state_2\/main_6  macrocell50   2910   4160  13033997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_2
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q   macrocell51   1250   1250  13031779  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_2  macrocell48   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_bitclk_enable\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_bitclk_enable\/clock_0               macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_bitclk_enable\/q  macrocell51   1250   1250  13031779  RISE       1
\RF_Physical:BUART:rx_state_2\/main_2   macrocell50   2619   3869  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:txn\/q
Path End       : \RF_Physical:BUART:txn\/main_0
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13034308p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:txn\/q       macrocell41   1250   1250  13034308  RISE       1
\RF_Physical:BUART:txn\/main_0  macrocell41   2599   3849  13034308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_1\/main_4
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034474p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3682
-------------------------------------   ---- 
End-of-path arrival time (ps)           3682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034474  RISE       1
\Printer:BUART:tx_state_1\/main_4               macrocell58     3492   3682  13034474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13034573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026234  RISE       1
\RF_Physical:BUART:tx_state_1\/main_2               macrocell42     3393   3583  13034573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13034573p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026234  RISE       1
\RF_Physical:BUART:tx_state_2\/main_2               macrocell44     3393   3583  13034573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_bitclk\/main_2
Capture Clock  : \RF_Physical:BUART:tx_bitclk\/clock_0
Path slack     : 13034585p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3572
-------------------------------------   ---- 
End-of-path arrival time (ps)           3572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026234  RISE       1
\RF_Physical:BUART:tx_bitclk\/main_2                macrocell45     3382   3572  13034585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_bitclk\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_load_fifo\/main_4
Capture Clock  : \RF_Physical:BUART:rx_load_fifo\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q         macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_load_fifo\/main_4  macrocell48   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:rx_state_2\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q       macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_state_2\/main_4  macrocell50   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_2\/q
Path End       : \RF_Physical:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034588p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3569
-------------------------------------   ---- 
End-of-path arrival time (ps)           3569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_2\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_2\/q               macrocell50   1250   1250  13027070  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/main_3  macrocell52   2319   3569  13034588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_stop1_reg\/clock_0             macrocell52         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13034589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  13028977  RISE       1
MODIN1_1/main_4  macrocell53   2318   3568  13034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell53         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13034589p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell54   1250   1250  13028977  RISE       1
MODIN1_0/main_3  macrocell54   2318   3568  13034589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell54         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_state_0\/main_3  macrocell47   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q       macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_state_3\/main_3  macrocell49   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_3\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_3
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13034596p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_3\/q        macrocell49   1250   1250  13026163  RISE       1
\RF_Physical:BUART:rx_status_3\/main_3  macrocell55   2311   3561  13034596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:tx_state_1\/q
Path End       : \Printer:BUART:tx_state_1\/main_0
Capture Clock  : \Printer:BUART:tx_state_1\/clock_0
Path slack     : 13034598p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:tx_state_1\/q       macrocell58   1250   1250  13023248  RISE       1
\Printer:BUART:tx_state_1\/main_0  macrocell58   2309   3559  13034598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_1\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_0\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_0\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_state_0\/main_1  macrocell47   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_state_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_state_3\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q       macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_state_3\/main_1  macrocell49   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_3\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_state_0\/q
Path End       : \RF_Physical:BUART:rx_status_3\/main_1
Capture Clock  : \RF_Physical:BUART:rx_status_3\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_state_0\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_state_0\/q        macrocell47   1250   1250  13025240  RISE       1
\RF_Physical:BUART:rx_status_3\/main_1  macrocell55   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:txn\/q
Path End       : \Printer:BUART:txn\/main_0
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13034609p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Printer:BUART:txn\/q       macrocell57   1250   1250  13034609  RISE       1
\Printer:BUART:txn\/main_0  macrocell57   2298   3548  13034609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_load_fifo\/q
Path End       : \RF_Physical:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \RF_Physical:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034674p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3130
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_load_fifo\/clock_0                   macrocell48         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_load_fifo\/q            macrocell48     1250   1250  13029489  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2613   3863  13034674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \RF_Physical:BUART:tx_state_0\/main_2
Capture Clock  : \RF_Physical:BUART:tx_state_0\/clock_0
Path slack     : 13034835p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13026234  RISE       1
\RF_Physical:BUART:tx_state_0\/main_2               macrocell43     3132   3322  13034835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_0\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_1\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_1\/clock_0
Path slack     : 13035158p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2999
-------------------------------------   ---- 
End-of-path arrival time (ps)           2999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035158  RISE       1
\RF_Physical:BUART:tx_state_1\/main_4               macrocell42     2809   2999  13035158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_1\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:tx_state_2\/main_4
Capture Clock  : \RF_Physical:BUART:tx_state_2\/clock_0
Path slack     : 13035158p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2999
-------------------------------------   ---- 
End-of-path arrival time (ps)           2999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035158  RISE       1
\RF_Physical:BUART:tx_state_2\/main_4               macrocell44     2809   2999  13035158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:tx_state_2\/clock_0                     macrocell44         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \RF_Physical:BUART:txn\/main_5
Capture Clock  : \RF_Physical:BUART:txn\/clock_0
Path slack     : 13035174p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2982
-------------------------------------   ---- 
End-of-path arrival time (ps)           2982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035158  RISE       1
\RF_Physical:BUART:txn\/main_5                      macrocell41     2792   2982  13035174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:txn\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:txn\/main_5
Capture Clock  : \Printer:BUART:txn\/clock_0
Path slack     : 13035346p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2810
-------------------------------------   ---- 
End-of-path arrival time (ps)           2810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034474  RISE       1
\Printer:BUART:txn\/main_5                      macrocell57     2620   2810  13035346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:txn\/clock_0                                macrocell57         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Printer:BUART:tx_state_2\/main_4
Capture Clock  : \Printer:BUART:tx_state_2\/clock_0
Path slack     : 13035348p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                        -3510
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2809
-------------------------------------   ---- 
End-of-path arrival time (ps)           2809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Printer:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  13034474  RISE       1
\Printer:BUART:tx_state_2\/main_4               macrocell60     2619   2809  13035348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:tx_state_2\/clock_0                         macrocell60         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RF_Physical:BUART:rx_status_3\/q
Path End       : \RF_Physical:BUART:sRX:RxSts\/status_3
Capture Clock  : \RF_Physical:BUART:sRX:RxSts\/clock
Path slack     : 13037601p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (RF_Physical_IntClock:R#1 vs. RF_Physical_IntClock:R#2)   13041667
- Setup time                                                                 -500
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:rx_status_3\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\RF_Physical:BUART:rx_status_3\/q       macrocell55    1250   1250  13037601  RISE       1
\RF_Physical:BUART:sRX:RxSts\/status_3  statusicell2   2316   3566  13037601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\RF_Physical:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Printer:BUART:rx_status_3\/q
Path End       : \Printer:BUART:sRX:RxSts\/status_3
Capture Clock  : \Printer:BUART:sRX:RxSts\/clock
Path slack     : 13037602p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (Printer_IntClock:R#1 vs. Printer_IntClock:R#2)   13041667
- Setup time                                                         -500
--------------------------------------------------------------   -------- 
End-of-path required time (ps)                                   13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:rx_status_3\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Printer:BUART:rx_status_3\/q       macrocell71    1250   1250  13037602  RISE       1
\Printer:BUART:sRX:RxSts\/status_3  statusicell4   2315   3565  13037602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Printer:BUART:sRX:RxSts\/clock                            statusicell4        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump:BUART:sRX:RxBitCounter\/clock
Path slack     : 21683452p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -5360
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19522
-------------------------------------   ----- 
End-of-path arrival time (ps)           19522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q            macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_counter_load\/main_2  macrocell21   7994   9244  21683452  RISE       1
\Pump:BUART:rx_counter_load\/q       macrocell21   3350  12594  21683452  RISE       1
\Pump:BUART:sRX:RxBitCounter\/load   count7cell    6928  19522  21683452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump:BUART:sTX:TxSts\/clock
Path slack     : 21691666p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16168
-------------------------------------   ----- 
End-of-path arrival time (ps)           16168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21691666  RISE       1
\Pump:BUART:tx_status_0\/main_3                 macrocell19     3774   7354  21691666  RISE       1
\Pump:BUART:tx_status_0\/q                      macrocell19     3350  10704  21691666  RISE       1
\Pump:BUART:sTX:TxSts\/status_0                 statusicell5    5463  16168  21691666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21692276p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6190
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9868
-------------------------------------   ---- 
End-of-path arrival time (ps)           9868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                      macrocell74     1250   1250  21692247  RISE       1
\Pump:BUART:counter_load_not\/main_0           macrocell18     2972   4222  21692276  RISE       1
\Pump:BUART:counter_load_not\/q                macrocell18     3350   7572  21692276  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2295   9868  21692276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21692588p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15246
-------------------------------------   ----- 
End-of-path arrival time (ps)           15246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  21692588  RISE       1
\Pump:BUART:rx_status_4\/main_1                 macrocell23     6075   9655  21692588  RISE       1
\Pump:BUART:rx_status_4\/q                      macrocell23     3350  13005  21692588  RISE       1
\Pump:BUART:sRX:RxSts\/status_4                 statusicell6    2240  15246  21692588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21692731p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9592
-------------------------------------   ---- 
End-of-path arrival time (ps)           9592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell78     1250   1250  21686421  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   8342   9592  21692731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_0\/main_0
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21694330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_state_0\/main_0    macrocell80   9243  10493  21694330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_3\/main_0
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21694330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_state_3\/main_0    macrocell82   9243  10493  21694330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_3\/main_0
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21694330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_status_3\/main_0   macrocell89   9243  10493  21694330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21694330p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10493
-------------------------------------   ----- 
End-of-path arrival time (ps)           10493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q   macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_parity_bit\/main_0  macrocell92   9243  10493  21694330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21695032p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7291
-------------------------------------   ---- 
End-of-path arrival time (ps)           7291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21692276  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell7   7101   7291  21695032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21695202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_load_fifo\/main_0  macrocell81   8371   9621  21695202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_0
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21695202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_state_2\/main_0    macrocell83   8371   9621  21695202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_status_2\/main_0
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21695202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q  macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_status_2\/main_0   macrocell88   8371   9621  21695202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21695202p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q         macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_0  macrocell90   8371   9621  21695202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21695476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6848
-------------------------------------   ---- 
End-of-path arrival time (ps)           6848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q                macrocell75     1250   1250  21692160  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   5598   6848  21695476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Pump:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21695569p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q                macrocell74     1250   1250  21692247  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   5504   6754  21695569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21695579p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9244
-------------------------------------   ---- 
End-of-path arrival time (ps)           9244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q               macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_2  macrocell85   7994   9244  21695579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21695720p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell80     1250   1250  21683873  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   5354   6604  21695720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21695876p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -6010
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21702323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell84     1250   1250  21695876  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   5197   6447  21695876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21696001p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8822
-------------------------------------   ---- 
End-of-path arrival time (ps)           8822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q               macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_1  macrocell85   7572   8822  21696001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump:BUART:tx_state_0\/main_3
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21696021p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8802
-------------------------------------   ---- 
End-of-path arrival time (ps)           8802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  21691666  RISE       1
\Pump:BUART:tx_state_0\/main_3                  macrocell75     5222   8802  21696021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21696238p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8585
-------------------------------------   ---- 
End-of-path arrival time (ps)           8585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q               macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_3  macrocell85   7335   8585  21696238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21696909p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q   macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_load_fifo\/main_2  macrocell81   6664   7914  21696909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_2\/main_2
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21696909p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_state_2\/main_2   macrocell83   6664   7914  21696909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_2\/main_2
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21696909p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_status_2\/main_2  macrocell88   6664   7914  21696909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21696909p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7914
-------------------------------------   ---- 
End-of-path arrival time (ps)           7914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q          macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_2  macrocell90   6664   7914  21696909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_0\/main_5
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21697227p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_state_0\/main_5  macrocell80   6346   7596  21697227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_3\/main_4
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21697227p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_state_3\/main_4  macrocell82   6346   7596  21697227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_3\/main_5
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21697227p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_status_3\/main_5  macrocell89   6346   7596  21697227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21697227p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q          macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_parity_bit\/main_5  macrocell92   6346   7596  21697227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21697470p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q         macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_load_fifo\/main_3  macrocell81   6103   7353  21697470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_2\/main_3
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21697470p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_state_2\/main_3  macrocell83   6103   7353  21697470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_2\/main_3
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697470p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_status_2\/main_3  macrocell88   6103   7353  21697470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697470p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q                macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_4  macrocell90   6103   7353  21697470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21697699p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q         macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_load_fifo\/main_1  macrocell81   5874   7124  21697699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_2\/main_1
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21697699p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_state_2\/main_1  macrocell83   5874   7124  21697699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_2\/main_1
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21697699p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_status_2\/main_1  macrocell88   5874   7124  21697699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21697699p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7124
-------------------------------------   ---- 
End-of-path arrival time (ps)           7124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q                macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_1  macrocell90   5874   7124  21697699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:txn\/main_2
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21697964p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q  macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:txn\/main_2    macrocell73   5610   6860  21697964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:txn\/main_1
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698051p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q  macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:txn\/main_1    macrocell73   5523   6773  21698051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_0
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21698062p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6761
-------------------------------------   ---- 
End-of-path arrival time (ps)           6761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q                 macrocell73   1250   1250  21698062  RISE       1
\Pump:BUART:tx_parity_bit\/main_0  macrocell79   5511   6761  21698062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pump:BUART:rx_load_fifo\/clock_0
Path slack     : 21698099p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q         macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_load_fifo\/main_4  macrocell81   5474   6724  21698099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_state_2\/main_4
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698099p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q       macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_state_2\/main_4  macrocell83   5474   6724  21698099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_status_2\/main_4
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21698099p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q        macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_status_2\/main_4  macrocell88   5474   6724  21698099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_2\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21698099p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6724
-------------------------------------   ---- 
End-of-path arrival time (ps)           6724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_2\/q                macrocell83   1250   1250  21684111  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_5  macrocell90   5474   6724  21698099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Pump:BUART:txn\/main_3
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698199p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6624
-------------------------------------   ---- 
End-of-path arrival time (ps)           6624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:TxShifter:u0\/clock                        datapathcell7       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  21698199  RISE       1
\Pump:BUART:txn\/main_3                macrocell73     2254   6624  21698199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:txn\/main_4
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698252p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q  macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:txn\/main_4    macrocell73   5321   6571  21698252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_last\/q
Path End       : \Pump:BUART:rx_state_2\/main_6
Capture Clock  : \Pump:BUART:rx_state_2\/clock_0
Path slack     : 21698450p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6373
-------------------------------------   ---- 
End-of-path arrival time (ps)           6373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_last\/q          macrocell91   1250   1250  21698450  RISE       1
\Pump:BUART:rx_state_2\/main_6  macrocell83   5123   6373  21698450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_2\/clock_0                            macrocell83         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pump:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21698548p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_ctrl_mark_last\/clock_0                     macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_ctrl_mark_last\/q        macrocell78   1250   1250  21686421  RISE       1
\Pump:BUART:rx_state_stop1_reg\/main_0  macrocell85   5025   6275  21698548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_stop1_reg\/clock_0                    macrocell85         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:txn\/main_6
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698594p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6229
-------------------------------------   ---- 
End-of-path arrival time (ps)           6229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q  macrocell77   1250   1250  21698594  RISE       1
\Pump:BUART:txn\/main_6   macrocell73   4979   6229  21698594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:txn\/main_7
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21698902p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q  macrocell79   1250   1250  21698902  RISE       1
\Pump:BUART:txn\/main_7       macrocell73   4671   5921  21698902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_0\/main_4
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699094p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_state_0\/main_4  macrocell80   4479   5729  21699094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_state_3\/main_3
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699094p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q       macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_state_3\/main_3  macrocell82   4479   5729  21699094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_status_3\/main_4
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21699094p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q        macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_status_3\/main_4  macrocell89   4479   5729  21699094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_3\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21699094p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_3\/q          macrocell82   1250   1250  21683452  RISE       1
\Pump:BUART:rx_parity_bit\/main_4  macrocell92   4479   5729  21699094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:txn\/q
Path End       : \Pump:BUART:txn\/main_0
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21699532p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:txn\/q       macrocell73   1250   1250  21698062  RISE       1
\Pump:BUART:txn\/main_0  macrocell73   4041   5291  21699532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_3\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21699681p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_3\/q       macrocell89    1250   1250  21699681  RISE       1
\Pump:BUART:sRX:RxSts\/status_3  statusicell6   6902   8152  21699681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:txn\/main_5
Capture Clock  : \Pump:BUART:txn\/clock_0
Path slack     : 21699760p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21699760  RISE       1
\Pump:BUART:txn\/main_5                      macrocell73     4873   5063  21699760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:txn\/clock_0                                   macrocell73         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_0\/main_1
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699836p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_state_0\/main_1  macrocell80   3737   4987  21699836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_state_3\/main_1
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699836p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q       macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_state_3\/main_1  macrocell82   3737   4987  21699836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_status_3\/main_1
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21699836p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q        macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_status_3\/main_1  macrocell89   3737   4987  21699836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_state_0\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21699836p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_state_0\/q          macrocell80   1250   1250  21683873  RISE       1
\Pump:BUART:rx_parity_bit\/main_1  macrocell92   3737   4987  21699836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_1\/main_2
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21699891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21692276  RISE       1
\Pump:BUART:tx_state_1\/main_2               macrocell74     4742   4932  21699891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_0\/main_2
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21699891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21692276  RISE       1
\Pump:BUART:tx_state_0\/main_2               macrocell75     4742   4932  21699891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_0\/main_6
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21699947  RISE       1
\Pump:BUART:rx_state_0\/main_6         macrocell80   2937   4877  21699947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump:BUART:rx_state_3\/main_5
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699947p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21699947  RISE       1
\Pump:BUART:rx_state_3\/main_5         macrocell82   2937   4877  21699947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_0\/main_7
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699949p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21699949  RISE       1
\Pump:BUART:rx_state_0\/main_7         macrocell80   2934   4874  21699949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump:BUART:rx_state_3\/main_6
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699949p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21699949  RISE       1
\Pump:BUART:rx_state_3\/main_6         macrocell82   2934   4874  21699949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_0\/main_8
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21699950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21699950  RISE       1
\Pump:BUART:rx_state_0\/main_8         macrocell80   2933   4873  21699950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump:BUART:rx_state_3\/main_7
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21699950p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4873
-------------------------------------   ---- 
End-of-path arrival time (ps)           4873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21699950  RISE       1
\Pump:BUART:rx_state_3\/main_7         macrocell82   2933   4873  21699950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_0\/main_2
Capture Clock  : \Pump:BUART:rx_state_0\/clock_0
Path slack     : 21700322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_state_0\/main_2   macrocell80   3251   4501  21700322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_0\/clock_0                            macrocell80         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_state_3\/main_2
Capture Clock  : \Pump:BUART:rx_state_3\/clock_0
Path slack     : 21700322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_state_3\/main_2   macrocell82   3251   4501  21700322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_state_3\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_status_3\/main_2
Capture Clock  : \Pump:BUART:rx_status_3\/clock_0
Path slack     : 21700322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q  macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_status_3\/main_2  macrocell89   3251   4501  21700322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_3\/clock_0                           macrocell89         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_bitclk_enable\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21700322p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_bitclk_enable\/q    macrocell84   1250   1250  21695876  RISE       1
\Pump:BUART:rx_parity_bit\/main_2  macrocell92   3251   4501  21700322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21700408p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4415
-------------------------------------   ---- 
End-of-path arrival time (ps)           4415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q             macrocell92   1250   1250  21700408  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_7  macrocell90   3165   4415  21700408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_state_2\/main_2
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700460p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21692276  RISE       1
\Pump:BUART:tx_state_2\/main_2               macrocell76     4173   4363  21700460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \Pump:BUART:tx_bitclk\/main_2
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700460p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4363
-------------------------------------   ---- 
End-of-path arrival time (ps)           4363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell8    190    190  21692276  RISE       1
\Pump:BUART:tx_bitclk\/main_2                macrocell77     4173   4363  21700460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_1\/main_0
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700474p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:tx_state_1\/main_0  macrocell74   3100   4350  21700474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_0\/main_0
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700474p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:tx_state_0\/main_0  macrocell75   3100   4350  21700474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_1
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700474p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q          macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:tx_parity_bit\/main_1  macrocell79   3100   4350  21700474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_1\/main_3
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:tx_state_1\/main_3  macrocell74   3097   4347  21700476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_0\/main_4
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:tx_state_0\/main_4  macrocell75   3097   4347  21700476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_3
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700476p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q          macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:tx_parity_bit\/main_3  macrocell79   3097   4347  21700476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_state_2\/main_0
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q       macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:tx_state_2\/main_0  macrocell76   3096   4346  21700478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_1\/q
Path End       : \Pump:BUART:tx_bitclk\/main_0
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700478p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_1\/q      macrocell74   1250   1250  21692247  RISE       1
\Pump:BUART:tx_bitclk\/main_0  macrocell77   3096   4346  21700478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_state_2\/main_3
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q       macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:tx_state_2\/main_3  macrocell76   3090   4340  21700483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_2\/q
Path End       : \Pump:BUART:tx_bitclk\/main_3
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700483p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_2\/q      macrocell76   1250   1250  21692306  RISE       1
\Pump:BUART:tx_bitclk\/main_3  macrocell77   3090   4340  21700483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_2\/main_1
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:tx_state_2\/main_1  macrocell76   3061   4311  21700512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_bitclk\/main_1
Capture Clock  : \Pump:BUART:tx_bitclk\/clock_0
Path slack     : 21700512p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q      macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:tx_bitclk\/main_1  macrocell77   3061   4311  21700512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_1\/main_1
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:tx_state_1\/main_1  macrocell74   3058   4308  21700515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_state_0\/main_1
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q       macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:tx_state_0\/main_1  macrocell75   3058   4308  21700515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_state_0\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_2
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700515p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_state_0\/q          macrocell75   1250   1250  21692160  RISE       1
\Pump:BUART:tx_parity_bit\/main_2  macrocell79   3058   4308  21700515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pump:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_0   macrocell84   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
MODIN9_1/main_0                        macrocell86   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700552p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21700552  RISE       1
MODIN9_0/main_0                        macrocell87   2331   4271  21700552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pump:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700562p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21700562  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_2   macrocell84   2321   4261  21700562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pump:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pump:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21700563p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700563  RISE       1
\Pump:BUART:rx_bitclk_enable\/main_1   macrocell84   2320   4260  21700563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_bitclk_enable\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21700563p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700563  RISE       1
MODIN9_1/main_1                        macrocell86   2320   4260  21700563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21700563p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21700563  RISE       1
MODIN9_0/main_1                        macrocell87   2320   4260  21700563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_status_2\/q
Path End       : \Pump:BUART:sRX:RxSts\/status_2
Capture Clock  : \Pump:BUART:sRX:RxSts\/clock
Path slack     : 21700583p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                             -500
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21707833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_status_2\/q       macrocell88    1250   1250  21700583  RISE       1
\Pump:BUART:sRX:RxSts\/status_2  statusicell6   6000   7250  21700583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxSts\/clock                               statusicell6        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_load_fifo\/q
Path End       : \Pump:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pump:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21700615p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3130
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21705203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_load_fifo\/clock_0                          macrocell81         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:rx_load_fifo\/q            macrocell81     1250   1250  21694380  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   3339   4589  21700615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sRX:RxShifter:u0\/clock                        datapathcell9       0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_1\/main_4
Capture Clock  : \Pump:BUART:tx_state_1\/clock_0
Path slack     : 21700974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21698594  RISE       1
\Pump:BUART:tx_state_1\/main_4  macrocell74   2600   3850  21700974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_1\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_0\/main_6
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21700974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21698594  RISE       1
\Pump:BUART:tx_state_0\/main_6  macrocell75   2600   3850  21700974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_4
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21700974p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q           macrocell77   1250   1250  21698594  RISE       1
\Pump:BUART:tx_parity_bit\/main_4  macrocell79   2600   3850  21700974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_bitclk\/q
Path End       : \Pump:BUART:tx_state_2\/main_4
Capture Clock  : \Pump:BUART:tx_state_2\/clock_0
Path slack     : 21700976p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_bitclk\/clock_0                             macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_bitclk\/q        macrocell77   1250   1250  21698594  RISE       1
\Pump:BUART:tx_state_2\/main_4  macrocell76   2597   3847  21700976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_2\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701262p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  21693786  RISE       1
MODIN9_1/main_4  macrocell86   2311   3561  21701262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 21701262p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_0/q       macrocell87   1250   1250  21693786  RISE       1
MODIN9_0/main_3  macrocell87   2311   3561  21701262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell87         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 21701277p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN9_1/q       macrocell86   1250   1250  21693801  RISE       1
MODIN9_1/main_3  macrocell86   2296   3546  21701277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell86         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:tx_parity_bit\/q
Path End       : \Pump:BUART:tx_parity_bit\/main_5
Capture Clock  : \Pump:BUART:tx_parity_bit\/clock_0
Path slack     : 21701280p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:tx_parity_bit\/q       macrocell79   1250   1250  21698902  RISE       1
\Pump:BUART:tx_parity_bit\/main_5  macrocell79   2294   3544  21701280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_parity_bit\/clock_0                         macrocell79         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_bit\/q
Path End       : \Pump:BUART:rx_parity_bit\/main_6
Capture Clock  : \Pump:BUART:rx_parity_bit\/clock_0
Path slack     : 21701283p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_bit\/q       macrocell92   1250   1250  21700408  RISE       1
\Pump:BUART:rx_parity_bit\/main_6  macrocell92   2290   3540  21701283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_bit\/clock_0                         macrocell92         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_status_2\/main_5
Capture Clock  : \Pump:BUART:rx_status_2\/clock_0
Path slack     : 21701349p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q  macrocell90   1250   1250  21701349  RISE       1
\Pump:BUART:rx_status_2\/main_5     macrocell88   2224   3474  21701349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_status_2\/clock_0                           macrocell88         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:rx_parity_error_pre\/q
Path End       : \Pump:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Pump:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21701349p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3474
-------------------------------------   ---- 
End-of-path arrival time (ps)           3474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump:BUART:rx_parity_error_pre\/q       macrocell90   1250   1250  21701349  RISE       1
\Pump:BUART:rx_parity_error_pre\/main_6  macrocell90   2224   3474  21701349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:rx_parity_error_pre\/clock_0                   macrocell90         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \Pump:BUART:tx_state_0\/main_5
Capture Clock  : \Pump:BUART:tx_state_0\/clock_0
Path slack     : 21701990p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (Clock_Pump:R#1 vs. Clock_Pump:R#2)   21708333
- Setup time                                            -3510
--------------------------------------------------   -------- 
End-of-path required time (ps)                       21704823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2833
-------------------------------------   ---- 
End-of-path arrival time (ps)           2833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell8    190    190  21699760  RISE       1
\Pump:BUART:tx_state_0\/main_5               macrocell75     2643   2833  21701990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Pump:BUART:tx_state_0\/clock_0                            macrocell75         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

