// Seed: 3883575014
`timescale 1ps / 1ps
module module_0 (
    input logic id_0
);
  type_3(
      id_0, id_0
  ); type_4(
      id_0 != 1, id_0
  );
  logic id_1;
endmodule
