<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4.1 (64-bit)                   -->
<!--                                                              -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="1">
  <device name="xc7vx690t_0" gui_info="dashboard1=hw_vios[xc7vx690t_0/hw_vio_1=VIO_PROBES_1;],dashboard2=hw_ila_1[xc7vx690t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xc7vx690t_0/hw_ila_1/Waveform=ILA_WAVE_1;xc7vx690t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7vx690t_0/hw_ila_1/Status=ILA_STATUS_1;xc7vx690t_0/hw_ila_1/Settings=ILA_SETTINGS_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7vx690t_0" gui_info="">
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/debug_nets.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/$_project_name__design_top.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="u_ila_0_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="check_active_flash" gui_info="hw_vios/hw_vio_1=0"/>
    <Object name="core_ready" gui_info="hw_vios/hw_vio_1=8"/>
    <Object name="dest_addr[47:0]" gui_info="hw_vios/hw_vio_1=14"/>
    <Object name="enable_pat_check" gui_info="hw_vios/hw_vio_1=3"/>
    <Object name="enable_pat_gen" gui_info="hw_vios/hw_vio_1=4"/>
    <Object name="frame_error" gui_info="hw_vios/hw_vio_1=9"/>
    <Object name="gen_active_flash" gui_info="hw_vios/hw_vio_1=1"/>
    <Object name="insert_error" gui_info="hw_vios/hw_vio_1=11"/>
    <Object name="pcs_loopback" gui_info="hw_vios/hw_vio_1=12"/>
    <Object name="qplllock_out" gui_info="hw_vios/hw_vio_1=2"/>
    <Object name="reset" gui_info="hw_vios/hw_vio_1=5"/>
    <Object name="reset_error" gui_info="hw_vios/hw_vio_1=6"/>
    <Object name="serialized_stats" gui_info="hw_vios/hw_vio_1=10"/>
    <Object name="sim_speedup_control" gui_info="hw_vios/hw_vio_1=13"/>
    <Object name="src_addr[47:0]" gui_info="hw_vios/hw_vio_1=15"/>
    <Object name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[7:0]" gui_info="Trigger Setup=0"/>
    <Object name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[7:0]" gui_info=""/>
    <Object name="top/fifo_block_i/rx_axis_mac_tvalid" gui_info=""/>
    <Object name="top/fifo_block_i/tx_axis_mac_tvalid" gui_info=""/>
    <Object name="vio_n_7" gui_info="hw_vios/hw_vio_1=7"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="lt8&apos;hFF"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="lt8&apos;hFF"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[7]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[6]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[5]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[4]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[3]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[2]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[1]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXC[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[63]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[62]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[61]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[60]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[59]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[58]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[57]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[56]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[55]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[54]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[53]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[52]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[51]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[50]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[49]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[48]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[47]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[46]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[45]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[44]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[43]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[42]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[41]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[40]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[39]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[38]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[37]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[36]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[35]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[34]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[33]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[32]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[31]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[30]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[29]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[28]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[27]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[26]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[25]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[24]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[23]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[22]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[21]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[20]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[19]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[18]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[17]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[16]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[15]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[14]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[13]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[12]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[11]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[10]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[9]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[8]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[7]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[6]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[5]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[4]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[3]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[2]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[1]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_RXD[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[7]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[6]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[5]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[4]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[3]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[2]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[1]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXC[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[63]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[62]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[61]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[60]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[59]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[58]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[57]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[56]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[55]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[54]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[53]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[52]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[51]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[50]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[49]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[48]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[47]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[46]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[45]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[44]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[43]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[42]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[41]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[40]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[39]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[38]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[37]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[36]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[35]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[34]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[33]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[32]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[31]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[30]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[29]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[28]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[27]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[26]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[25]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[24]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[23]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[22]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[21]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[20]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[19]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[18]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[17]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[16]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[15]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[14]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[13]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[12]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[11]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[10]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[9]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[8]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[7]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[6]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[5]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[4]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[3]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[2]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[1]"/>
        <net name="top/fifo_block_i/ethernet_core_i/U0/ten_gig_eth_mac_xgmii_xgmac_TXD[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[63]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[62]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[61]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[60]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[59]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[58]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[57]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[56]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[55]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[54]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[53]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[52]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[51]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[50]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[49]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[48]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[47]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[46]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[45]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[44]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[43]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[42]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[41]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[40]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[39]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[38]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[37]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[36]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[35]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[34]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[33]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[32]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[31]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[30]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[29]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[28]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[27]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[26]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[25]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[24]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[23]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[22]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[21]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[20]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[19]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[18]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[17]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[16]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[15]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[14]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[13]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[12]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[11]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[10]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[9]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[8]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[7]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[6]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[5]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[4]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[3]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[2]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[1]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[7]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[6]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[5]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[4]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[3]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[2]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[1]"/>
        <net name="top/fifo_block_i/rx_axis_mac_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/rx_axis_mac_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/rx_axis_mac_tuser"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/rx_axis_mac_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[63]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[62]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[61]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[60]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[59]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[58]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[57]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[56]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[55]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[54]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[53]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[52]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[51]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[50]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[49]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[48]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[47]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[46]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[45]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[44]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[43]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[42]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[41]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[40]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[39]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[38]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[37]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[36]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[35]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[34]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[33]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[32]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[31]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[30]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[29]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[28]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[27]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[26]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[25]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[24]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[23]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[22]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[21]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[20]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[19]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[18]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[17]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[16]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[15]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[14]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[13]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[12]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[11]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[10]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[9]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[8]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[7]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[6]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[5]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[4]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[3]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[2]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[1]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[7]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[6]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[5]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[4]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[3]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[2]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[1]"/>
        <net name="top/fifo_block_i/tx_axis_mac_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/tx_axis_mac_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/tx_axis_mac_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;hX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;hX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;hX"/>
      </probeOptions>
      <nets>
        <net name="top/fifo_block_i/tx_axis_mac_tvalid"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,255,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="check_active_flash"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,255,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="core_ready"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:255,0,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="frame_error"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,255,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="gen_active_flash"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,255,0,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="qplllock_out"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value="InputDisplay:LED;LED_Low:128,128,128,;LED_High:0,0,255,;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
      </probeOptions>
      <nets>
        <net name="serialized_stats"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="001b21d73958"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
      </probeOptions>
      <nets>
        <net name="dest_addr[47]"/>
        <net name="dest_addr[46]"/>
        <net name="dest_addr[45]"/>
        <net name="dest_addr[44]"/>
        <net name="dest_addr[43]"/>
        <net name="dest_addr[42]"/>
        <net name="dest_addr[41]"/>
        <net name="dest_addr[40]"/>
        <net name="dest_addr[39]"/>
        <net name="dest_addr[38]"/>
        <net name="dest_addr[37]"/>
        <net name="dest_addr[36]"/>
        <net name="dest_addr[35]"/>
        <net name="dest_addr[34]"/>
        <net name="dest_addr[33]"/>
        <net name="dest_addr[32]"/>
        <net name="dest_addr[31]"/>
        <net name="dest_addr[30]"/>
        <net name="dest_addr[29]"/>
        <net name="dest_addr[28]"/>
        <net name="dest_addr[27]"/>
        <net name="dest_addr[26]"/>
        <net name="dest_addr[25]"/>
        <net name="dest_addr[24]"/>
        <net name="dest_addr[23]"/>
        <net name="dest_addr[22]"/>
        <net name="dest_addr[21]"/>
        <net name="dest_addr[20]"/>
        <net name="dest_addr[19]"/>
        <net name="dest_addr[18]"/>
        <net name="dest_addr[17]"/>
        <net name="dest_addr[16]"/>
        <net name="dest_addr[15]"/>
        <net name="dest_addr[14]"/>
        <net name="dest_addr[13]"/>
        <net name="dest_addr[12]"/>
        <net name="dest_addr[11]"/>
        <net name="dest_addr[10]"/>
        <net name="dest_addr[9]"/>
        <net name="dest_addr[8]"/>
        <net name="dest_addr[7]"/>
        <net name="dest_addr[6]"/>
        <net name="dest_addr[5]"/>
        <net name="dest_addr[4]"/>
        <net name="dest_addr[3]"/>
        <net name="dest_addr[2]"/>
        <net name="dest_addr[1]"/>
        <net name="dest_addr[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="enable_pat_check"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="enable_pat_gen"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="insert_error"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="pcs_loopback"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Toggle;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="reset_error"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="sim_speedup_control"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="000504030201"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
      </probeOptions>
      <nets>
        <net name="src_addr[47]"/>
        <net name="src_addr[46]"/>
        <net name="src_addr[45]"/>
        <net name="src_addr[44]"/>
        <net name="src_addr[43]"/>
        <net name="src_addr[42]"/>
        <net name="src_addr[41]"/>
        <net name="src_addr[40]"/>
        <net name="src_addr[39]"/>
        <net name="src_addr[38]"/>
        <net name="src_addr[37]"/>
        <net name="src_addr[36]"/>
        <net name="src_addr[35]"/>
        <net name="src_addr[34]"/>
        <net name="src_addr[33]"/>
        <net name="src_addr[32]"/>
        <net name="src_addr[31]"/>
        <net name="src_addr[30]"/>
        <net name="src_addr[29]"/>
        <net name="src_addr[28]"/>
        <net name="src_addr[27]"/>
        <net name="src_addr[26]"/>
        <net name="src_addr[25]"/>
        <net name="src_addr[24]"/>
        <net name="src_addr[23]"/>
        <net name="src_addr[22]"/>
        <net name="src_addr[21]"/>
        <net name="src_addr[20]"/>
        <net name="src_addr[19]"/>
        <net name="src_addr[18]"/>
        <net name="src_addr[17]"/>
        <net name="src_addr[16]"/>
        <net name="src_addr[15]"/>
        <net name="src_addr[14]"/>
        <net name="src_addr[13]"/>
        <net name="src_addr[12]"/>
        <net name="src_addr[11]"/>
        <net name="src_addr[10]"/>
        <net name="src_addr[9]"/>
        <net name="src_addr[8]"/>
        <net name="src_addr[7]"/>
        <net name="src_addr[6]"/>
        <net name="src_addr[5]"/>
        <net name="src_addr[4]"/>
        <net name="src_addr[3]"/>
        <net name="src_addr[2]"/>
        <net name="src_addr[1]"/>
        <net name="src_addr[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value="OutputDisplay:Active_High;"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="0"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
      </probeOptions>
      <nets>
        <net name="vio_n_7"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
