strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fabbf371090>",
		def_var="['overflow']",
		fillcolor=deepskyblue,
		label="15:AS
overflow = (a[7] == 0) && (b[7] == 0) && (s[7] == 1) || (a[7] == 1) && (b[7] == 1) && (s[7] == 0);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b', 's', 'a', 'b', 's']"];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fabbf366490>",
		def_var="['s']",
		fillcolor=deepskyblue,
		label="17:AS
s = a + b;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b']"];
	"17:AS" -> "15:AS";
}
