Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec 22 22:07:41 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                25          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  336         
TIMING-16  Warning           Large setup violation                                      1000        
TIMING-18  Warning           Missing input or output delay                              23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (91)
5. checking no_input_delay (8)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (91)
-------------------------------------------------
 There are 91 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.836    -5651.504                   2185                15801        0.058        0.000                      0                15801        3.750        0.000                       0                  3875  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.836    -5651.504                   2185                15801        0.058        0.000                      0                15801        3.750        0.000                       0                  3875  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2185  Failing Endpoints,  Worst Slack       -3.836ns,  Total Violation    -5651.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[0])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[0]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_153
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[10])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[10]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_143
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[11])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[11]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_142
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[12])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[12]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_141
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[13])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[13]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_140
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[14])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[14]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_139
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[15])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[15]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_138
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[16])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[16]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_137
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[17])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[17]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_136
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    

Slack (VIOLATED) :        -3.836ns  (required time - arrival time)
  Source:                 score_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_fish2_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.392ns  (logic 7.390ns (59.637%)  route 5.002ns (40.363%))
  Logic Levels:           10  (DSP48E1=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  score_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.478     5.644 r  score_reg[16]/Q
                         net (fo=11, routed)          0.848     6.492    vs0/pixel_addr_fish22[16]
    SLICE_X59Y83         LUT5 (Prop_lut5_I0_O)        0.295     6.787 r  vs0/pixel_addr_fish22_i_17/O
                         net (fo=3, routed)           0.448     7.236    vs0/pixel_addr_fish22_i_17_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  vs0/pixel_addr_fish22_i_19/O
                         net (fo=1, routed)           0.285     7.645    vs0/pixel_addr_fish22_i_19_n_0
    SLICE_X59Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.769 r  vs0/pixel_addr_fish22_i_6/O
                         net (fo=6, routed)           0.619     8.387    vs0/score_reg[11]_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.511 r  vs0/pixel_addr_fish22_i_8/O
                         net (fo=6, routed)           0.733     9.245    vs0/score_reg[9]_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I2_O)        0.124     9.369 r  vs0/pixel_addr_fish22_i_10/O
                         net (fo=6, routed)           0.617     9.985    vs0/score_reg[7]_0
    SLICE_X55Y83         LUT6 (Prop_lut6_I2_O)        0.124    10.109 f  vs0/pixel_addr_fish22_i_29/O
                         net (fo=3, routed)           0.734    10.843    vs0/score_reg[4]_0
    SLICE_X55Y85         LUT6 (Prop_lut6_I0_O)        0.124    10.967 f  vs0/pixel_addr_fish22_i_32/O
                         net (fo=6, routed)           0.317    11.284    vs0_n_62
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.408 r  pixel_addr_fish22_i_14/O
                         net (fo=1, routed)           0.397    11.805    pixel_addr_fish22_i_14_n_0
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036    15.841 r  pixel_addr_fish22/PCOUT[47]
                         net (fo=1, routed)           0.002    15.843    pixel_addr_fish22_n_106
    DSP48_X1Y35          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[18])
                                                      1.713    17.556 r  pixel_addr_fish20/PCOUT[18]
                         net (fo=1, routed)           0.002    17.558    pixel_addr_fish20_n_135
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        1.527    14.898    clk_IBUF_BUFG
    DSP48_X1Y36          DSP48E1                                      r  pixel_addr_fish2_reg/CLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    13.723    pixel_addr_fish2_reg
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -17.558    
  -------------------------------------------------------------------
                         slack                                 -3.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.551     1.464    clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  pixel_snake_addr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pixel_snake_addr_reg[3]_rep__1/Q
                         net (fo=171, routed)         0.170     1.775    ramSnake/RAM_reg_768_1023_2_2/A3
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.477    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.551     1.464    clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  pixel_snake_addr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pixel_snake_addr_reg[3]_rep__1/Q
                         net (fo=171, routed)         0.170     1.775    ramSnake/RAM_reg_768_1023_2_2/A3
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.498     1.477    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.551     1.464    clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  pixel_snake_addr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pixel_snake_addr_reg[3]_rep__1/Q
                         net (fo=171, routed)         0.170     1.775    ramSnake/RAM_reg_768_1023_2_2/A3
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.498     1.477    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.376%)  route 0.170ns (54.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.551     1.464    clk_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  pixel_snake_addr_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  pixel_snake_addr_reg[3]_rep__1/Q
                         net (fo=171, routed)         0.170     1.775    ramSnake/RAM_reg_768_1023_2_2/A3
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.498     1.477    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.717    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.673%)  route 0.214ns (60.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  pixel_snake_addr_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pixel_snake_addr_reg[2]_rep__1/Q
                         net (fo=171, routed)         0.214     1.819    ramSnake/RAM_reg_768_1023_2_2/A2
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.497     1.478    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.732    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.673%)  route 0.214ns (60.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  pixel_snake_addr_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pixel_snake_addr_reg[2]_rep__1/Q
                         net (fo=171, routed)         0.214     1.819    ramSnake/RAM_reg_768_1023_2_2/A2
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.497     1.478    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.732    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.673%)  route 0.214ns (60.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  pixel_snake_addr_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pixel_snake_addr_reg[2]_rep__1/Q
                         net (fo=171, routed)         0.214     1.819    ramSnake/RAM_reg_768_1023_2_2/A2
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.497     1.478    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.732    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.673%)  route 0.214ns (60.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  pixel_snake_addr_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pixel_snake_addr_reg[2]_rep__1/Q
                         net (fo=171, routed)         0.214     1.819    ramSnake/RAM_reg_768_1023_2_2/A2
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.817     1.976    ramSnake/RAM_reg_768_1023_2_2/WCLK
    SLICE_X34Y81         RAMS64E                                      r  ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.497     1.478    
    SLICE_X34Y81         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.732    ramSnake/RAM_reg_768_1023_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.319%)  route 0.129ns (47.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  pixel_snake_addr_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_snake_addr_reg[5]_rep__1/Q
                         net (fo=171, routed)         0.129     1.736    ramSnake/RAM_reg_2816_3071_0_0/A5
    SLICE_X38Y81         RAMS64E                                      r  ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.818     1.977    ramSnake/RAM_reg_2816_3071_0_0/WCLK
    SLICE_X38Y81         RAMS64E                                      r  ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.497     1.479    
    SLICE_X38Y81         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.649    ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pixel_snake_addr_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.319%)  route 0.129ns (47.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.553     1.466    clk_IBUF_BUFG
    SLICE_X36Y82         FDRE                                         r  pixel_snake_addr_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  pixel_snake_addr_reg[5]_rep__1/Q
                         net (fo=171, routed)         0.129     1.736    ramSnake/RAM_reg_2816_3071_0_0/A5
    SLICE_X38Y81         RAMS64E                                      r  ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=3874, routed)        0.818     1.977    ramSnake/RAM_reg_2816_3071_0_0/WCLK
    SLICE_X38Y81         RAMS64E                                      r  ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.497     1.479    
    SLICE_X38Y81         RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.649    ramSnake/RAM_reg_2816_3071_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram_6/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  ram_6/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram_6/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram_6/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram_6/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y11  ram_6/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram_6/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y2   ram_6/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  ram_6/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16  ram_6/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y84  ramSnake/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y84  ramSnake/RAM_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y84  ramSnake/RAM_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y84  ramSnake/RAM_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y74  ramSnake/RAM_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y84  ramSnake/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y84  ramSnake/RAM_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y84  ramSnake/RAM_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y84  ramSnake/RAM_reg_0_15_0_0__2/SP/CLK



