Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 19:12:36 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323198599.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videooutsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.312      -35.385                      8                14851        0.064        0.000                      0                14851       -0.259       -1.360                       9                  5038  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk50                                             {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_clk200                      {0.000 2.500}        5.000           200.000         
  videooutsoc_crg_pll_fb                          {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys                         {0.000 5.000}        10.000          100.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys4x                       {0.000 1.250}        2.500           400.000         
  videooutsoc_crg_pll_sys4x_dqs                   {0.625 1.875}        2.500           400.000         
pix_clk                                           {0.000 5.000}        10.000          100.000         
sys_clk                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                                               7.000        0.000                       0                     1  
  videooutsoc_crg_pll_clk200                            1.398        0.000                      0                   14        0.130        0.000                      0                   14        0.264        0.000                       0                    10  
  videooutsoc_crg_pll_fb                                                                                                                                                                           18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys                                                                                                                                                                           3.000        0.000                       0                     4  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    5.074        0.000                       0                     2  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.259       -1.360                       9                    10  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys4x                                                                                                                                                                         0.908        0.000                       0                   127  
  videooutsoc_crg_pll_sys4x_dqs                                                                                                                                                                     0.908        0.000                       0                     6  
pix_clk                                                 2.360        0.000                      0                 1449        0.071        0.000                      0                 1449        3.870        0.000                       0                   843  
sys_clk                                                 1.226        0.000                      0                13380        0.064        0.000                      0                13380        2.501        0.000                       0                  4031  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk                                       hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1       -5.312      -35.385                      8                    8        1.270        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_clk200
  To Clock:  videooutsoc_crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.379     5.841 r  FDPE_2/Q
                         net (fo=1, routed)           0.153     5.994    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y74          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301     7.151    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.311     7.462    
                         clock uncertainty           -0.039     7.423    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)       -0.032     7.391    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.371    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.242     6.613 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.899    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_CE)      -0.168    10.255    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.371    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.242     6.613 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.899    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_CE)      -0.168    10.255    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.371    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.242     6.613 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.899    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_CE)      -0.168    10.255    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.590ns (41.050%)  route 0.847ns (58.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.562     6.371    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I0_O)        0.242     6.613 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.286     6.899    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_CE)      -0.168    10.255    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.255    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.600ns (41.181%)  route 0.857ns (58.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.857     6.667    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT2 (Prop_lut2_I1_O)        0.252     6.919 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.919    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_D)        0.069    10.492    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -6.919    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.590ns (42.361%)  route 0.803ns (57.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.613    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.242     6.855 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.855    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_D)        0.032    10.455    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.455    
                         arrival time                          -6.855    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.611ns (43.217%)  route 0.803ns (56.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.803     6.613    videooutsoc_crg_reset_counter[1]
    SLICE_X1Y75          LUT4 (Prop_lut4_I2_O)        0.263     6.876 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     6.876    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.462    
                         clock uncertainty           -0.039    10.423    
    SLICE_X1Y75          FDSE (Setup_fdse_C_D)        0.069    10.492    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.492    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.590ns (45.061%)  route 0.719ns (54.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.348     5.810 r  videooutsoc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.719     6.529    videooutsoc_crg_reset_counter[1]
    SLICE_X0Y75          LUT6 (Prop_lut6_I0_O)        0.242     6.771 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.771    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism              0.287    10.438    
                         clock uncertainty           -0.039    10.399    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.030    10.429    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.429    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.348ns (53.972%)  route 0.297ns (46.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 10.151 - 5.000 ) 
    Source Clock Delay      (SCD):    5.462ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.407     5.462    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.348     5.810 r  FDPE_3/Q
                         net (fo=5, routed)           0.297     6.107    clk200_rst
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.301    10.151    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.271    10.422    
                         clock uncertainty           -0.039    10.383    
    SLICE_X1Y75          FDSE (Setup_fdse_C_S)       -0.489     9.894    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.894    
                         arrival time                          -6.107    
  -------------------------------------------------------------------
                         slack                                  3.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.141     1.973 r  FDPE_2/Q
                         net (fo=1, routed)           0.064     2.036    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X0Y74          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.547     1.832    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.075     1.907    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.822%)  route 0.125ns (40.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.141     1.973 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.125     2.098    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y75          LUT6 (Prop_lut6_I1_O)        0.045     2.143 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.143    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X0Y75          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism             -0.534     1.845    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.091     1.936    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.183ns (49.336%)  route 0.188ns (50.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.141     1.973 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.161    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y75          LUT2 (Prop_lut2_I0_O)        0.042     2.203 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.832    
    SLICE_X1Y75          FDSE (Hold_fdse_C_D)         0.107     1.939    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.184ns (49.208%)  route 0.190ns (50.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.141     1.973 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.163    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y75          LUT4 (Prop_lut4_I1_O)        0.043     2.206 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.206    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.832    
    SLICE_X1Y75          FDSE (Hold_fdse_C_D)         0.107     1.939    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.743%)  route 0.188ns (50.257%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.141     1.973 f  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.188     2.161    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y75          LUT1 (Prop_lut1_I0_O)        0.045     2.206 r  videooutsoc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.206    videooutsoc_crg_reset_counter0[0]
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.832    
    SLICE_X1Y75          FDSE (Hold_fdse_C_D)         0.091     1.923    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.478%)  route 0.190ns (50.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDSE (Prop_fdse_C_Q)         0.141     1.973 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.190     2.163    videooutsoc_crg_reset_counter[0]
    SLICE_X1Y75          LUT3 (Prop_lut3_I1_O)        0.045     2.208 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.208    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.832    
    SLICE_X1Y75          FDSE (Hold_fdse_C_D)         0.092     1.924    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.080%)  route 0.150ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.150     2.109    clk200_rst
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.513     1.866    
    SLICE_X1Y75          FDSE (Hold_fdse_C_S)        -0.072     1.794    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.080%)  route 0.150ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.150     2.109    clk200_rst
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.513     1.866    
    SLICE_X1Y75          FDSE (Hold_fdse_C_S)        -0.072     1.794    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.080%)  route 0.150ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.150     2.109    clk200_rst
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.513     1.866    
    SLICE_X1Y75          FDSE (Hold_fdse_C_S)        -0.072     1.794    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.080%)  route 0.150ns (53.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.580     1.832    clk200_clk
    SLICE_X0Y74          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.128     1.960 r  FDPE_3/Q
                         net (fo=5, routed)           0.150     2.109    clk200_rst
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.847     2.379    clk200_clk
    SLICE_X1Y75          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.513     1.866    
    SLICE_X1Y75          FDSE (Hold_fdse_C_S)        -0.072     1.794    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y74      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X0Y74      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X1Y75      videooutsoc_crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X0Y74      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y75      videooutsoc_crg_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_fb
  To Clock:  videooutsoc_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys
  To Clock:  videooutsoc_crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    BUFG/I
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    BUFG_1/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.667       5.074      BUFGCTRL_X0Y1    BUFG_5/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y4    BUFG_6/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y22     OSERDESE2_65/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y21     OSERDESE2_66/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y16     OSERDESE2_67/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y15     OSERDESE2_68/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y10     OSERDESE2_69/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y9      OSERDESE2_70/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y4      OSERDESE2_71/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y3      OSERDESE2_72/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x
  To Clock:  videooutsoc_crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x_dqs
  To Clock:  videooutsoc_crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y5   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 1.514ns (21.420%)  route 5.554ns (78.580%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.422     7.011    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I0_O)        0.105     7.116 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.305     8.420    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.066    11.333    
                         clock uncertainty           -0.063    11.270    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.780    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 1.304ns (18.337%)  route 5.807ns (81.663%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.337     4.992    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.105     5.097 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.176     6.273    storage_14_reg_i_26_n_0
    SLICE_X14Y66         LUT6 (Prop_lut6_I5_O)        0.105     6.378 r  storage_14_reg_i_18/O
                         net (fo=1, routed)           2.086     8.464    litedramport1_rdata_payload_data[0]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.852ns  (logic 1.514ns (22.094%)  route 5.338ns (77.906%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.408     6.997    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.105     7.102 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.103     8.205    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.066    11.333    
                         clock uncertainty           -0.063    11.270    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.780    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.834ns  (logic 1.514ns (22.153%)  route 5.320ns (77.847%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.408     6.997    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.105     7.102 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.085     8.186    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.273    11.273    pix_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.066    11.339    
                         clock uncertainty           -0.063    11.276    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.786    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.612ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 1.514ns (22.212%)  route 5.302ns (77.788%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.279     6.868    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT4 (Prop_lut4_I0_O)        0.105     6.973 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           1.196     8.168    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.066    11.333    
                         clock uncertainty           -0.063    11.270    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.780    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  2.612    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.775ns  (logic 1.514ns (22.346%)  route 5.261ns (77.654%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.422     7.011    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT5 (Prop_lut5_I0_O)        0.105     7.116 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.012     8.127    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.273    11.273    pix_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.066    11.339    
                         clock uncertainty           -0.063    11.276    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.786    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 1.514ns (22.543%)  route 5.202ns (77.457%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 11.267 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.299     6.887    storage_11_reg_0_i_80_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I0_O)        0.105     6.992 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.076     8.068    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.267    11.267    pix_clk
    RAMB36_X1Y14         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.066    11.333    
                         clock uncertainty           -0.063    11.270    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.780    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.780    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.890ns  (logic 1.304ns (18.925%)  route 5.586ns (81.075%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.337     4.992    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.105     5.097 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          0.998     6.096    storage_14_reg_i_26_n_0
    SLICE_X15Y69         LUT6 (Prop_lut6_I5_O)        0.105     6.201 r  storage_14_reg_i_5/O
                         net (fo=1, routed)           2.042     8.242    litedramport1_rdata_payload_data[13]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.289    11.289    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.063    11.226    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.214    11.012    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.012    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  2.770    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.514ns (22.953%)  route 5.082ns (77.047%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.266ns = ( 11.266 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.408     6.997    storage_11_reg_0_i_80_n_0
    SLICE_X14Y65         LUT2 (Prop_lut2_I1_O)        0.105     7.102 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           0.846     7.948    storage_11_reg_0_i_5_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.266    11.266    pix_clk
    RAMB36_X0Y14         RAMB36E1                                     r  storage_11_reg_1/CLKARDCLK
                         clock pessimism              0.007    11.273    
                         clock uncertainty           -0.063    11.210    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.490    10.720    storage_11_reg_1
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_3/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.648ns  (logic 1.514ns (22.775%)  route 5.134ns (77.225%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.352ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.352     1.352    pix_clk
    SLICE_X43Y60         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.348     1.700 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.842     2.543    storage_12_reg_0_3_6_11/ADDRB1
    SLICE_X42Y60         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     2.796 r  storage_12_reg_0_3_6_11/RAMB/O
                         net (fo=2, routed)           0.592     3.388    cmd_buffer_fifo_out_payload_sel[8]
    SLICE_X41Y59         LUT4 (Prop_lut4_I3_O)        0.283     3.671 r  storage_11_reg_0_i_88/O
                         net (fo=1, routed)           0.317     3.988    storage_11_reg_0_i_88_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I1_O)        0.105     4.093 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.458     4.551    storage_11_reg_0_i_84_n_0
    SLICE_X41Y59         LUT3 (Prop_lut3_I0_O)        0.105     4.656 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.344     5.000    storage_11_reg_0_i_82_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.105     5.105 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           0.579     5.684    storage_11_reg_0_i_79_n_0
    SLICE_X32Y65         LUT6 (Prop_lut6_I4_O)        0.105     5.789 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.695     6.483    storage_11_reg_0_i_1_n_0
    SLICE_X14Y66         LUT2 (Prop_lut2_I1_O)        0.105     6.588 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.299     6.887    storage_11_reg_0_i_80_n_0
    SLICE_X14Y67         LUT3 (Prop_lut3_I0_O)        0.105     6.992 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.008     8.000    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.273    11.273    pix_clk
    RAMB36_X1Y13         RAMB36E1                                     r  storage_11_reg_3/CLKARDCLK
                         clock pessimism              0.066    11.339    
                         clock uncertainty           -0.063    11.276    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.786    storage_11_reg_3
  -------------------------------------------------------------------
                         required time                         10.786    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  2.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.752%)  route 0.277ns (66.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.564     0.564    pix_clk
    SLICE_X49Y10         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y10         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.277     0.981    storage_16_reg_0_3_0_5/ADDRD0
    SLICE_X50Y11         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.835     0.835    storage_16_reg_0_3_0_5/WCLK
    SLICE_X50Y11         RAMS32                                       r  storage_16_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.601    
    SLICE_X50Y11         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.911    storage_16_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 hdmi_out0_core_dmareader_fifo_produce_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.253%)  route 0.171ns (54.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.553     0.553    pix_clk
    SLICE_X48Y25         FDRE                                         r  hdmi_out0_core_dmareader_fifo_produce_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  hdmi_out0_core_dmareader_fifo_produce_reg[6]/Q
                         net (fo=4, routed)           0.171     0.864    hdmi_out0_core_dmareader_fifo_produce_reg__0[6]
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.862     0.862    pix_clk
    RAMB18_X1Y10         RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism             -0.254     0.608    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.791    storage_14_reg
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.471%)  route 0.280ns (66.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.565     0.565    pix_clk
    SLICE_X48Y8          FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y8          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.280     0.986    storage_17_reg_0_3_6_7/ADDRD0
    SLICE_X52Y8          RAMD32                                       r  storage_17_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.836     0.836    storage_17_reg_0_3_6_7/WCLK
    SLICE_X52Y8          RAMD32                                       r  storage_17_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.602    
    SLICE_X52Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.912    storage_17_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y10  storage_14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14  storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13  storage_11_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y13  storage_11_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y10  storage_14_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y14  storage_11_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y22  OSERDESE2_65/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y21  OSERDESE2_66/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y16  OSERDESE2_67/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y15  OSERDESE2_68/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y60  storage_12_reg_0_3_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y60  storage_12_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y59  storage_12_reg_0_3_12_15/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 0.379ns (4.380%)  route 8.273ns (95.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.361     1.361    sys_clk
    SLICE_X57Y57         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/Q
                         net (fo=93, routed)          8.273    10.014    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X3Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.316    11.316    sys_clk
    SLICE_X3Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[9]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.044    11.240    videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.231ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.632ns  (logic 0.379ns (4.391%)  route 8.253ns (95.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.361     1.361    sys_clk
    SLICE_X57Y57         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/Q
                         net (fo=93, routed)          8.253     9.993    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X0Y52          FDRE                                         r  videooutsoc_controllerinjector_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.316    11.316    sys_clk
    SLICE_X0Y52          FDRE                                         r  videooutsoc_controllerinjector_storage_full_reg[1]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X0Y52          FDRE (Setup_fdre_C_D)       -0.059    11.225    videooutsoc_controllerinjector_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.225    
                         arrival time                          -9.993    
  -------------------------------------------------------------------
                         slack                                  1.231    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.379ns (4.401%)  route 8.232ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.361     1.361    sys_clk
    SLICE_X57Y57         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/Q
                         net (fo=93, routed)          8.232     9.972    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X1Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.316    11.316    sys_clk
    SLICE_X1Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[1]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X1Y52          FDRE (Setup_fdre_C_D)       -0.075    11.209    videooutsoc_controllerinjector_phaseinjector0_address_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.209    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.253ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 0.379ns (4.380%)  route 8.273ns (95.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.361     1.361    sys_clk
    SLICE_X57Y57         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/Q
                         net (fo=93, routed)          8.273    10.014    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X2Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.316    11.316    sys_clk
    SLICE_X2Y52          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X2Y52          FDRE (Setup_fdre_C_D)       -0.017    11.267    videooutsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  1.253    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain8_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 3.665ns (45.567%)  route 4.378ns (54.433%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.397     1.397    sys_clk
    RAMB18_X1Y23         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     3.522 r  tag_mem_reg/DOADO[11]
                         net (fo=9, routed)           1.098     4.620    lm32_cpu/load_store_unit/DOADO[11]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.725 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.725    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.057 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.057    lm32_cpu/load_store_unit/tag_mem_reg_i_25_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.155 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.155    lm32_cpu/load_store_unit/tag_mem_reg_i_23_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.371 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[0]
                         net (fo=6, routed)           0.488     5.859    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.309     6.168 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.324     6.492    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.108     6.600 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.520     7.120    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.267     7.387 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.100     8.487    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.105     8.592 r  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_9/O
                         net (fo=2, routed)           0.848     9.440    videooutsoc_data_port_we[8]
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain8_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain8_reg/CLKARDCLK
                         clock pessimism              0.007    11.294    
                         clock uncertainty           -0.039    11.254    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.778    data_mem_grain8_reg
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain8_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 3.665ns (45.567%)  route 4.378ns (54.433%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.397     1.397    sys_clk
    RAMB18_X1Y23         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     3.522 r  tag_mem_reg/DOADO[11]
                         net (fo=9, routed)           1.098     4.620    lm32_cpu/load_store_unit/DOADO[11]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.725 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.725    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.057 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.057    lm32_cpu/load_store_unit/tag_mem_reg_i_25_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.155 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.155    lm32_cpu/load_store_unit/tag_mem_reg_i_23_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.371 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[0]
                         net (fo=6, routed)           0.488     5.859    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.309     6.168 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.324     6.492    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.108     6.600 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.520     7.120    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.267     7.387 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10/O
                         net (fo=4, routed)           1.100     8.487    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_10_n_0
    SLICE_X10Y82         LUT4 (Prop_lut4_I1_O)        0.105     8.592 r  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_9/O
                         net (fo=2, routed)           0.848     9.440    videooutsoc_data_port_we[8]
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain8_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y38         RAMB18E1                                     r  data_mem_grain8_reg/CLKARDCLK
                         clock pessimism              0.007    11.294    
                         clock uncertainty           -0.039    11.254    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.778    data_mem_grain8_reg
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -9.440    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.441     1.441    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDPE (Prop_fdpe_C_Q)         0.433     1.874 r  FDPE/Q
                         net (fo=1, routed)           0.144     2.018    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y48         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4032, routed)        1.331     3.331    sys_clk
    SLICE_X64Y48         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.110     3.441    
                         clock uncertainty           -0.039     3.401    
    SLICE_X64Y48         FDPE (Setup_fdpe_C_D)       -0.004     3.397    FDPE_1
  -------------------------------------------------------------------
                         required time                          3.397    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain16_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.955ns  (logic 3.500ns (43.996%)  route 4.455ns (56.004%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.397     1.397    sys_clk
    RAMB18_X1Y23         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     3.522 r  tag_mem_reg/DOADO[11]
                         net (fo=9, routed)           1.098     4.620    lm32_cpu/load_store_unit/DOADO[11]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.725 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.725    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.057 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.057    lm32_cpu/load_store_unit/tag_mem_reg_i_25_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.155 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.155    lm32_cpu/load_store_unit/tag_mem_reg_i_23_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.371 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[0]
                         net (fo=6, routed)           0.488     5.859    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.309     6.168 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.324     6.492    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.105     6.597 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.518     7.116    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I5_O)        0.105     7.221 f  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10/O
                         net (fo=4, routed)           1.250     8.470    lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I1_O)        0.105     8.575 r  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_9/O
                         net (fo=2, routed)           0.777     9.352    videooutsoc_data_port_we[16]
    RAMB18_X0Y39         RAMB18E1                                     r  data_mem_grain16_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y39         RAMB18E1                                     r  data_mem_grain16_reg/CLKARDCLK
                         clock pessimism              0.007    11.294    
                         clock uncertainty           -0.039    11.254    
    RAMB18_X0Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.778    data_mem_grain16_reg
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -9.352    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.457ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain0_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.925ns  (logic 3.500ns (44.166%)  route 4.425ns (55.834%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.397     1.397    sys_clk
    RAMB18_X1Y23         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125     3.522 r  tag_mem_reg/DOADO[11]
                         net (fo=9, routed)           1.098     4.620    lm32_cpu/load_store_unit/DOADO[11]
    SLICE_X48Y58         LUT6 (Prop_lut6_I0_O)        0.105     4.725 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.725    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X48Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.057 r  lm32_cpu/load_store_unit/tag_mem_reg_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.057    lm32_cpu/load_store_unit/tag_mem_reg_i_25_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.155 r  lm32_cpu/load_store_unit/tag_mem_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.155    lm32_cpu/load_store_unit/tag_mem_reg_i_23_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     5.371 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[0]
                         net (fo=6, routed)           0.488     5.859    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.309     6.168 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14/O
                         net (fo=2, routed)           0.324     6.492    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_14_n_0
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.105     6.597 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=4, routed)           0.569     7.166    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I0_O)        0.105     7.271 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_11/O
                         net (fo=4, routed)           1.353     8.625    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_11_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I1_O)        0.105     8.730 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_9/O
                         net (fo=2, routed)           0.592     9.322    videooutsoc_data_port_we[0]
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain0_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.287    11.287    sys_clk
    RAMB18_X0Y37         RAMB18E1                                     r  data_mem_grain0_reg/CLKARDCLK
                         clock pessimism              0.007    11.294    
                         clock uncertainty           -0.039    11.254    
    RAMB18_X0Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.778    data_mem_grain0_reg
  -------------------------------------------------------------------
                         required time                         10.778    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            videooutsoc_controllerinjector_phaseinjector0_command_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.379ns (4.512%)  route 8.021ns (95.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 11.316 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        1.361     1.361    sys_clk
    SLICE_X57Y57         FDRE                                         r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.379     1.740 r  videooutsoc_videooutsoc_interface_dat_w_reg[1]/Q
                         net (fo=93, routed)          8.021     9.761    videooutsoc_videooutsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X0Y54          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_command_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4032, routed)        1.316    11.316    sys_clk
    SLICE_X0Y54          FDRE                                         r  videooutsoc_controllerinjector_phaseinjector0_command_storage_full_reg[1]/C
                         clock pessimism              0.007    11.323    
                         clock uncertainty           -0.039    11.284    
    SLICE_X0Y54          FDRE (Setup_fdre_C_D)       -0.047    11.237    videooutsoc_controllerinjector_phaseinjector0_command_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMD32                                       r  storage_7_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMS32                                       r  storage_7_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMS32                                       r  storage_7_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.563%)  route 0.267ns (65.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.559     0.559    sys_clk
    SLICE_X33Y60         FDRE                                         r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_controllerinjector_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.267     0.967    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X34Y59         RAMS32                                       r  storage_7_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X34Y59         RAMS32                                       r  storage_7_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X34Y59         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.903    storage_7_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.551     0.551    sys_clk
    SLICE_X39Y78         FDRE                                         r  videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.205     0.884    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X38Y78         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.817     0.817    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y78         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.254     0.564    
    SLICE_X38Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.819    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.417%)  route 0.205ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.551     0.551    sys_clk
    SLICE_X39Y78         FDRE                                         r  videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  videooutsoc_videooutsoc_uart_rx_fifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.205     0.884    storage_1_reg_0_15_6_7/ADDRD1
    SLICE_X38Y78         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4032, routed)        0.817     0.817    storage_1_reg_0_15_6_7/WCLK
    SLICE_X38Y78         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.254     0.564    
    SLICE_X38Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.819    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y28      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y26      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y88     IDELAYE2/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y91     IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y76     IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y86     IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y77     IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y85     IDELAYE2_13/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X52Y63     lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X54Y62     lm32_cpu/registers_reg_r2_0_31_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -5.312ns,  Total Violation      -35.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.312ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.986ns  (logic 0.379ns (3.162%)  route 11.607ns (96.838%))
  Logic Levels:           0  
  Clock Path Skew:        6.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.607    23.413    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -23.413    
  -------------------------------------------------------------------
                         slack                                 -5.312    

Slack (VIOLATED) :        -4.997ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.670ns  (logic 0.379ns (3.248%)  route 11.291ns (96.752%))
  Logic Levels:           0  
  Clock Path Skew:        6.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.291    23.098    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -23.098    
  -------------------------------------------------------------------
                         slack                                 -4.997    

Slack (VIOLATED) :        -4.777ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.444ns  (logic 0.379ns (3.312%)  route 11.065ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.065    22.872    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -22.872    
  -------------------------------------------------------------------
                         slack                                 -4.777    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.081ns  (logic 0.379ns (3.420%)  route 10.702ns (96.580%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.702    22.509    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -22.509    
  -------------------------------------------------------------------
                         slack                                 -4.414    

Slack (VIOLATED) :        -4.204ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        10.881ns  (logic 0.379ns (3.483%)  route 10.502ns (96.517%))
  Logic Levels:           0  
  Clock Path Skew:        6.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.502    22.309    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.309    
  -------------------------------------------------------------------
                         slack                                 -4.204    

Slack (VIOLATED) :        -3.954ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        10.633ns  (logic 0.379ns (3.564%)  route 10.254ns (96.436%))
  Logic Levels:           0  
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.254    22.061    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -22.061    
  -------------------------------------------------------------------
                         slack                                 -3.954    

Slack (VIOLATED) :        -3.942ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        10.619ns  (logic 0.379ns (3.569%)  route 10.240ns (96.431%))
  Logic Levels:           0  
  Clock Path Skew:        6.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.240    22.047    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.047    
  -------------------------------------------------------------------
                         slack                                 -3.942    

Slack (VIOLATED) :        -3.786ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        10.465ns  (logic 0.379ns (3.622%)  route 10.086ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.428ns = ( 11.428 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.428    11.428    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.379    11.807 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.086    21.893    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -21.893    
  -------------------------------------------------------------------
                         slack                                 -3.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.304ns (3.452%)  route 8.502ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        7.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.481ns
    Source Clock Delay      (SCD):    1.321ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.321     1.321    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.304     1.625 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           8.502    10.127    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.419     3.974    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_1/O
                         net (fo=1, routed)           1.389     5.443    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.520 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.421     6.941    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     7.022 r  BUFG_6/O
                         net (fo=8, routed)           1.459     8.481    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000     8.481    
                         clock uncertainty            0.182     8.663    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.194     8.857    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         -8.857    
                         arrival time                          10.127    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.310ns  (logic 0.141ns (2.655%)  route 5.169ns (97.345%))
  Logic Levels:           0  
  Clock Path Skew:        3.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.169     5.896    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           5.896    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 0.141ns (2.623%)  route 5.235ns (97.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.235     5.962    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           5.962    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 0.141ns (2.590%)  route 5.304ns (97.410%))
  Logic Levels:           0  
  Clock Path Skew:        3.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.304     6.030    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 0.141ns (2.589%)  route 5.305ns (97.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.305     6.032    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.032    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.884ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.141ns (2.405%)  route 5.721ns (97.595%))
  Logic Levels:           0  
  Clock Path Skew:        3.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.721     6.448    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.448    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.993ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 0.141ns (2.359%)  route 5.836ns (97.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.836     6.562    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.562    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.040ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.141ns (2.340%)  route 5.884ns (97.660%))
  Logic Levels:           0  
  Clock Path Skew:        3.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.586     0.586    pix_clk
    SLICE_X65Y20         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.884     6.610    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.610    
  -------------------------------------------------------------------
                         slack                                  2.040    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
sys_clk   | serial_rx    | FDRE           | -        |     2.707 (r) | SLOW    |    -0.694 (r) | FAST    |                           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                     |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                        |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
clk50     | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |     10.661 (r) | SLOW    |      3.746 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_n | OSERDESE2 (IO) | -     |     10.660 (r) | SLOW    |      3.743 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_p | OSERDESE2 (IO) | -     |     10.659 (r) | SLOW    |      3.742 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_n | OSERDESE2 (IO) | -     |     10.675 (r) | SLOW    |      3.754 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_p | OSERDESE2 (IO) | -     |     10.674 (r) | SLOW    |      3.753 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_n | OSERDESE2 (IO) | -     |     10.669 (r) | SLOW    |      3.748 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_p | OSERDESE2 (IO) | -     |     10.668 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | ddram_a[0]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[1]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[2]       | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[3]       | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[4]       | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[5]       | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[6]       | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[7]       | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[8]       | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[9]       | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[10]      | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[11]      | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[12]      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[13]      | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cas_n      | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cke        | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_n      | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_p      | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cs_n       | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[2]      | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[3]      | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[16]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[17]     | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[18]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[19]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[20]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[21]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[22]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[23]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[24]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[25]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[26]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[27]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[28]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[29]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[30]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[31]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_odt        | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ras_n      | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_reset_n    | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_we_n       | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[2]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[3]   | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[2]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[3]   | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      8.432 (r) | SLOW    |      3.057 (r) | FAST    |                                              |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      8.689 (r) | SLOW    |      3.182 (r) | FAST    |                                              |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      9.195 (r) | SLOW    |      3.476 (r) | FAST    |                                              |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.690 (r) | SLOW    |      3.203 (r) | FAST    |                                              |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      9.068 (r) | SLOW    |      3.416 (r) | FAST    |                                              |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      8.561 (r) | SLOW    |      3.122 (r) | FAST    |                                              |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.939 (r) | SLOW    |      3.347 (r) | FAST    |                                              |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      8.569 (r) | SLOW    |      3.117 (r) | FAST    |                                              |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.640 (r) | SLOW    |      2.669 (r) | FAST    |                                              |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.027 (r) | SLOW    |      2.879 (r) | FAST    |                                              |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.714 (r) | SLOW    |      2.681 (r) | FAST    |                                              |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      8.293 (r) | SLOW    |      2.998 (r) | FAST    |                                              |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.511 (r) | SLOW    |      2.616 (r) | FAST    |                                              |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.156 (r) | SLOW    |      2.943 (r) | FAST    |                                              |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.621 (r) | SLOW    |      2.665 (r) | FAST    |                                              |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.010 (r) | SLOW    |      2.875 (r) | FAST    |                                              |
sys_clk   | ddram_dq[16]     | FDRE           | -     |      5.673 (r) | SLOW    |      1.596 (r) | FAST    |                                              |
sys_clk   | ddram_dq[17]     | FDRE           | -     |      6.436 (r) | SLOW    |      1.982 (r) | FAST    |                                              |
sys_clk   | ddram_dq[18]     | FDRE           | -     |      6.187 (r) | SLOW    |      1.850 (r) | FAST    |                                              |
sys_clk   | ddram_dq[19]     | FDRE           | -     |      5.554 (r) | SLOW    |      1.550 (r) | FAST    |                                              |
sys_clk   | ddram_dq[20]     | FDRE           | -     |      5.939 (r) | SLOW    |      1.710 (r) | FAST    |                                              |
sys_clk   | ddram_dq[21]     | FDRE           | -     |      5.428 (r) | SLOW    |      1.495 (r) | FAST    |                                              |
sys_clk   | ddram_dq[22]     | FDRE           | -     |      6.306 (r) | SLOW    |      1.912 (r) | FAST    |                                              |
sys_clk   | ddram_dq[23]     | FDRE           | -     |      5.810 (r) | SLOW    |      1.647 (r) | FAST    |                                              |
sys_clk   | ddram_dq[24]     | FDRE           | -     |      6.565 (r) | SLOW    |      2.078 (r) | FAST    |                                              |
sys_clk   | ddram_dq[25]     | FDRE           | -     |      7.300 (r) | SLOW    |      2.460 (r) | FAST    |                                              |
sys_clk   | ddram_dq[26]     | FDRE           | -     |      6.922 (r) | SLOW    |      2.267 (r) | FAST    |                                              |
sys_clk   | ddram_dq[27]     | FDRE           | -     |      7.319 (r) | SLOW    |      2.481 (r) | FAST    |                                              |
sys_clk   | ddram_dq[28]     | FDRE           | -     |      7.040 (r) | SLOW    |      2.330 (r) | FAST    |                                              |
sys_clk   | ddram_dq[29]     | FDRE           | -     |      6.803 (r) | SLOW    |      2.184 (r) | FAST    |                                              |
sys_clk   | ddram_dq[30]     | FDRE           | -     |      7.456 (r) | SLOW    |      2.532 (r) | FAST    |                                              |
sys_clk   | ddram_dq[31]     | FDRE           | -     |      6.684 (r) | SLOW    |      2.112 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      8.819 (r) | SLOW    |      3.226 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.889 (r) | SLOW    |      2.758 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[2]   | FDRE           | -     |      6.068 (r) | SLOW    |      1.752 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[3]   | FDRE           | -     |      7.189 (r) | SLOW    |      2.384 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      8.820 (r) | SLOW    |      3.231 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.890 (r) | SLOW    |      2.753 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[2]   | FDRE           | -     |      6.069 (r) | SLOW    |      1.757 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[3]   | FDRE           | -     |      7.190 (r) | SLOW    |      2.384 (r) | FAST    |                                              |
sys_clk   | serial_tx        | FDSE           | -     |      7.912 (r) | SLOW    |      2.954 (r) | FAST    |                                              |
sys_clk   | user_led0        | FDRE           | -     |      6.626 (r) | SLOW    |      2.226 (r) | FAST    |                                              |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50   | clk50       |         1.644 | SLOW    |               |         |               |         |               |         |
pix_clk | clk50       |         5.979 | SLOW    |               |         |               |         |               |         |
pix_clk | pix_clk     |         7.640 | SLOW    |               |         |               |         |               |         |
sys_clk | pix_clk     |         2.510 | SLOW    |               |         |               |         |               |         |
pix_clk | sys_clk     |         3.745 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         8.774 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.081 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.250 (r) | SLOW    |   2.224 (r) | FAST    |    0.041 |
ddram_dq[1]        |   8.252 (r) | SLOW    |   2.233 (r) | FAST    |    0.050 |
ddram_dq[2]        |   8.254 (r) | SLOW    |   2.264 (r) | FAST    |    0.081 |
ddram_dq[3]        |   8.252 (r) | SLOW    |   2.236 (r) | FAST    |    0.053 |
ddram_dq[4]        |   8.254 (r) | SLOW    |   2.253 (r) | FAST    |    0.070 |
ddram_dq[5]        |   8.252 (r) | SLOW    |   2.222 (r) | FAST    |    0.039 |
ddram_dq[6]        |   8.254 (r) | SLOW    |   2.251 (r) | FAST    |    0.068 |
ddram_dq[7]        |   8.252 (r) | SLOW    |   2.226 (r) | FAST    |    0.044 |
ddram_dq[8]        |   8.241 (r) | SLOW    |   2.222 (r) | FAST    |    0.040 |
ddram_dq[9]        |   8.247 (r) | SLOW    |   2.246 (r) | FAST    |    0.063 |
ddram_dq[10]       |   8.238 (r) | SLOW    |   2.215 (r) | FAST    |    0.032 |
ddram_dq[11]       |   8.247 (r) | SLOW    |   2.240 (r) | FAST    |    0.057 |
ddram_dq[12]       |   8.240 (r) | SLOW    |   2.235 (r) | FAST    |    0.053 |
ddram_dq[13]       |   8.247 (r) | SLOW    |   2.243 (r) | FAST    |    0.060 |
ddram_dq[14]       |   8.240 (r) | SLOW    |   2.231 (r) | FAST    |    0.048 |
ddram_dq[15]       |   8.247 (r) | SLOW    |   2.242 (r) | FAST    |    0.059 |
ddram_dq[16]       |   8.254 (r) | SLOW    |   2.194 (r) | FAST    |    0.016 |
ddram_dq[17]       |   8.250 (r) | SLOW    |   2.194 (r) | FAST    |    0.012 |
ddram_dq[18]       |   8.252 (r) | SLOW    |   2.192 (r) | FAST    |    0.014 |
ddram_dq[19]       |   8.254 (r) | SLOW    |   2.213 (r) | FAST    |    0.030 |
ddram_dq[20]       |   8.252 (r) | SLOW    |   2.183 (r) | FAST    |    0.014 |
ddram_dq[21]       |   8.254 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   8.252 (r) | SLOW    |   2.191 (r) | FAST    |    0.014 |
ddram_dq[23]       |   8.254 (r) | SLOW    |   2.188 (r) | FAST    |    0.016 |
ddram_dq[24]       |   8.247 (r) | SLOW    |   2.221 (r) | FAST    |    0.038 |
ddram_dq[25]       |   8.240 (r) | SLOW    |   2.206 (r) | FAST    |    0.023 |
ddram_dq[26]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[27]       |   8.240 (r) | SLOW    |   2.214 (r) | FAST    |    0.031 |
ddram_dq[28]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[29]       |   8.247 (r) | SLOW    |   2.201 (r) | FAST    |    0.018 |
ddram_dq[30]       |   8.238 (r) | SLOW    |   2.205 (r) | FAST    |    0.023 |
ddram_dq[31]       |   8.247 (r) | SLOW    |   2.192 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.254 (r) | SLOW    |   2.183 (r) | FAST    |    0.081 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 3.767 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.432 (r) | SLOW    |   3.057 (r) | FAST    |    3.004 |
ddram_dq[1]        |   8.689 (r) | SLOW    |   3.182 (r) | FAST    |    3.261 |
ddram_dq[2]        |   9.195 (r) | SLOW    |   3.476 (r) | FAST    |    3.767 |
ddram_dq[3]        |   8.690 (r) | SLOW    |   3.203 (r) | FAST    |    3.263 |
ddram_dq[4]        |   9.068 (r) | SLOW    |   3.416 (r) | FAST    |    3.640 |
ddram_dq[5]        |   8.561 (r) | SLOW    |   3.122 (r) | FAST    |    3.133 |
ddram_dq[6]        |   8.939 (r) | SLOW    |   3.347 (r) | FAST    |    3.511 |
ddram_dq[7]        |   8.569 (r) | SLOW    |   3.117 (r) | FAST    |    3.141 |
ddram_dq[8]        |   7.640 (r) | SLOW    |   2.669 (r) | FAST    |    2.212 |
ddram_dq[9]        |   8.027 (r) | SLOW    |   2.879 (r) | FAST    |    2.599 |
ddram_dq[10]       |   7.714 (r) | SLOW    |   2.681 (r) | FAST    |    2.287 |
ddram_dq[11]       |   8.293 (r) | SLOW    |   2.998 (r) | FAST    |    2.865 |
ddram_dq[12]       |   7.511 (r) | SLOW    |   2.616 (r) | FAST    |    2.083 |
ddram_dq[13]       |   8.156 (r) | SLOW    |   2.943 (r) | FAST    |    2.728 |
ddram_dq[14]       |   7.621 (r) | SLOW    |   2.665 (r) | FAST    |    2.193 |
ddram_dq[15]       |   8.010 (r) | SLOW    |   2.875 (r) | FAST    |    2.582 |
ddram_dq[16]       |   5.673 (r) | SLOW    |   1.596 (r) | FAST    |    0.245 |
ddram_dq[17]       |   6.436 (r) | SLOW    |   1.982 (r) | FAST    |    1.008 |
ddram_dq[18]       |   6.187 (r) | SLOW    |   1.850 (r) | FAST    |    0.760 |
ddram_dq[19]       |   5.554 (r) | SLOW    |   1.550 (r) | FAST    |    0.126 |
ddram_dq[20]       |   5.939 (r) | SLOW    |   1.710 (r) | FAST    |    0.512 |
ddram_dq[21]       |   5.428 (r) | SLOW    |   1.495 (r) | FAST    |    0.000 |
ddram_dq[22]       |   6.306 (r) | SLOW    |   1.912 (r) | FAST    |    0.879 |
ddram_dq[23]       |   5.810 (r) | SLOW    |   1.647 (r) | FAST    |    0.382 |
ddram_dq[24]       |   6.565 (r) | SLOW    |   2.078 (r) | FAST    |    1.137 |
ddram_dq[25]       |   7.300 (r) | SLOW    |   2.460 (r) | FAST    |    1.872 |
ddram_dq[26]       |   6.922 (r) | SLOW    |   2.267 (r) | FAST    |    1.494 |
ddram_dq[27]       |   7.319 (r) | SLOW    |   2.481 (r) | FAST    |    1.891 |
ddram_dq[28]       |   7.040 (r) | SLOW    |   2.330 (r) | FAST    |    1.613 |
ddram_dq[29]       |   6.803 (r) | SLOW    |   2.184 (r) | FAST    |    1.375 |
ddram_dq[30]       |   7.456 (r) | SLOW    |   2.532 (r) | FAST    |    2.028 |
ddram_dq[31]       |   6.684 (r) | SLOW    |   2.112 (r) | FAST    |    1.256 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.195 (r) | SLOW    |   1.495 (r) | FAST    |    3.767 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.876 (r) | SLOW    |   2.816 (r) | FAST    |    0.034 |
ddram_dqs_n[1]     |   8.868 (r) | SLOW    |   2.807 (r) | FAST    |    0.025 |
ddram_dqs_n[2]     |   8.876 (r) | SLOW    |   2.782 (r) | FAST    |    0.011 |
ddram_dqs_n[3]     |   8.865 (r) | SLOW    |   2.810 (r) | FAST    |    0.028 |
ddram_dqs_p[0]     |   8.877 (r) | SLOW    |   2.821 (r) | FAST    |    0.039 |
ddram_dqs_p[1]     |   8.869 (r) | SLOW    |   2.802 (r) | FAST    |    0.020 |
ddram_dqs_p[2]     |   8.877 (r) | SLOW    |   2.787 (r) | FAST    |    0.012 |
ddram_dqs_p[3]     |   8.866 (r) | SLOW    |   2.810 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.877 (r) | SLOW    |   2.782 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.752 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.819 (r) | SLOW    |   3.226 (r) | FAST    |    2.751 |
ddram_dqs_n[1]     |   7.889 (r) | SLOW    |   2.758 (r) | FAST    |    1.821 |
ddram_dqs_n[2]     |   6.068 (r) | SLOW    |   1.752 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   7.189 (r) | SLOW    |   2.384 (r) | FAST    |    1.121 |
ddram_dqs_p[0]     |   8.820 (r) | SLOW    |   3.231 (r) | FAST    |    2.752 |
ddram_dqs_p[1]     |   7.890 (r) | SLOW    |   2.753 (r) | FAST    |    1.822 |
ddram_dqs_p[2]     |   6.069 (r) | SLOW    |   1.757 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   7.190 (r) | SLOW    |   2.384 (r) | FAST    |    1.122 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.820 (r) | SLOW    |   1.752 (r) | FAST    |    2.752 |
-------------------+-------------+---------+-------------+---------+----------+




