

================================================================
== Vitis HLS Report for 'RoPE_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Thu Oct  2 21:25:33 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.861 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      422|      422|  1.688 us|  1.688 us|  384|  384|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pow_generic_float_s_fu_749  |pow_generic_float_s  |       11|       11|  44.000 ns|  44.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      420|      420|        38|          1|          1|   384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 38


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 38
* Pipeline : 1
  Pipeline-0 : II = 1, D = 38, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%i183 = alloca i32 1"   --->   Operation 41 'alloca' 'i183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %in_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv"   --->   Operation 58 'read' 'conv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i183"   --->   Operation 59 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split_ifconv"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i183_load = load i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 61 'load' 'i183_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 62 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i10 %i183_load" [kernel_Rope.cpp:16]   --->   Operation 63 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i183_load, i32 3, i32 9" [kernel_Rope.cpp:16]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln16_2 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i183_load, i32 4, i32 9" [kernel_Rope.cpp:16]   --->   Operation 65 'partselect' 'lshr_ln16_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%head_dim = trunc i10 %i183_load" [kernel_Rope.cpp:18]   --->   Operation 66 'trunc' 'head_dim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.36ns)   --->   "%switch_ln22 = switch i3 %trunc_ln16_1, void %arrayidx204.case.7, i3 0, void %arrayidx204.case.1, i3 2, void %arrayidx204.case.3, i3 4, void %arrayidx204.case.5" [kernel_Rope.cpp:22]   --->   Operation 67 'switch' 'switch_ln22' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 68 [1/1] (0.71ns)   --->   "%i = add i10 %i183_load, i10 2" [kernel_Rope.cpp:16]   --->   Operation 68 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln16 = icmp_ult  i10 %i, i10 768" [kernel_Rope.cpp:16]   --->   Operation 69 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.39ns)   --->   "%store_ln16 = store i10 %i, i10 %i183" [kernel_Rope.cpp:16]   --->   Operation 70 'store' 'store_ln16' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.end.exitStub, void %for.inc.split_ifconv" [kernel_Rope.cpp:16]   --->   Operation 71 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.82>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %head_dim" [kernel_Rope.cpp:18]   --->   Operation 72 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicI0_to_conv1 = muxlogic i32 %zext_ln18"   --->   Operation 73 'muxlogic' 'muxLogicI0_to_conv1' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 74 [3/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 74 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 75 [2/3] (2.40ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 75 'sitofp' 'conv1' <Predicate = true> <Delay = 2.40> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.79>
ST_4 : Operation 76 [1/3] (0.09ns) (share mux size 2)   --->   "%conv1 = sitofp i32 %zext_ln18" [kernel_Rope.cpp:19]   --->   Operation 76 'sitofp' 'conv1' <Predicate = true> <Delay = 0.09> <CoreInst = "Int2Float">   --->   Core 66 'Int2Float' <Latency = 2> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul = muxlogic i32 %conv1"   --->   Operation 77 'muxlogic' 'muxLogicI0_to_mul' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 78 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul = muxlogic i32 -2"   --->   Operation 78 'muxlogic' 'muxLogicI1_to_mul' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 79 [1/1] (2.48ns) (share mux size 5)   --->   "%mul = fmul i32 %conv1, i32 -2" [kernel_Rope.cpp:19]   --->   Operation 79 'fmul' 'mul' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 80 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_y_assign = muxlogic i32 %mul"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_y_assign' <Predicate = true> <Delay = 0.70>
ST_6 : Operation 81 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_y_assign = muxlogic i32 0.015625"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_y_assign' <Predicate = true> <Delay = 0.70>

State 7 <SV = 6> <Delay = 2.48>
ST_7 : Operation 82 [1/1] (2.48ns) (share mux size 5)   --->   "%y_assign = fmul i32 %mul, i32 0.015625" [kernel_Rope.cpp:19]   --->   Operation 82 'fmul' 'y_assign' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 83 [13/13] (1.23ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 83 'call' 'tmp' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 84 [12/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 84 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 85 [11/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 85 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 2.62>
ST_11 : Operation 86 [10/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 86 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 2.62>
ST_12 : Operation 87 [9/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 87 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 2.62>
ST_13 : Operation 88 [8/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 88 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 2.62>
ST_14 : Operation 89 [7/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 89 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 2.62>
ST_15 : Operation 90 [6/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 90 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 2.62>
ST_16 : Operation 91 [5/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 2.62>
ST_17 : Operation 92 [4/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 2.62>
ST_18 : Operation 93 [3/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 94 [2/13] (2.62ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Generic Core

State 20 <SV = 19> <Delay = 2.54>
ST_20 : Operation 95 [1/13] (2.54ns)   --->   "%tmp = call i32 @pow_generic<float>, i32 %y_assign, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:7->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:11->kernel_Rope.cpp:19]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 2.54> <CoreType = "Generic">   --->   Generic Core

State 21 <SV = 20> <Delay = 0.70>
ST_21 : Operation 96 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_val = muxlogic i32 %conv_read"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_val' <Predicate = true> <Delay = 0.70>
ST_21 : Operation 97 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_val = muxlogic i32 %tmp"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_val' <Predicate = true> <Delay = 0.70>

State 22 <SV = 21> <Delay = 2.48>
ST_22 : Operation 98 [1/1] (2.48ns) (share mux size 5)   --->   "%val = fmul i32 %conv_read, i32 %tmp" [kernel_Rope.cpp:19]   --->   Operation 98 'fmul' 'val' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.87>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%data = bitcast i32 %val" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 99 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%din_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 100 'bitselect' 'din_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%din_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 101 'partselect' 'din_exp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (0.00ns)   --->   "%din_sig = trunc i32 %data" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:296->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:145->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 102 'trunc' 'din_sig' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.57ns)   --->   "%closepath = icmp_ult  i8 %din_exp, i8 126" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 103 'icmp' 'closepath' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 104 [1/1] (0.67ns)   --->   "%add_ln376 = add i8 %din_exp, i8 194" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 104 'add' 'add_ln376' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.36ns)   --->   "%addr = select i1 %closepath, i8 63, i8 %add_ln376" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 105 'select' 'addr' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %addr, i32 4, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 106 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln378 = zext i4 %lshr_ln6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 107 'zext' 'zext_ln378' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%ref_4oPi_table_100_addr = getelementptr i100 %ref_4oPi_table_100, i64 0, i64 %zext_ln378" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 108 'getelementptr' 'ref_4oPi_table_100_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_table_100 = muxlogic i4 %ref_4oPi_table_100_addr"   --->   Operation 109 'muxlogic' 'muxLogicRAMAddr_to_table_100' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 110 [2/2] (0.83ns)   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 110 'load' 'table_100' <Predicate = true> <Delay = 0.83> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_23 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln379 = trunc i8 %addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 111 'trunc' 'trunc_ln379' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 112 [1/2] ( I:0.09ns O:0.09ns )   --->   "%table_100 = load i4 %ref_4oPi_table_100_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:378->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 112 'load' 'table_100' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 100> <Depth = 13> <ROM>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln379 = zext i4 %trunc_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 113 'zext' 'zext_ln379' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.38ns)   --->   "%shl_ln379 = shl i100 %table_100, i100 %zext_ln379" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 114 'shl' 'shl_ln379' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%Med = partselect i80 @_ssdm_op_PartSelect.i80.i100.i32, i100 %shl_ln379, i32 20" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 115 'partselect' 'Med' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.19>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%X = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i1.i23, i1 1, i23 %din_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 116 'bitconcatenate' 'X' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln468 = zext i24 %X" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 117 'zext' 'zext_ln468' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%muxLogicI0_to_h = muxlogic i80 %Med"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%muxLogicI1_to_h = muxlogic i80 %zext_ln468"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_h' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [2/2] (2.19ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 120 'mul' 'h' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 121 [1/1] (0.55ns)   --->   "%icmp_ln179 = icmp_eq  i8 %din_exp, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 121 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.70ns)   --->   "%icmp_ln179_1 = icmp_eq  i23 %din_sig, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 122 'icmp' 'icmp_ln179_1' <Predicate = true> <Delay = 0.70> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.25ns)   --->   "%and_ln179 = and i1 %icmp_ln179, i1 %icmp_ln179_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 123 'and' 'and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.68>
ST_26 : Operation 124 [1/2] (1.25ns)   --->   "%h = mul i80 %Med, i80 %zext_ln468" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 124 'mul' 'h' <Predicate = true> <Delay = 1.25> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%Mx_bits = partselect i58 @_ssdm_op_PartSelect.i58.i80.i32.i32, i80 %h, i32 19, i32 76" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:483->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 125 'partselect' 'Mx_bits' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i80.i32.i32, i80 %h, i32 77, i32 79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:487->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 126 'partselect' 'trunc_ln' <Predicate = (!closepath)> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.28ns)   --->   "%k = select i1 %closepath, i3 0, i3 %trunc_ln" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 127 'select' 'k' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln491 = trunc i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 128 'trunc' 'trunc_ln491' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (1.00ns)   --->   "%Mx_bits_1 = sub i58 0, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 129 'sub' 'Mx_bits_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [1/1] (0.42ns)   --->   "%Mx_bits_3 = select i1 %trunc_ln491, i58 %Mx_bits_1, i58 %Mx_bits" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 130 'select' 'Mx_bits_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_s = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32, i58 %Mx_bits_3, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 131 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 132 [1/1] (0.67ns)   --->   "%Ex = add i8 %din_exp, i8 131" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 132 'add' 'Ex' <Predicate = (closepath)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%select_ln453 = select i1 %closepath, i8 %Ex, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 133 'select' 'select_ln453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 134 [1/1] (0.00ns)   --->   "%t = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i29.i1, i29 %tmp_s, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 134 'bitconcatenate' 't' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 135 [1/1] (0.90ns)   --->   "%Mx_zeros = ctlz i30 @llvm.ctlz.i30, i30 %t, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 135 'ctlz' 'Mx_zeros' <Predicate = true> <Delay = 0.90> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln504 = zext i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 136 'zext' 'zext_ln504' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 137 [1/1] (1.11ns)   --->   "%shl_ln504 = shl i58 %Mx_bits_3, i58 %zext_ln504" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 137 'shl' 'shl_ln504' <Predicate = true> <Delay = 1.11> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node Ex_1)   --->   "%trunc_ln505 = trunc i30 %Mx_zeros" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 138 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 139 [1/1] (0.67ns) (out node of the LUT)   --->   "%Ex_1 = sub i8 %select_ln453, i8 %trunc_ln505" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 139 'sub' 'Ex_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Ex_1, i32 7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 140 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i29 @_ssdm_op_PartSelect.i29.i58.i32.i32, i58 %shl_ln504, i32 29, i32 57" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 141 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 142 [1/1] (0.55ns)   --->   "%icmp_ln186 = icmp_eq  i8 %din_exp, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 142 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 0.55> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.45>
ST_28 : Operation 143 [1/1] (0.67ns)   --->   "%sub_ln506 = sub i8 0, i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 143 'sub' 'sub_ln506' <Predicate = (tmp_19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 144 [1/1] (0.36ns)   --->   "%select_ln506 = select i1 %tmp_19, i8 %sub_ln506, i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 144 'select' 'select_ln506' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %select_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 145 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i29 %tmp_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 146 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 147 [1/1] (1.00ns)   --->   "%lshr_ln506 = lshr i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 147 'lshr' 'lshr_ln506' <Predicate = (tmp_19)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 148 [1/1] (1.00ns)   --->   "%shl_ln506 = shl i32 %zext_ln506_1, i32 %zext_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 148 'shl' 'shl_ln506' <Predicate = (!tmp_19)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 149 [1/1] (0.41ns)   --->   "%select_ln506_1 = select i1 %tmp_19, i32 %lshr_ln506, i32 %shl_ln506" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 149 'select' 'select_ln506_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 150 [1/1] (0.00ns)   --->   "%B = trunc i32 %select_ln506_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:67->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 150 'trunc' 'B' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 151 [1/1] (0.00ns)   --->   "%A = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %select_ln506_1, i32 22, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:65->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 151 'partselect' 'A' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 152 [1/1] (0.00ns)   --->   "%B_trunc = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %select_ln506_1, i32 7, i32 21" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:68->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 152 'partselect' 'B_trunc' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.07>
ST_29 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i15 %B_trunc" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 153 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 154 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 154 'muxlogic' 'muxLogicI0_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 155 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln69 = muxlogic i30 %zext_ln69"   --->   Operation 155 'muxlogic' 'muxLogicI1_to_mul_ln69' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 156 [1/1] (2.07ns)   --->   "%mul_ln69 = mul i30 %zext_ln69, i30 %zext_ln69" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 156 'mul' 'mul_ln69' <Predicate = true> <Delay = 2.07> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i7 %A" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 157 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 158 [1/1] (0.00ns)   --->   "%second_order_float_cos_K0_addr = getelementptr i28 %second_order_float_cos_K0, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 158 'getelementptr' 'second_order_float_cos_K0_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 159 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K0_load = muxlogic i7 %second_order_float_cos_K0_addr"   --->   Operation 159 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 160 [2/2] (0.87ns)   --->   "%second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 160 'load' 'second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_29 : Operation 161 [1/1] (0.00ns)   --->   "%second_order_float_cos_K1_addr = getelementptr i22 %second_order_float_cos_K1, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 161 'getelementptr' 'second_order_float_cos_K1_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 162 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K1_load = muxlogic i7 %second_order_float_cos_K1_addr"   --->   Operation 162 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 163 [2/2] (0.87ns)   --->   "%second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 163 'load' 'second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_29 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i30.i32.i32, i30 %mul_ln69, i32 15, i32 29" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 164 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%second_order_float_cos_K2_addr = getelementptr i14 %second_order_float_cos_K2, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 165 'getelementptr' 'second_order_float_cos_K2_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_cos_K2_load = muxlogic i7 %second_order_float_cos_K2_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [2/2] (0.78ns)   --->   "%second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 167 'load' 'second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%second_order_float_sin_K0_addr = getelementptr i29 %second_order_float_sin_K0, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 168 'getelementptr' 'second_order_float_sin_K0_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K0_load = muxlogic i7 %second_order_float_sin_K0_addr"   --->   Operation 169 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 170 [2/2] (0.87ns)   --->   "%second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 170 'load' 'second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%second_order_float_sin_K1_addr = getelementptr i21 %second_order_float_sin_K1, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 171 'getelementptr' 'second_order_float_sin_K1_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K1_load = muxlogic i7 %second_order_float_sin_K1_addr"   --->   Operation 172 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 173 [2/2] (0.87ns)   --->   "%second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 173 'load' 'second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.87> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_29 : Operation 174 [1/1] (0.00ns)   --->   "%second_order_float_sin_K2_addr = getelementptr i13 %second_order_float_sin_K2, i64 0, i64 %zext_ln72" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 174 'getelementptr' 'second_order_float_sin_K2_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 175 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_second_order_float_sin_K2_load = muxlogic i7 %second_order_float_sin_K2_addr"   --->   Operation 175 'muxlogic' 'muxLogicRAMAddr_to_second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 176 [2/2] (0.78ns)   --->   "%second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 176 'load' 'second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.78> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>

State 30 <SV = 29> <Delay = 2.14>
ST_30 : Operation 177 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K0_load = load i7 %second_order_float_cos_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 177 'load' 'second_order_float_cos_K0_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 28> <Depth = 128> <ROM>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %second_order_float_cos_K0_load, i32 1, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:72->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 178 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 179 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K1_load = load i7 %second_order_float_cos_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 180 'load' 'second_order_float_cos_K1_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 22> <Depth = 128> <ROM>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i22 %second_order_float_cos_K1_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 181 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 182 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln73 = muxlogic i44 %zext_ln73_1"   --->   Operation 182 'muxlogic' 'muxLogicI0_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln73 = muxlogic i44 %zext_ln73"   --->   Operation 183 'muxlogic' 'muxLogicI1_to_mul_ln73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (2.05ns)   --->   "%mul_ln73 = mul i44 %zext_ln73_1, i44 %zext_ln73" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 184 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i21 @_ssdm_op_PartSelect.i21.i44.i32.i32, i44 %mul_ln73, i32 23, i32 43" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 185 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i15 %tmp_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 186 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 187 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_cos_K2_load = load i7 %second_order_float_cos_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 187 'load' 'second_order_float_cos_K2_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 14> <Depth = 128> <ROM>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i14 %second_order_float_cos_K2_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 188 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln74 = muxlogic i29 %zext_ln74_1"   --->   Operation 189 'muxlogic' 'muxLogicI0_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln74 = muxlogic i29 %zext_ln74"   --->   Operation 190 'muxlogic' 'muxLogicI1_to_mul_ln74' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (2.02ns)   --->   "%mul_ln74 = mul i29 %zext_ln74_1, i29 %zext_ln74" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 191 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %mul_ln74, i32 16, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 192 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 193 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K0_load = load i7 %second_order_float_sin_K0_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:77->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 193 'load' 'second_order_float_sin_K0_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 29> <Depth = 128> <ROM>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i22 %B" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 194 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 195 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K1_load = load i7 %second_order_float_sin_K1_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 195 'load' 'second_order_float_sin_K1_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 21> <Depth = 128> <ROM>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i21 %second_order_float_sin_K1_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 196 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln78 = muxlogic i43 %zext_ln78"   --->   Operation 197 'muxlogic' 'muxLogicI0_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln78 = muxlogic i43 %sext_ln78"   --->   Operation 198 'muxlogic' 'muxLogicI1_to_mul_ln78' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 199 [1/1] (2.05ns)   --->   "%mul_ln78 = mul i43 %zext_ln78, i43 %sext_ln78" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 199 'mul' 'mul_ln78' <Predicate = true> <Delay = 2.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i20 @_ssdm_op_PartSelect.i20.i43.i32.i32, i43 %mul_ln78, i32 23, i32 42" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 200 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i15 %tmp_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 201 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/2] ( I:0.09ns O:0.09ns )   --->   "%second_order_float_sin_K2_load = load i7 %second_order_float_sin_K2_addr" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 202 'load' 'second_order_float_sin_K2_load' <Predicate = true> <Delay = 0.09> <CoreInst = "ROM_1P_LUTRAM">   --->   Core 106 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.78> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 13> <Depth = 128> <ROM>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i13 %second_order_float_sin_K2_load" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 203 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln79 = muxlogic i28 %zext_ln79"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln79 = muxlogic i28 %sext_ln79"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_mul_ln79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (2.02ns)   --->   "%mul_ln79 = mul i28 %zext_ln79, i28 %sext_ln79" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 206 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.02> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i28.i32.i32, i28 %mul_ln79, i32 16, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 207 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i29.i32.i32, i29 %second_order_float_sin_K0_load, i32 1, i32 28" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 208 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.66>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i21 %tmp_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 209 'zext' 'zext_ln73_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i13 %tmp_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 210 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75 = add i27 %trunc_ln1, i27 %zext_ln74_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 211 'add' 'add_ln75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 212 [1/1] (1.02ns) (root node of TernaryAdder)   --->   "%add_ln75_1 = add i27 %add_ln75, i27 %zext_ln73_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 212 'add' 'add_ln75_1' <Predicate = true> <Delay = 1.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln80 = sext i20 %trunc_ln2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 213 'sext' 'sext_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln80_1 = sext i12 %trunc_ln3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 214 'sext' 'sext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 215 [1/1] (0.80ns)   --->   "%add_ln80 = add i21 %sext_ln80, i21 %sext_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 215 'add' 'add_ln80' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln80_2 = sext i21 %add_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 216 'sext' 'sext_ln80_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 217 [1/1] (0.85ns)   --->   "%add_ln80_1 = add i28 %sext_ln80_2, i28 %trunc_ln4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 217 'add' 'add_ln80_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.23>
ST_32 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i29 %tmp_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 218 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i28 %add_ln80_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 219 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 220 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln80 = muxlogic i57 %zext_ln80_1"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 221 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln80 = muxlogic i57 %zext_ln80"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_mul_ln80' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 222 [2/2] (2.23ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 222 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.23> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.10>
ST_33 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i27 %add_ln75_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 223 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 224 [1/1] (0.85ns)   --->   "%cos_result = sub i29 268435456, i29 %zext_ln75" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 224 'sub' 'cos_result' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 225 [1/2] (1.16ns)   --->   "%mul_ln80 = mul i57 %zext_ln80_1, i57 %zext_ln80" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 225 'mul' 'mul_ln80' <Predicate = true> <Delay = 1.16> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.24> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i57.i32.i32, i57 %mul_ln80, i32 29, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:158->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 226 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32, i29 %cos_result, i32 13" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 227 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 228 [1/1] (0.00ns)   --->   "%out_bits = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %tmp_5, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 228 'bitconcatenate' 'out_bits' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln276 = trunc i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 229 'trunc' 'trunc_ln276' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 230 [1/1] (0.93ns)   --->   "%c_3 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 230 'ctlz' 'c_3' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i32 %c_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 231 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i57.i32.i32, i57 %mul_ln80, i32 42, i32 56" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:271->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 232 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 233 [1/1] (0.00ns)   --->   "%out_bits_4 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i15.i16, i15 %tmp_8, i16 32768" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 233 'bitconcatenate' 'out_bits_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i31 %out_bits_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:273->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 234 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i13 @_ssdm_op_PartSelect.i13.i57.i32.i32, i57 %mul_ln80, i32 29, i32 41" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:276->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 235 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 236 [1/1] (0.00ns)   --->   "%out_bits_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %tmp_9, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 236 'bitconcatenate' 'out_bits_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 237 [1/1] (0.93ns)   --->   "%c_4 = ctlz i32 @llvm.ctlz.i32, i32 %zext_ln273, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 237 'ctlz' 'c_4' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln281_2 = trunc i32 %c_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 238 'trunc' 'trunc_ln281_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 239 [1/1] (0.93ns)   --->   "%c_2 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_5, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 239 'ctlz' 'c_2' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln281_3 = trunc i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 240 'trunc' 'trunc_ln281_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i27 @_ssdm_op_PartSelect.i27.i57.i32.i32, i57 %mul_ln80, i32 29, i32 55" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 241 'partselect' 'trunc_ln6' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_33 : Operation 242 [1/1] (0.71ns)   --->   "%icmp_ln306 = icmp_eq  i28 %trunc_ln5, i28 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 242 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.54>
ST_34 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i6 %lshr_ln16_2" [kernel_Rope.cpp:16]   --->   Operation 243 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 244 [1/1] (0.00ns)   --->   "%out_bits_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln276, i19 262144" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:278->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 244 'bitconcatenate' 'out_bits_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 245 [1/1] (0.93ns)   --->   "%c_1 = ctlz i32 @llvm.ctlz.i32, i32 %out_bits_3, i1 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:283->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 245 'ctlz' 'c_1' <Predicate = true> <Delay = 0.93> <CoreInst = "ctlz">   --->   Core 155 'ctlz' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln281_1 = trunc i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:281->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 246 'trunc' 'trunc_ln281_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i29 %cos_result" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 247 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (1.06ns)   --->   "%shl_ln291 = shl i32 %zext_ln291, i32 %c_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 248 'shl' 'shl_ln291' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%in_shift_1 = trunc i32 %shl_ln291" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 249 'trunc' 'in_shift_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 250 [1/1] (0.54ns)   --->   "%icmp_ln292 = icmp_eq  i6 %trunc_ln281, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 250 'icmp' 'icmp_ln292' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 251 [1/1] (0.66ns)   --->   "%shift_1 = add i6 %trunc_ln281_1, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 251 'add' 'shift_1' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln291_1 = zext i28 %in_shift_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 252 'zext' 'zext_ln291_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 253 [1/1] (1.06ns)   --->   "%shl_ln291_1 = shl i32 %zext_ln291_1, i32 %c_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 253 'shl' 'shl_ln291_1' <Predicate = true> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_1)   --->   "%shift_2 = select i1 %icmp_ln292, i6 %shift_1, i6 %trunc_ln281" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 254 'select' 'shift_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_1)   --->   "%zext_ln287 = zext i6 %shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 255 'zext' 'zext_ln287' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_1)   --->   "%newexp_2 = xor i7 %zext_ln287, i7 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 256 'xor' 'newexp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_1)   --->   "%out_exp = zext i7 %newexp_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 257 'zext' 'out_exp' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%tmp_6 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_1, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 258 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%tmp_7 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 259 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%significand = select i1 %icmp_ln292, i23 %tmp_6, i23 %tmp_7" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 260 'select' 'significand' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %Ex_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 261 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln291_2 = zext i27 %trunc_ln6" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 262 'zext' 'zext_ln291_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (1.06ns)   --->   "%shl_ln291_2 = shl i32 %zext_ln291_2, i32 %c_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 263 'shl' 'shl_ln291_2' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.00ns)   --->   "%in_shift_2 = trunc i32 %shl_ln291_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 264 'trunc' 'in_shift_2' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 265 [1/1] (0.54ns)   --->   "%icmp_ln292_1 = icmp_eq  i6 %trunc_ln281_2, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 265 'icmp' 'icmp_ln292_1' <Predicate = true> <Delay = 0.54> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 266 [1/1] (0.66ns)   --->   "%shift_4 = add i6 %trunc_ln281_3, i6 16" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 266 'add' 'shift_4' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln291_3 = zext i28 %in_shift_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 267 'zext' 'zext_ln291_3' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 268 [1/1] (1.06ns)   --->   "%shl_ln291_3 = shl i32 %zext_ln291_3, i32 %c_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 268 'shl' 'shl_ln291_3' <Predicate = (!and_ln179)> <Delay = 1.06> <CoreInst = "Shifter">   --->   Core 79 'Shifter' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 269 [1/1] (0.32ns)   --->   "%shift_5 = select i1 %icmp_ln292_1, i6 %shift_4, i6 %trunc_ln281_2" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 269 'select' 'shift_5' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln287_1 = zext i6 %shift_5" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:287->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 270 'zext' 'zext_ln287_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln300 = add i9 %sext_ln163, i9 127" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 271 'add' 'add_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 272 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%newexp = sub i9 %add_ln300, i9 %zext_ln287_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 272 'sub' 'newexp' <Predicate = true> <Delay = 0.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %newexp, i32 8" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 273 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln186)   --->   "%or_ln306 = or i1 %tmp_20, i1 %icmp_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 274 'or' 'or_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%empty = trunc i9 %newexp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 275 'trunc' 'empty' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_10 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_3, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 276 'partselect' 'tmp_10' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%tmp_11 = partselect i23 @_ssdm_op_PartSelect.i23.i32.i32.i32, i32 %shl_ln291_2, i32 5, i32 27" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 277 'partselect' 'tmp_11' <Predicate = (!and_ln179)> <Delay = 0.00>
ST_34 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%empty_502 = select i1 %icmp_ln292_1, i23 %tmp_10, i23 %tmp_11" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 278 'select' 'empty_502' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 279 [1/1] (0.00ns)   --->   "%index = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %din_sign, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:171->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 279 'bitconcatenate' 'index' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 1, i4 3, i1 0, i4 4, i1 1, i4 5, i1 1, i4 6, i1 0, i4 7, i1 1, i4 8, i1 1, i4 9, i1 0, i4 10, i1 1, i4 11, i1 1, i4 12, i1 0, i4 13, i1 1, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 280 'sparsemux' 'sin_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.16i1.i1.i4, i4 0, i1 0, i4 1, i1 0, i4 2, i1 0, i4 3, i1 1, i4 4, i1 1, i4 5, i1 1, i4 6, i1 1, i4 7, i1 0, i4 8, i1 0, i4 9, i1 1, i4 10, i1 1, i4 11, i1 1, i4 12, i1 1, i4 13, i1 0, i4 14, i1 0, i4 15, i1 0, i1 0, i4 %index" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 281 'sparsemux' 'cos_results_sign' <Predicate = true> <Delay = 0.00> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 282 [1/1] (0.25ns)   --->   "%xor_ln186 = xor i1 %icmp_ln186, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 282 'xor' 'xor_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sign_2)   --->   "%sin_results_sign_1 = and i1 %sin_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 283 'and' 'sin_results_sign_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%select_ln186 = select i1 %icmp_ln186, i8 255, i8 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 284 'select' 'select_ln186' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 285 [1/1] (0.25ns) (out node of the LUT)   --->   "%or_ln186 = or i1 %icmp_ln186, i1 %or_ln306" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 285 'or' 'or_ln186' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sin_results_exp_1)   --->   "%sin_results_exp = select i1 %or_ln186, i8 %select_ln186, i8 %empty" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 286 'select' 'sin_results_exp' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%select_ln186_2 = select i1 %icmp_ln186, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 287 'select' 'select_ln186_2' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sin_results_sig_1)   --->   "%sin_results_sig = select i1 %or_ln186, i23 %select_ln186_2, i23 %empty_502" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 288 'select' 'sin_results_sig' <Predicate = (!and_ln179)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sign_2)   --->   "%cos_results_sign_1 = and i1 %cos_results_sign, i1 %xor_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 289 'and' 'cos_results_sign_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 290 [1/1] (0.65ns) (out node of the LUT)   --->   "%sin_results_sign_2 = select i1 %and_ln179, i1 %din_sign, i1 %sin_results_sign_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 290 'select' 'sin_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 291 [1/1] (0.36ns) (out node of the LUT)   --->   "%sin_results_exp_1 = select i1 %and_ln179, i8 0, i8 %sin_results_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 291 'select' 'sin_results_exp_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.40ns) (out node of the LUT)   --->   "%sin_results_sig_1 = select i1 %and_ln179, i23 0, i23 %sin_results_sig" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 292 'select' 'sin_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 293 [1/1] (0.25ns)   --->   "%not_and_ln179 = xor i1 %and_ln179, i1 1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 293 'xor' 'not_and_ln179' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 294 [1/1] (0.65ns) (out node of the LUT)   --->   "%cos_results_sign_2 = and i1 %cos_results_sign_1, i1 %not_and_ln179" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 294 'and' 'cos_results_sign_2' <Predicate = true> <Delay = 0.65> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node cos_results_exp_1)   --->   "%cos_results_exp_3 = select i1 %and_ln179, i8 127, i8 255" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 295 'select' 'cos_results_exp_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 296 [1/1] (0.25ns)   --->   "%empty_503 = or i1 %and_ln179, i1 %icmp_ln186" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 296 'or' 'empty_503' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 297 [1/1] (0.36ns) (out node of the LUT)   --->   "%cos_results_exp_1 = select i1 %empty_503, i8 %cos_results_exp_3, i8 %out_exp" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 297 'select' 'cos_results_exp_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node cos_results_sig_1)   --->   "%cos_results_sig_3_cast = select i1 %not_and_ln179, i23 8388607, i23 0" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 298 'select' 'cos_results_sig_3_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 299 [1/1] (0.40ns) (out node of the LUT)   --->   "%cos_results_sig_1 = select i1 %empty_503, i23 %cos_results_sig_3_cast, i23 %significand" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 299 'select' 'cos_results_sig_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 300 [1/1] (0.54ns)   --->   "%tmp_12 = sparsemux i1 @_ssdm_op_SparseMux.ap_auto.8i1.i1.i3, i3 0, i1 0, i3 1, i1 1, i3 2, i1 1, i3 3, i1 0, i3 4, i1 0, i3 5, i1 1, i3 6, i1 1, i3 7, i1 0, i1 0, i3 %k" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 300 'sparsemux' 'tmp_12' <Predicate = true> <Delay = 0.54> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_34 : Operation 301 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr i32 %in_1, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 301 'getelementptr' 'in_1_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 302 [1/1] (0.00ns)   --->   "%in_3_addr = getelementptr i32 %in_3, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 302 'getelementptr' 'in_3_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (0.00ns)   --->   "%in_5_addr = getelementptr i32 %in_5, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 303 'getelementptr' 'in_5_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%in_7_addr = getelementptr i32 %in_7, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 304 'getelementptr' 'in_7_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 305 [1/1] (0.00ns)   --->   "%in_9_addr = getelementptr i32 %in_9, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 305 'getelementptr' 'in_9_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 306 [1/1] (0.00ns)   --->   "%in_11_addr = getelementptr i32 %in_11, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 306 'getelementptr' 'in_11_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 307 [1/1] (0.00ns)   --->   "%in_13_addr = getelementptr i32 %in_13, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 307 'getelementptr' 'in_13_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 308 [1/1] (0.00ns)   --->   "%in_15_addr = getelementptr i32 %in_15, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 308 'getelementptr' 'in_15_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 309 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_1_load = muxlogic i6 %in_1_addr"   --->   Operation 309 'muxlogic' 'muxLogicRAMAddr_to_in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_34 : Operation 310 [2/2] (0.62ns) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 310 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 311 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_3_load = muxlogic i6 %in_3_addr"   --->   Operation 311 'muxlogic' 'muxLogicRAMAddr_to_in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_34 : Operation 312 [2/2] (0.62ns) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 312 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 313 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_5_load = muxlogic i6 %in_5_addr"   --->   Operation 313 'muxlogic' 'muxLogicRAMAddr_to_in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_34 : Operation 314 [2/2] (0.62ns) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 314 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 315 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_7_load = muxlogic i6 %in_7_addr"   --->   Operation 315 'muxlogic' 'muxLogicRAMAddr_to_in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_34 : Operation 316 [2/2] (0.62ns) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 316 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 317 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_9_load = muxlogic i6 %in_9_addr"   --->   Operation 317 'muxlogic' 'muxLogicRAMAddr_to_in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_34 : Operation 318 [2/2] (0.62ns) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 318 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 319 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_11_load = muxlogic i6 %in_11_addr"   --->   Operation 319 'muxlogic' 'muxLogicRAMAddr_to_in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_34 : Operation 320 [2/2] (0.62ns) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 320 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 321 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_13_load = muxlogic i6 %in_13_addr"   --->   Operation 321 'muxlogic' 'muxLogicRAMAddr_to_in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_34 : Operation 322 [2/2] (0.62ns) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 322 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_34 : Operation 323 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_15_load = muxlogic i6 %in_15_addr"   --->   Operation 323 'muxlogic' 'muxLogicRAMAddr_to_in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_34 : Operation 324 [2/2] (0.62ns) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 324 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 35 <SV = 34> <Delay = 2.37>
ST_35 : Operation 325 [1/1] (0.00ns)   --->   "%t_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %cos_results_sign_2, i8 %cos_results_exp_1, i23 %cos_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 325 'bitconcatenate' 't_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 326 [1/1] (0.00ns)   --->   "%t_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %sin_results_sign_2, i8 %sin_results_exp_1, i23 %sin_results_sig_1" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:313->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:326->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 326 'bitconcatenate' 't_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 327 [1/1] (0.00ns)   --->   "%s_out = bitcast i32 %t_3" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:196->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 327 'bitcast' 's_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 328 [1/1] (0.00ns)   --->   "%c_out = bitcast i32 %t_4" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:327->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:347->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:197->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 328 'bitcast' 'c_out' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 329 [1/1] (0.41ns)   --->   "%s_out_2 = select i1 %tmp_12, i32 %s_out, i32 %c_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 329 'select' 's_out_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 330 [1/1] (0.41ns)   --->   "%c_out_2 = select i1 %tmp_12, i32 %c_out, i32 %s_out" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 330 'select' 'c_out_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 331 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr i32 %in_0, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 331 'getelementptr' 'in_0_addr' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 332 [1/1] (0.00ns)   --->   "%in_2_addr = getelementptr i32 %in_2, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 332 'getelementptr' 'in_2_addr' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 333 [1/1] (0.00ns)   --->   "%in_4_addr = getelementptr i32 %in_4, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 333 'getelementptr' 'in_4_addr' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 334 [1/1] (0.00ns)   --->   "%in_6_addr = getelementptr i32 %in_6, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 334 'getelementptr' 'in_6_addr' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 335 [1/1] (0.00ns)   --->   "%in_8_addr = getelementptr i32 %in_8, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 335 'getelementptr' 'in_8_addr' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 336 [1/1] (0.00ns)   --->   "%in_10_addr = getelementptr i32 %in_10, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 336 'getelementptr' 'in_10_addr' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 337 [1/1] (0.00ns)   --->   "%in_12_addr = getelementptr i32 %in_12, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 337 'getelementptr' 'in_12_addr' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 338 [1/1] (0.00ns)   --->   "%in_14_addr = getelementptr i32 %in_14, i64 0, i64 %zext_ln16_1" [kernel_Rope.cpp:22]   --->   Operation 338 'getelementptr' 'in_14_addr' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 339 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_0_load = muxlogic i6 %in_0_addr"   --->   Operation 339 'muxlogic' 'muxLogicRAMAddr_to_in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.00>
ST_35 : Operation 340 [2/2] (0.62ns) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 340 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 341 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_2_load = muxlogic i6 %in_2_addr"   --->   Operation 341 'muxlogic' 'muxLogicRAMAddr_to_in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.00>
ST_35 : Operation 342 [2/2] (0.62ns) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 342 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 343 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_4_load = muxlogic i6 %in_4_addr"   --->   Operation 343 'muxlogic' 'muxLogicRAMAddr_to_in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.00>
ST_35 : Operation 344 [2/2] (0.62ns) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 344 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_6_load = muxlogic i6 %in_6_addr"   --->   Operation 345 'muxlogic' 'muxLogicRAMAddr_to_in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.00>
ST_35 : Operation 346 [2/2] (0.62ns) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 346 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_8_load = muxlogic i6 %in_8_addr"   --->   Operation 347 'muxlogic' 'muxLogicRAMAddr_to_in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.00>
ST_35 : Operation 348 [2/2] (0.62ns) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 348 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 349 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_10_load = muxlogic i6 %in_10_addr"   --->   Operation 349 'muxlogic' 'muxLogicRAMAddr_to_in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.00>
ST_35 : Operation 350 [2/2] (0.62ns) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 350 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 351 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_12_load = muxlogic i6 %in_12_addr"   --->   Operation 351 'muxlogic' 'muxLogicRAMAddr_to_in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.00>
ST_35 : Operation 352 [2/2] (0.62ns) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 352 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 353 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_in_14_load = muxlogic i6 %in_14_addr"   --->   Operation 353 'muxlogic' 'muxLogicRAMAddr_to_in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.00>
ST_35 : Operation 354 [2/2] (0.62ns) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 354 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 355 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_1_load = load i6 %in_1_addr" [kernel_Rope.cpp:22]   --->   Operation 355 'load' 'in_1_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 356 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_3_load = load i6 %in_3_addr" [kernel_Rope.cpp:22]   --->   Operation 356 'load' 'in_3_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 357 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_5_load = load i6 %in_5_addr" [kernel_Rope.cpp:22]   --->   Operation 357 'load' 'in_5_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 358 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_7_load = load i6 %in_7_addr" [kernel_Rope.cpp:22]   --->   Operation 358 'load' 'in_7_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 359 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_9_load = load i6 %in_9_addr" [kernel_Rope.cpp:22]   --->   Operation 359 'load' 'in_9_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 360 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_11_load = load i6 %in_11_addr" [kernel_Rope.cpp:22]   --->   Operation 360 'load' 'in_11_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 361 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_13_load = load i6 %in_13_addr" [kernel_Rope.cpp:22]   --->   Operation 361 'load' 'in_13_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 362 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_15_load = load i6 %in_15_addr" [kernel_Rope.cpp:22]   --->   Operation 362 'load' 'in_15_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_35 : Operation 363 [1/1] (0.79ns)   --->   "%tmp_14 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_1_load, i4 2, i32 %in_3_load, i4 4, i32 %in_5_load, i4 6, i32 %in_7_load, i4 8, i32 %in_9_load, i4 10, i32 %in_11_load, i4 12, i32 %in_13_load, i4 14, i32 %in_15_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 363 'sparsemux' 'tmp_14' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_35 : Operation 364 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul7 = muxlogic i32 %tmp_14"   --->   Operation 364 'muxlogic' 'muxLogicI0_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 365 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul7 = muxlogic i32 %s_out_2"   --->   Operation 365 'muxlogic' 'muxLogicI1_to_mul7' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 366 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI0_to_mul5 = muxlogic i32 %tmp_14"   --->   Operation 366 'muxlogic' 'muxLogicI0_to_mul5' <Predicate = true> <Delay = 0.70>
ST_35 : Operation 367 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicI1_to_mul5 = muxlogic i32 %c_out_2"   --->   Operation 367 'muxlogic' 'muxLogicI1_to_mul5' <Predicate = true> <Delay = 0.70>

State 36 <SV = 35> <Delay = 2.48>
ST_36 : Operation 368 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_0_load = load i6 %in_0_addr" [kernel_Rope.cpp:22]   --->   Operation 368 'load' 'in_0_load' <Predicate = (trunc_ln16 == 0)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 369 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_2_load = load i6 %in_2_addr" [kernel_Rope.cpp:22]   --->   Operation 369 'load' 'in_2_load' <Predicate = (trunc_ln16 == 2)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 370 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_4_load = load i6 %in_4_addr" [kernel_Rope.cpp:22]   --->   Operation 370 'load' 'in_4_load' <Predicate = (trunc_ln16 == 4)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 371 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_6_load = load i6 %in_6_addr" [kernel_Rope.cpp:22]   --->   Operation 371 'load' 'in_6_load' <Predicate = (trunc_ln16 == 6)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 372 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_8_load = load i6 %in_8_addr" [kernel_Rope.cpp:22]   --->   Operation 372 'load' 'in_8_load' <Predicate = (trunc_ln16 == 8)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 373 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_10_load = load i6 %in_10_addr" [kernel_Rope.cpp:22]   --->   Operation 373 'load' 'in_10_load' <Predicate = (trunc_ln16 == 10)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 374 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_12_load = load i6 %in_12_addr" [kernel_Rope.cpp:22]   --->   Operation 374 'load' 'in_12_load' <Predicate = (trunc_ln16 == 12)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 375 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%in_14_load = load i6 %in_14_addr" [kernel_Rope.cpp:22]   --->   Operation 375 'load' 'in_14_load' <Predicate = (trunc_ln16 == 14)> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_36 : Operation 376 [1/1] (0.79ns)   --->   "%tmp_13 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i4, i4 0, i32 %in_0_load, i4 2, i32 %in_2_load, i4 4, i32 %in_4_load, i4 6, i32 %in_6_load, i4 8, i32 %in_8_load, i4 10, i32 %in_10_load, i4 12, i32 %in_12_load, i4 14, i32 %in_14_load, i32 <undef>, i4 %trunc_ln16" [kernel_Rope.cpp:22]   --->   Operation 376 'sparsemux' 'tmp_13' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_36 : Operation 377 [1/1] (2.48ns) (share mux size 5)   --->   "%mul7 = fmul i32 %tmp_14, i32 %s_out_2" [kernel_Rope.cpp:22]   --->   Operation 377 'fmul' 'mul7' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 378 [1/1] (2.48ns) (share mux size 5)   --->   "%mul5 = fmul i32 %tmp_14, i32 %c_out_2" [kernel_Rope.cpp:23]   --->   Operation 378 'fmul' 'mul5' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.86>
ST_37 : Operation 379 [1/1] (0.00ns)   --->   "%muxLogicI0_to_sub = muxlogic i32 %tmp_13"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 380 [1/1] (0.00ns)   --->   "%muxLogicI1_to_sub = muxlogic i32 %c_out_2"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 381 [1/1] (0.00ns)   --->   "%muxLogicI2_to_sub = muxlogic i32 %mul7"   --->   Operation 381 'muxlogic' 'muxLogicI2_to_sub' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 382 [2/2] (2.86ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_13, i32 %c_out_2, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 382 'fmsub' 'sub' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 383 [1/1] (0.00ns)   --->   "%muxLogicI0_to_add = muxlogic i32 %tmp_13"   --->   Operation 383 'muxlogic' 'muxLogicI0_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 384 [1/1] (0.00ns)   --->   "%muxLogicI1_to_add = muxlogic i32 %s_out_2"   --->   Operation 384 'muxlogic' 'muxLogicI1_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 385 [1/1] (0.00ns)   --->   "%muxLogicI2_to_add = muxlogic i32 %mul5"   --->   Operation 385 'muxlogic' 'muxLogicI2_to_add' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 386 [2/2] (2.86ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_13, i32 %s_out_2, i32 %mul5" [kernel_Rope.cpp:23]   --->   Operation 386 'fmadd' 'add' <Predicate = true> <Delay = 2.86> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.00>
ST_38 : Operation 387 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_Rope.cpp:17]   --->   Operation 387 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 388 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 384, i64 384, i64 384" [kernel_Rope.cpp:16]   --->   Operation 388 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_79" [kernel_Rope.cpp:16]   --->   Operation 389 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i7 %lshr_ln" [kernel_Rope.cpp:16]   --->   Operation 390 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln375 = specmemcore void @_ssdm_op_SpecMemCore, i100 %ref_4oPi_table_100, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 391 'specmemcore' 'specmemcore_ln375' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln58 = specmemcore void @_ssdm_op_SpecMemCore, i28 %second_order_float_cos_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 392 'specmemcore' 'specmemcore_ln58' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln59 = specmemcore void @_ssdm_op_SpecMemCore, i22 %second_order_float_cos_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 393 'specmemcore' 'specmemcore_ln59' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln60 = specmemcore void @_ssdm_op_SpecMemCore, i14 %second_order_float_cos_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 394 'specmemcore' 'specmemcore_ln60' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln61 = specmemcore void @_ssdm_op_SpecMemCore, i29 %second_order_float_sin_K0, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 395 'specmemcore' 'specmemcore_ln61' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln62 = specmemcore void @_ssdm_op_SpecMemCore, i21 %second_order_float_sin_K1, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 396 'specmemcore' 'specmemcore_ln62' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln63 = specmemcore void @_ssdm_op_SpecMemCore, i13 %second_order_float_sin_K2, i64 666, i64 34, i64 18446744073709551615" [C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21]   --->   Operation 397 'specmemcore' 'specmemcore_ln63' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 398 [1/2] (0.28ns)   --->   "%sub = fmsub i32 @_ssdm_op_FMSUB, i32 %tmp_13, i32 %c_out_2, i32 %mul7" [kernel_Rope.cpp:22]   --->   Operation 398 'fmsub' 'sub' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 399 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 399 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 400 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 400 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 401 [1/1] (0.00ns)   --->   "%out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 401 'getelementptr' 'out_4_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 402 [1/1] (0.00ns)   --->   "%out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:22]   --->   Operation 402 'getelementptr' 'out_6_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 403 [1/2] (0.28ns)   --->   "%add = fmadd i32 @_ssdm_op_FMADD, i32 %tmp_13, i32 %s_out_2, i32 %mul5" [kernel_Rope.cpp:23]   --->   Operation 403 'fmadd' 'add' <Predicate = true> <Delay = 0.28> <CoreInst = "fma_primitivedsp">   --->   Core 135 'fma_primitivedsp' <Latency = 1> <II = 1> <Delay = 2.86> <FuncUnit> <Opcode : 'fmadd' 'fmsub'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 404 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 404 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 405 [1/1] (0.00ns)   --->   "%out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 405 'getelementptr' 'out_3_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 406 'getelementptr' 'out_5_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/1] (0.00ns)   --->   "%out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln16" [kernel_Rope.cpp:23]   --->   Operation 407 'getelementptr' 'out_7_addr' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 408 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 408 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_38 : Operation 409 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_4_addr"   --->   Operation 409 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_38 : Operation 410 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_4_addr" [kernel_Rope.cpp:22]   --->   Operation 410 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 411 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 411 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_38 : Operation 412 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_5_addr"   --->   Operation 412 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_38 : Operation 413 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_5_addr" [kernel_Rope.cpp:23]   --->   Operation 413 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 414 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 4)> <Delay = 0.00>
ST_38 : Operation 415 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 415 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_38 : Operation 416 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_2_addr"   --->   Operation 416 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_38 : Operation 417 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_2_addr" [kernel_Rope.cpp:22]   --->   Operation 417 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 418 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 418 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_3_addr"   --->   Operation 419 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_38 : Operation 420 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_3_addr" [kernel_Rope.cpp:23]   --->   Operation 420 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 421 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 2)> <Delay = 0.00>
ST_38 : Operation 422 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 422 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_38 : Operation 423 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_0_addr"   --->   Operation 423 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_38 : Operation 424 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_0_addr" [kernel_Rope.cpp:22]   --->   Operation 424 'store' 'store_ln22' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 425 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 425 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_38 : Operation 426 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_1_addr"   --->   Operation 426 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_38 : Operation 427 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_1_addr" [kernel_Rope.cpp:23]   --->   Operation 427 'store' 'store_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 428 'br' 'br_ln23' <Predicate = (trunc_ln16_1 == 0)> <Delay = 0.00>
ST_38 : Operation 429 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln22 = muxlogic i32 %sub"   --->   Operation 429 'muxlogic' 'muxLogicRAMData_to_store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_38 : Operation 430 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln22 = muxlogic i7 %out_6_addr"   --->   Operation 430 'muxlogic' 'muxLogicRAMAddr_to_store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_38 : Operation 431 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln22 = store i32 %sub, i7 %out_6_addr" [kernel_Rope.cpp:22]   --->   Operation 431 'store' 'store_ln22' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 432 [1/1] (0.00ns)   --->   "%muxLogicRAMData_to_store_ln23 = muxlogic i32 %add"   --->   Operation 432 'muxlogic' 'muxLogicRAMData_to_store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_38 : Operation 433 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_store_ln23 = muxlogic i7 %out_7_addr"   --->   Operation 433 'muxlogic' 'muxLogicRAMAddr_to_store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_38 : Operation 434 [1/1] ( I:0.72ns O:0.72ns ) (share mux size 2)   --->   "%store_ln23 = store i32 %add, i7 %out_7_addr" [kernel_Rope.cpp:23]   --->   Operation 434 'store' 'store_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.72> <CoreInst = "RAM">   --->   Core 86 'RAM' <Latency = 1> <II = 1> <Delay = 0.87> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 96> <RAM>
ST_38 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln23 = br void %arrayidx204.exit" [kernel_Rope.cpp:23]   --->   Operation 435 'br' 'br_ln23' <Predicate = (trunc_ln16_1 != 0 & trunc_ln16_1 != 2 & trunc_ln16_1 != 4)> <Delay = 0.00>
ST_38 : Operation 436 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 436 'ret' 'ret_ln0' <Predicate = (!icmp_ln16)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_100]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_cos_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ second_order_float_sin_K2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i183                                              (alloca           ) [ 010000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln0                                   (specmemcore      ) [ 000000000000000000000000000000000000000]
conv_read                                         (read             ) [ 011111111111111111111110000000000000000]
store_ln0                                         (store            ) [ 000000000000000000000000000000000000000]
br_ln0                                            (br               ) [ 000000000000000000000000000000000000000]
i183_load                                         (load             ) [ 000000000000000000000000000000000000000]
trunc_ln16                                        (trunc            ) [ 011111111111111111111111111111111111100]
trunc_ln16_1                                      (trunc            ) [ 011111111111111111111111111111111111111]
lshr_ln                                           (partselect       ) [ 011111111111111111111111111111111111111]
lshr_ln16_2                                       (partselect       ) [ 011111111111111111111111111111111110000]
head_dim                                          (trunc            ) [ 011000000000000000000000000000000000000]
switch_ln22                                       (switch           ) [ 000000000000000000000000000000000000000]
i                                                 (add              ) [ 000000000000000000000000000000000000000]
icmp_ln16                                         (icmp             ) [ 011111111111111111111111111111111111111]
store_ln16                                        (store            ) [ 000000000000000000000000000000000000000]
br_ln16                                           (br               ) [ 000000000000000000000000000000000000000]
zext_ln18                                         (zext             ) [ 010110000000000000000000000000000000000]
muxLogicI0_to_conv1                               (muxlogic         ) [ 000000000000000000000000000000000000000]
conv1                                             (sitofp           ) [ 010001000000000000000000000000000000000]
muxLogicI0_to_mul                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
mul                                               (fmul             ) [ 010000110000000000000000000000000000000]
muxLogicI0_to_y_assign                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_y_assign                            (muxlogic         ) [ 000000000000000000000000000000000000000]
y_assign                                          (fmul             ) [ 010000001111111111111000000000000000000]
tmp                                               (call             ) [ 010000000000000000000110000000000000000]
muxLogicI0_to_val                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_val                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
val                                               (fmul             ) [ 010000000000000000000001000000000000000]
data                                              (bitcast          ) [ 000000000000000000000000000000000000000]
din_sign                                          (bitselect        ) [ 010000000000000000000000111111111110000]
din_exp                                           (partselect       ) [ 010000000000000000000000111100000000000]
din_sig                                           (trunc            ) [ 010000000000000000000000110000000000000]
closepath                                         (icmp             ) [ 010000000000000000000000111100000000000]
add_ln376                                         (add              ) [ 000000000000000000000000000000000000000]
addr                                              (select           ) [ 000000000000000000000000000000000000000]
lshr_ln6                                          (partselect       ) [ 000000000000000000000000000000000000000]
zext_ln378                                        (zext             ) [ 000000000000000000000000000000000000000]
ref_4oPi_table_100_addr                           (getelementptr    ) [ 010000000000000000000000100000000000000]
muxLogicRAMAddr_to_table_100                      (muxlogic         ) [ 000000000000000000000000000000000000000]
trunc_ln379                                       (trunc            ) [ 010000000000000000000000100000000000000]
table_100                                         (load             ) [ 000000000000000000000000000000000000000]
zext_ln379                                        (zext             ) [ 000000000000000000000000000000000000000]
shl_ln379                                         (shl              ) [ 000000000000000000000000000000000000000]
Med                                               (partselect       ) [ 010000000000000000000000011000000000000]
X                                                 (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln468                                        (zext             ) [ 010000000000000000000000001000000000000]
muxLogicI0_to_h                                   (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_h                                   (muxlogic         ) [ 000000000000000000000000000000000000000]
icmp_ln179                                        (icmp             ) [ 000000000000000000000000000000000000000]
icmp_ln179_1                                      (icmp             ) [ 000000000000000000000000000000000000000]
and_ln179                                         (and              ) [ 010000000000000000000000001111111110000]
h                                                 (mul              ) [ 000000000000000000000000000000000000000]
Mx_bits                                           (partselect       ) [ 000000000000000000000000000000000000000]
trunc_ln                                          (partselect       ) [ 000000000000000000000000000000000000000]
k                                                 (select           ) [ 010000000000000000000000000111111110000]
trunc_ln491                                       (trunc            ) [ 000000000000000000000000000000000000000]
Mx_bits_1                                         (sub              ) [ 000000000000000000000000000000000000000]
Mx_bits_3                                         (select           ) [ 010000000000000000000000000100000000000]
tmp_s                                             (partselect       ) [ 010000000000000000000000000100000000000]
Ex                                                (add              ) [ 000000000000000000000000000000000000000]
select_ln453                                      (select           ) [ 000000000000000000000000000000000000000]
t                                                 (bitconcatenate   ) [ 000000000000000000000000000000000000000]
Mx_zeros                                          (ctlz             ) [ 000000000000000000000000000000000000000]
zext_ln504                                        (zext             ) [ 000000000000000000000000000000000000000]
shl_ln504                                         (shl              ) [ 000000000000000000000000000000000000000]
trunc_ln505                                       (trunc            ) [ 000000000000000000000000000000000000000]
Ex_1                                              (sub              ) [ 010000000000000000000000000011111110000]
tmp_19                                            (bitselect        ) [ 010000000000000000000000000010000000000]
tmp_1                                             (partselect       ) [ 010000000000000000000000000011111000000]
icmp_ln186                                        (icmp             ) [ 010000000000000000000000000011111110000]
sub_ln506                                         (sub              ) [ 000000000000000000000000000000000000000]
select_ln506                                      (select           ) [ 000000000000000000000000000000000000000]
zext_ln506                                        (zext             ) [ 000000000000000000000000000000000000000]
zext_ln506_1                                      (zext             ) [ 000000000000000000000000000000000000000]
lshr_ln506                                        (lshr             ) [ 000000000000000000000000000000000000000]
shl_ln506                                         (shl              ) [ 000000000000000000000000000000000000000]
select_ln506_1                                    (select           ) [ 000000000000000000000000000000000000000]
B                                                 (trunc            ) [ 010000000000000000000000000001100000000]
A                                                 (partselect       ) [ 010000000000000000000000000001000000000]
B_trunc                                           (partselect       ) [ 010000000000000000000000000001000000000]
zext_ln69                                         (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln69                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln69                            (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln69                                          (mul              ) [ 000000000000000000000000000000000000000]
zext_ln72                                         (zext             ) [ 000000000000000000000000000000000000000]
second_order_float_cos_K0_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_cos_K0_load (muxlogic         ) [ 000000000000000000000000000000000000000]
second_order_float_cos_K1_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_cos_K1_load (muxlogic         ) [ 000000000000000000000000000000000000000]
tmp_3                                             (partselect       ) [ 010000000000000000000000000000100000000]
second_order_float_cos_K2_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_cos_K2_load (muxlogic         ) [ 000000000000000000000000000000000000000]
second_order_float_sin_K0_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_sin_K0_load (muxlogic         ) [ 000000000000000000000000000000000000000]
second_order_float_sin_K1_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_sin_K1_load (muxlogic         ) [ 000000000000000000000000000000000000000]
second_order_float_sin_K2_addr                    (getelementptr    ) [ 010000000000000000000000000000100000000]
muxLogicRAMAddr_to_second_order_float_sin_K2_load (muxlogic         ) [ 000000000000000000000000000000000000000]
second_order_float_cos_K0_load                    (load             ) [ 000000000000000000000000000000000000000]
trunc_ln1                                         (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln73                                         (zext             ) [ 000000000000000000000000000000000000000]
second_order_float_cos_K1_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln73_1                                       (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln73                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln73                            (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln73                                          (mul              ) [ 000000000000000000000000000000000000000]
tmp_2                                             (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln74_1                                       (zext             ) [ 000000000000000000000000000000000000000]
second_order_float_cos_K2_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln74                                         (zext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln74                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln74                            (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln74                                          (mul              ) [ 000000000000000000000000000000000000000]
tmp_4                                             (partselect       ) [ 010000000000000000000000000000010000000]
second_order_float_sin_K0_load                    (load             ) [ 000000000000000000000000000000000000000]
zext_ln78                                         (zext             ) [ 000000000000000000000000000000000000000]
second_order_float_sin_K1_load                    (load             ) [ 000000000000000000000000000000000000000]
sext_ln78                                         (sext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln78                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln78                            (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln78                                          (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln2                                         (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln79                                         (zext             ) [ 000000000000000000000000000000000000000]
second_order_float_sin_K2_load                    (load             ) [ 000000000000000000000000000000000000000]
sext_ln79                                         (sext             ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul_ln79                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln79                            (muxlogic         ) [ 000000000000000000000000000000000000000]
mul_ln79                                          (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln3                                         (partselect       ) [ 010000000000000000000000000000010000000]
trunc_ln4                                         (partselect       ) [ 010000000000000000000000000000010000000]
zext_ln73_2                                       (zext             ) [ 000000000000000000000000000000000000000]
zext_ln74_2                                       (zext             ) [ 000000000000000000000000000000000000000]
add_ln75                                          (add              ) [ 000000000000000000000000000000000000000]
add_ln75_1                                        (add              ) [ 010000000000000000000000000000001100000]
sext_ln80                                         (sext             ) [ 000000000000000000000000000000000000000]
sext_ln80_1                                       (sext             ) [ 000000000000000000000000000000000000000]
add_ln80                                          (add              ) [ 000000000000000000000000000000000000000]
sext_ln80_2                                       (sext             ) [ 000000000000000000000000000000000000000]
add_ln80_1                                        (add              ) [ 010000000000000000000000000000001000000]
zext_ln80_1                                       (zext             ) [ 010000000000000000000000000000000100000]
zext_ln80                                         (zext             ) [ 010000000000000000000000000000000100000]
muxLogicI0_to_mul_ln80                            (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul_ln80                            (muxlogic         ) [ 000000000000000000000000000000000000000]
zext_ln75                                         (zext             ) [ 000000000000000000000000000000000000000]
cos_result                                        (sub              ) [ 010000000000000000000000000000000010000]
mul_ln80                                          (mul              ) [ 000000000000000000000000000000000000000]
trunc_ln5                                         (partselect       ) [ 000000000000000000000000000000000000000]
tmp_5                                             (partselect       ) [ 000000000000000000000000000000000000000]
out_bits                                          (bitconcatenate   ) [ 000000000000000000000000000000000000000]
trunc_ln276                                       (trunc            ) [ 010000000000000000000000000000000010000]
c_3                                               (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281                                       (trunc            ) [ 010000000000000000000000000000000010000]
tmp_8                                             (partselect       ) [ 000000000000000000000000000000000000000]
out_bits_4                                        (bitconcatenate   ) [ 000000000000000000000000000000000000000]
zext_ln273                                        (zext             ) [ 000000000000000000000000000000000000000]
tmp_9                                             (partselect       ) [ 000000000000000000000000000000000000000]
out_bits_5                                        (bitconcatenate   ) [ 000000000000000000000000000000000000000]
c_4                                               (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281_2                                     (trunc            ) [ 010000000000000000000000000000000010000]
c_2                                               (ctlz             ) [ 010000000000000000000000000000000010000]
trunc_ln281_3                                     (trunc            ) [ 010000000000000000000000000000000010000]
trunc_ln6                                         (partselect       ) [ 010000000000000000000000000000000010000]
icmp_ln306                                        (icmp             ) [ 010000000000000000000000000000000010000]
zext_ln16_1                                       (zext             ) [ 010000000000000000000000000000000001000]
out_bits_3                                        (bitconcatenate   ) [ 000000000000000000000000000000000000000]
c_1                                               (ctlz             ) [ 000000000000000000000000000000000000000]
trunc_ln281_1                                     (trunc            ) [ 000000000000000000000000000000000000000]
zext_ln291                                        (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291                                         (shl              ) [ 000000000000000000000000000000000000000]
in_shift_1                                        (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln292                                        (icmp             ) [ 000000000000000000000000000000000000000]
shift_1                                           (add              ) [ 000000000000000000000000000000000000000]
zext_ln291_1                                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_1                                       (shl              ) [ 000000000000000000000000000000000000000]
shift_2                                           (select           ) [ 000000000000000000000000000000000000000]
zext_ln287                                        (zext             ) [ 000000000000000000000000000000000000000]
newexp_2                                          (xor              ) [ 000000000000000000000000000000000000000]
out_exp                                           (zext             ) [ 000000000000000000000000000000000000000]
tmp_6                                             (partselect       ) [ 000000000000000000000000000000000000000]
tmp_7                                             (partselect       ) [ 000000000000000000000000000000000000000]
significand                                       (select           ) [ 000000000000000000000000000000000000000]
sext_ln163                                        (sext             ) [ 000000000000000000000000000000000000000]
zext_ln291_2                                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_2                                       (shl              ) [ 000000000000000000000000000000000000000]
in_shift_2                                        (trunc            ) [ 000000000000000000000000000000000000000]
icmp_ln292_1                                      (icmp             ) [ 000000000000000000000000000000000000000]
shift_4                                           (add              ) [ 000000000000000000000000000000000000000]
zext_ln291_3                                      (zext             ) [ 000000000000000000000000000000000000000]
shl_ln291_3                                       (shl              ) [ 000000000000000000000000000000000000000]
shift_5                                           (select           ) [ 000000000000000000000000000000000000000]
zext_ln287_1                                      (zext             ) [ 000000000000000000000000000000000000000]
add_ln300                                         (add              ) [ 000000000000000000000000000000000000000]
newexp                                            (sub              ) [ 000000000000000000000000000000000000000]
tmp_20                                            (bitselect        ) [ 000000000000000000000000000000000000000]
or_ln306                                          (or               ) [ 000000000000000000000000000000000000000]
empty                                             (trunc            ) [ 000000000000000000000000000000000000000]
tmp_10                                            (partselect       ) [ 000000000000000000000000000000000000000]
tmp_11                                            (partselect       ) [ 000000000000000000000000000000000000000]
empty_502                                         (select           ) [ 000000000000000000000000000000000000000]
index                                             (bitconcatenate   ) [ 000000000000000000000000000000000000000]
sin_results_sign                                  (sparsemux        ) [ 000000000000000000000000000000000000000]
cos_results_sign                                  (sparsemux        ) [ 000000000000000000000000000000000000000]
xor_ln186                                         (xor              ) [ 000000000000000000000000000000000000000]
sin_results_sign_1                                (and              ) [ 000000000000000000000000000000000000000]
select_ln186                                      (select           ) [ 000000000000000000000000000000000000000]
or_ln186                                          (or               ) [ 000000000000000000000000000000000000000]
sin_results_exp                                   (select           ) [ 000000000000000000000000000000000000000]
select_ln186_2                                    (select           ) [ 000000000000000000000000000000000000000]
sin_results_sig                                   (select           ) [ 000000000000000000000000000000000000000]
cos_results_sign_1                                (and              ) [ 000000000000000000000000000000000000000]
sin_results_sign_2                                (select           ) [ 010000000000000000000000000000000001000]
sin_results_exp_1                                 (select           ) [ 010000000000000000000000000000000001000]
sin_results_sig_1                                 (select           ) [ 010000000000000000000000000000000001000]
not_and_ln179                                     (xor              ) [ 000000000000000000000000000000000000000]
cos_results_sign_2                                (and              ) [ 010000000000000000000000000000000001000]
cos_results_exp_3                                 (select           ) [ 000000000000000000000000000000000000000]
empty_503                                         (or               ) [ 000000000000000000000000000000000000000]
cos_results_exp_1                                 (select           ) [ 010000000000000000000000000000000001000]
cos_results_sig_3_cast                            (select           ) [ 000000000000000000000000000000000000000]
cos_results_sig_1                                 (select           ) [ 010000000000000000000000000000000001000]
tmp_12                                            (sparsemux        ) [ 010000000000000000000000000000000001000]
in_1_addr                                         (getelementptr    ) [ 010000000000000000000000000000000001000]
in_3_addr                                         (getelementptr    ) [ 010000000000000000000000000000000001000]
in_5_addr                                         (getelementptr    ) [ 010000000000000000000000000000000001000]
in_7_addr                                         (getelementptr    ) [ 010000000000000000000000000000000001000]
in_9_addr                                         (getelementptr    ) [ 010000000000000000000000000000000001000]
in_11_addr                                        (getelementptr    ) [ 010000000000000000000000000000000001000]
in_13_addr                                        (getelementptr    ) [ 010000000000000000000000000000000001000]
in_15_addr                                        (getelementptr    ) [ 010000000000000000000000000000000001000]
muxLogicRAMAddr_to_in_1_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_3_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_5_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_7_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_9_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_11_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_13_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_15_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
t_3                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000]
t_4                                               (bitconcatenate   ) [ 000000000000000000000000000000000000000]
s_out                                             (bitcast          ) [ 000000000000000000000000000000000000000]
c_out                                             (bitcast          ) [ 000000000000000000000000000000000000000]
s_out_2                                           (select           ) [ 010000000000000000000000000000000000111]
c_out_2                                           (select           ) [ 010000000000000000000000000000000000111]
in_0_addr                                         (getelementptr    ) [ 010000000000000000000000000000000000100]
in_2_addr                                         (getelementptr    ) [ 010000000000000000000000000000000000100]
in_4_addr                                         (getelementptr    ) [ 010000000000000000000000000000000000100]
in_6_addr                                         (getelementptr    ) [ 010000000000000000000000000000000000100]
in_8_addr                                         (getelementptr    ) [ 010000000000000000000000000000000000100]
in_10_addr                                        (getelementptr    ) [ 010000000000000000000000000000000000100]
in_12_addr                                        (getelementptr    ) [ 010000000000000000000000000000000000100]
in_14_addr                                        (getelementptr    ) [ 010000000000000000000000000000000000100]
muxLogicRAMAddr_to_in_0_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_2_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_4_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_6_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_8_load                      (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_10_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_12_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_in_14_load                     (muxlogic         ) [ 000000000000000000000000000000000000000]
in_1_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_3_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_5_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_7_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_9_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_11_load                                        (load             ) [ 000000000000000000000000000000000000000]
in_13_load                                        (load             ) [ 000000000000000000000000000000000000000]
in_15_load                                        (load             ) [ 000000000000000000000000000000000000000]
tmp_14                                            (sparsemux        ) [ 010000000000000000000000000000000000100]
muxLogicI0_to_mul7                                (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul7                                (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_mul5                                (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_mul5                                (muxlogic         ) [ 000000000000000000000000000000000000000]
in_0_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_2_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_4_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_6_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_8_load                                         (load             ) [ 000000000000000000000000000000000000000]
in_10_load                                        (load             ) [ 000000000000000000000000000000000000000]
in_12_load                                        (load             ) [ 000000000000000000000000000000000000000]
in_14_load                                        (load             ) [ 000000000000000000000000000000000000000]
tmp_13                                            (sparsemux        ) [ 010000000000000000000000000000000000011]
mul7                                              (fmul             ) [ 010000000000000000000000000000000000011]
mul5                                              (fmul             ) [ 010000000000000000000000000000000000011]
muxLogicI0_to_sub                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_sub                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI2_to_sub                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI0_to_add                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI1_to_add                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicI2_to_add                                 (muxlogic         ) [ 000000000000000000000000000000000000000]
specpipeline_ln17                                 (specpipeline     ) [ 000000000000000000000000000000000000000]
speclooptripcount_ln16                            (speclooptripcount) [ 000000000000000000000000000000000000000]
specloopname_ln16                                 (specloopname     ) [ 000000000000000000000000000000000000000]
zext_ln16                                         (zext             ) [ 000000000000000000000000000000000000000]
specmemcore_ln375                                 (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln58                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln59                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln60                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln61                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln62                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
specmemcore_ln63                                  (specmemcore      ) [ 000000000000000000000000000000000000000]
sub                                               (fmsub            ) [ 000000000000000000000000000000000000000]
out_0_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_2_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_4_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_6_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
add                                               (fmadd            ) [ 000000000000000000000000000000000000000]
out_1_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_3_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_5_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
out_7_addr                                        (getelementptr    ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln22                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln22                                        (store            ) [ 000000000000000000000000000000000000000]
muxLogicRAMData_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
muxLogicRAMAddr_to_store_ln23                     (muxlogic         ) [ 000000000000000000000000000000000000000]
store_ln23                                        (store            ) [ 000000000000000000000000000000000000000]
br_ln23                                           (br               ) [ 000000000000000000000000000000000000000]
ret_ln0                                           (ret              ) [ 000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_5">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="in_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="in_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="in_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="in_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="in_7">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="in_9">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="in_11">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="in_13">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="in_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="ref_4oPi_table_100">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_100"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="second_order_float_cos_K0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="second_order_float_cos_K1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="second_order_float_cos_K2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="second_order_float_sin_K0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="second_order_float_sin_K1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="second_order_float_sin_K2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_order_float_sin_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i100.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i29.i1"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i30"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i32"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i15.i16"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i57.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i1.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i1.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMSUB"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FMADD"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_79"/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1004" name="i183_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i183/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="conv_read_read_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_read/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="ref_4oPi_table_100_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="100" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ref_4oPi_table_100_addr/23 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="100" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_100/23 "/>
</bind>
</comp>

<comp id="359" class="1004" name="second_order_float_cos_K0_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="28" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="7" slack="0"/>
<pin id="363" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K0_addr/29 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="7" slack="0"/>
<pin id="368" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K0_load/29 "/>
</bind>
</comp>

<comp id="372" class="1004" name="second_order_float_cos_K1_addr_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="22" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="7" slack="0"/>
<pin id="376" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K1_addr/29 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_access_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="7" slack="0"/>
<pin id="381" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K1_load/29 "/>
</bind>
</comp>

<comp id="385" class="1004" name="second_order_float_cos_K2_addr_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="14" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_cos_K2_addr/29 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_access_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_cos_K2_load/29 "/>
</bind>
</comp>

<comp id="398" class="1004" name="second_order_float_sin_K0_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="29" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K0_addr/29 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K0_load/29 "/>
</bind>
</comp>

<comp id="411" class="1004" name="second_order_float_sin_K1_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="21" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K1_addr/29 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K1_load/29 "/>
</bind>
</comp>

<comp id="424" class="1004" name="second_order_float_sin_K2_addr_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="13" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="0"/>
<pin id="428" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="second_order_float_sin_K2_addr/29 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="second_order_float_sin_K2_load/29 "/>
</bind>
</comp>

<comp id="437" class="1004" name="in_1_addr_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/34 "/>
</bind>
</comp>

<comp id="444" class="1004" name="in_3_addr_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_3_addr/34 "/>
</bind>
</comp>

<comp id="451" class="1004" name="in_5_addr_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_5_addr/34 "/>
</bind>
</comp>

<comp id="458" class="1004" name="in_7_addr_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_7_addr/34 "/>
</bind>
</comp>

<comp id="465" class="1004" name="in_9_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_9_addr/34 "/>
</bind>
</comp>

<comp id="472" class="1004" name="in_11_addr_gep_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_11_addr/34 "/>
</bind>
</comp>

<comp id="479" class="1004" name="in_13_addr_gep_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="6" slack="0"/>
<pin id="483" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_13_addr/34 "/>
</bind>
</comp>

<comp id="486" class="1004" name="in_15_addr_gep_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_15_addr/34 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_access_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/34 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_access_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_3_load/34 "/>
</bind>
</comp>

<comp id="505" class="1004" name="grp_access_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="509" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_5_load/34 "/>
</bind>
</comp>

<comp id="511" class="1004" name="grp_access_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_7_load/34 "/>
</bind>
</comp>

<comp id="517" class="1004" name="grp_access_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_9_load/34 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_access_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_11_load/34 "/>
</bind>
</comp>

<comp id="529" class="1004" name="grp_access_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_13_load/34 "/>
</bind>
</comp>

<comp id="535" class="1004" name="grp_access_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_15_load/34 "/>
</bind>
</comp>

<comp id="541" class="1004" name="in_0_addr_gep_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="6" slack="1"/>
<pin id="545" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/35 "/>
</bind>
</comp>

<comp id="548" class="1004" name="in_2_addr_gep_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="6" slack="1"/>
<pin id="552" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_2_addr/35 "/>
</bind>
</comp>

<comp id="555" class="1004" name="in_4_addr_gep_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="6" slack="1"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_4_addr/35 "/>
</bind>
</comp>

<comp id="562" class="1004" name="in_6_addr_gep_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="1"/>
<pin id="566" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_6_addr/35 "/>
</bind>
</comp>

<comp id="569" class="1004" name="in_8_addr_gep_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="0"/>
<pin id="571" dir="0" index="1" bw="1" slack="0"/>
<pin id="572" dir="0" index="2" bw="6" slack="1"/>
<pin id="573" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_8_addr/35 "/>
</bind>
</comp>

<comp id="576" class="1004" name="in_10_addr_gep_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="0" index="2" bw="6" slack="1"/>
<pin id="580" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_10_addr/35 "/>
</bind>
</comp>

<comp id="583" class="1004" name="in_12_addr_gep_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="1"/>
<pin id="587" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_12_addr/35 "/>
</bind>
</comp>

<comp id="590" class="1004" name="in_14_addr_gep_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="0" index="2" bw="6" slack="1"/>
<pin id="594" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_14_addr/35 "/>
</bind>
</comp>

<comp id="597" class="1004" name="grp_access_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="6" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="600" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/35 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_access_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="606" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_2_load/35 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_access_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="612" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_4_load/35 "/>
</bind>
</comp>

<comp id="615" class="1004" name="grp_access_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="618" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="619" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_6_load/35 "/>
</bind>
</comp>

<comp id="621" class="1004" name="grp_access_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="624" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_8_load/35 "/>
</bind>
</comp>

<comp id="627" class="1004" name="grp_access_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="6" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="631" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_10_load/35 "/>
</bind>
</comp>

<comp id="633" class="1004" name="grp_access_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="636" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_12_load/35 "/>
</bind>
</comp>

<comp id="639" class="1004" name="grp_access_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_14_load/35 "/>
</bind>
</comp>

<comp id="645" class="1004" name="out_0_addr_gep_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/38 "/>
</bind>
</comp>

<comp id="652" class="1004" name="out_2_addr_gep_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="0" index="2" bw="7" slack="0"/>
<pin id="656" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/38 "/>
</bind>
</comp>

<comp id="659" class="1004" name="out_4_addr_gep_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="0"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_4_addr/38 "/>
</bind>
</comp>

<comp id="666" class="1004" name="out_6_addr_gep_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="0" index="2" bw="7" slack="0"/>
<pin id="670" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_6_addr/38 "/>
</bind>
</comp>

<comp id="673" class="1004" name="out_1_addr_gep_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="0" index="2" bw="7" slack="0"/>
<pin id="677" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/38 "/>
</bind>
</comp>

<comp id="680" class="1004" name="out_3_addr_gep_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="0" index="2" bw="7" slack="0"/>
<pin id="684" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_3_addr/38 "/>
</bind>
</comp>

<comp id="687" class="1004" name="out_5_addr_gep_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="0" index="2" bw="7" slack="0"/>
<pin id="691" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_5_addr/38 "/>
</bind>
</comp>

<comp id="694" class="1004" name="out_7_addr_gep_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="0" index="2" bw="7" slack="0"/>
<pin id="698" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_7_addr/38 "/>
</bind>
</comp>

<comp id="701" class="1004" name="store_ln22_access_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="705" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln23_access_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="32" slack="0"/>
<pin id="710" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="711" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln22_access_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="7" slack="0"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="717" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln23_access_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln22_access_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="7" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="729" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="731" class="1004" name="store_ln23_access_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="7" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="735" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln22_access_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="741" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/38 "/>
</bind>
</comp>

<comp id="743" class="1004" name="store_ln23_access_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="747" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/38 "/>
</bind>
</comp>

<comp id="749" class="1004" name="grp_pow_generic_float_s_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="1"/>
<pin id="752" dir="0" index="2" bw="27" slack="0"/>
<pin id="753" dir="0" index="3" bw="8" slack="0"/>
<pin id="754" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="grp_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="2"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="y_assign/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="grp_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="21"/>
<pin id="770" dir="0" index="1" bw="32" slack="2"/>
<pin id="771" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="val/22 "/>
</bind>
</comp>

<comp id="772" class="1004" name="grp_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/36 "/>
</bind>
</comp>

<comp id="776" class="1004" name="grp_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="0" index="1" bw="32" slack="1"/>
<pin id="779" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/36 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv1/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="grp_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="0" index="1" bw="32" slack="1"/>
<pin id="786" dir="0" index="2" bw="32" slack="2"/>
<pin id="787" dir="0" index="3" bw="32" slack="1"/>
<pin id="788" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmadd(585) " fcode="fmadd"/>
<opset="add/37 "/>
</bind>
</comp>

<comp id="794" class="1004" name="grp_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="1"/>
<pin id="797" dir="0" index="2" bw="32" slack="2"/>
<pin id="798" dir="0" index="3" bw="32" slack="1"/>
<pin id="799" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmsub(587) " fcode="fmsub"/>
<opset="sub/37 "/>
</bind>
</comp>

<comp id="805" class="1004" name="grp_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="29" slack="0"/>
<pin id="807" dir="0" index="1" bw="28" slack="0"/>
<pin id="808" dir="1" index="2" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/32 "/>
</bind>
</comp>

<comp id="809" class="1004" name="grp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="80" slack="1"/>
<pin id="811" dir="0" index="1" bw="24" slack="0"/>
<pin id="812" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="h/25 "/>
</bind>
</comp>

<comp id="813" class="1004" name="grp_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="32" slack="0"/>
<pin id="815" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 muxLogicRAMData_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="817" class="1004" name="grp_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="32" slack="0"/>
<pin id="819" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 muxLogicRAMData_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="821" class="1004" name="store_ln0_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="10" slack="0"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="i183_load_load_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="10" slack="0"/>
<pin id="828" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i183_load/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="trunc_ln16_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="10" slack="0"/>
<pin id="831" dir="1" index="1" bw="4" slack="33"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/1 "/>
</bind>
</comp>

<comp id="833" class="1004" name="trunc_ln16_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="10" slack="0"/>
<pin id="835" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/1 "/>
</bind>
</comp>

<comp id="837" class="1004" name="lshr_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="7" slack="0"/>
<pin id="839" dir="0" index="1" bw="10" slack="0"/>
<pin id="840" dir="0" index="2" bw="3" slack="0"/>
<pin id="841" dir="0" index="3" bw="5" slack="0"/>
<pin id="842" dir="1" index="4" bw="7" slack="37"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="847" class="1004" name="lshr_ln16_2_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="6" slack="0"/>
<pin id="849" dir="0" index="1" bw="10" slack="0"/>
<pin id="850" dir="0" index="2" bw="4" slack="0"/>
<pin id="851" dir="0" index="3" bw="5" slack="0"/>
<pin id="852" dir="1" index="4" bw="6" slack="33"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln16_2/1 "/>
</bind>
</comp>

<comp id="857" class="1004" name="head_dim_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="10" slack="0"/>
<pin id="859" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="head_dim/1 "/>
</bind>
</comp>

<comp id="861" class="1004" name="switch_ln22_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="0" index="2" bw="3" slack="0"/>
<pin id="865" dir="0" index="3" bw="3" slack="0"/>
<pin id="866" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln22/1 "/>
</bind>
</comp>

<comp id="871" class="1004" name="i_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="0" index="1" bw="3" slack="0"/>
<pin id="874" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln16_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="10" slack="0"/>
<pin id="879" dir="0" index="1" bw="10" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="37"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln16_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="10" slack="0"/>
<pin id="885" dir="0" index="1" bw="10" slack="0"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln18_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="6" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="892" class="1004" name="muxLogicI0_to_conv1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_conv1/2 "/>
</bind>
</comp>

<comp id="896" class="1004" name="muxLogicI0_to_mul_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="0"/>
<pin id="898" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul/4 "/>
</bind>
</comp>

<comp id="900" class="1004" name="muxLogicI1_to_mul_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="0"/>
<pin id="902" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="muxLogicI0_to_y_assign_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_y_assign/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="muxLogicI1_to_y_assign_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_y_assign/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="muxLogicI0_to_val_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="20"/>
<pin id="913" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_val/21 "/>
</bind>
</comp>

<comp id="914" class="1004" name="muxLogicI1_to_val_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_val/21 "/>
</bind>
</comp>

<comp id="917" class="1004" name="data_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/23 "/>
</bind>
</comp>

<comp id="920" class="1004" name="din_sign_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="0" index="2" bw="6" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="din_sign/23 "/>
</bind>
</comp>

<comp id="928" class="1004" name="din_exp_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="6" slack="0"/>
<pin id="932" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="din_exp/23 "/>
</bind>
</comp>

<comp id="936" class="1004" name="din_sig_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="0"/>
<pin id="938" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="din_sig/23 "/>
</bind>
</comp>

<comp id="940" class="1004" name="closepath_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="8" slack="0"/>
<pin id="942" dir="0" index="1" bw="8" slack="0"/>
<pin id="943" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="closepath/23 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln376_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="0"/>
<pin id="948" dir="0" index="1" bw="7" slack="0"/>
<pin id="949" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln376/23 "/>
</bind>
</comp>

<comp id="952" class="1004" name="addr_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="7" slack="0"/>
<pin id="955" dir="0" index="2" bw="8" slack="0"/>
<pin id="956" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="addr/23 "/>
</bind>
</comp>

<comp id="960" class="1004" name="lshr_ln6_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="4" slack="0"/>
<pin id="964" dir="0" index="3" bw="4" slack="0"/>
<pin id="965" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/23 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln378_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln378/23 "/>
</bind>
</comp>

<comp id="975" class="1004" name="muxLogicRAMAddr_to_table_100_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="4" slack="0"/>
<pin id="977" dir="1" index="1" bw="100" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_table_100/23 "/>
</bind>
</comp>

<comp id="979" class="1004" name="trunc_ln379_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="8" slack="0"/>
<pin id="981" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln379/23 "/>
</bind>
</comp>

<comp id="983" class="1004" name="zext_ln379_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="4" slack="1"/>
<pin id="985" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln379/24 "/>
</bind>
</comp>

<comp id="986" class="1004" name="shl_ln379_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="100" slack="0"/>
<pin id="988" dir="0" index="1" bw="4" slack="0"/>
<pin id="989" dir="1" index="2" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln379/24 "/>
</bind>
</comp>

<comp id="992" class="1004" name="Med_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="80" slack="0"/>
<pin id="994" dir="0" index="1" bw="100" slack="0"/>
<pin id="995" dir="0" index="2" bw="6" slack="0"/>
<pin id="996" dir="1" index="3" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Med/24 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="X_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="24" slack="0"/>
<pin id="1002" dir="0" index="1" bw="1" slack="0"/>
<pin id="1003" dir="0" index="2" bw="23" slack="2"/>
<pin id="1004" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X/25 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="zext_ln468_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="24" slack="0"/>
<pin id="1009" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln468/25 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="muxLogicI0_to_h_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="80" slack="1"/>
<pin id="1014" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_h/25 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="muxLogicI1_to_h_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="24" slack="0"/>
<pin id="1017" dir="1" index="1" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_h/25 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="icmp_ln179_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="2"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/25 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="icmp_ln179_1_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="23" slack="2"/>
<pin id="1026" dir="0" index="1" bw="1" slack="0"/>
<pin id="1027" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/25 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="and_ln179_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/25 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="Mx_bits_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="58" slack="0"/>
<pin id="1037" dir="0" index="1" bw="80" slack="0"/>
<pin id="1038" dir="0" index="2" bw="6" slack="0"/>
<pin id="1039" dir="0" index="3" bw="8" slack="0"/>
<pin id="1040" dir="1" index="4" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Mx_bits/26 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="trunc_ln_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="0"/>
<pin id="1047" dir="0" index="1" bw="80" slack="0"/>
<pin id="1048" dir="0" index="2" bw="8" slack="0"/>
<pin id="1049" dir="0" index="3" bw="8" slack="0"/>
<pin id="1050" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/26 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="k_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="1" slack="3"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="0" index="2" bw="3" slack="0"/>
<pin id="1059" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k/26 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln491_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln491/26 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="Mx_bits_1_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="1" slack="0"/>
<pin id="1068" dir="0" index="1" bw="58" slack="0"/>
<pin id="1069" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Mx_bits_1/26 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="Mx_bits_3_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="0"/>
<pin id="1074" dir="0" index="1" bw="58" slack="0"/>
<pin id="1075" dir="0" index="2" bw="58" slack="0"/>
<pin id="1076" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Mx_bits_3/26 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="tmp_s_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="29" slack="0"/>
<pin id="1082" dir="0" index="1" bw="58" slack="0"/>
<pin id="1083" dir="0" index="2" bw="6" slack="0"/>
<pin id="1084" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/26 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="Ex_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="8" slack="4"/>
<pin id="1090" dir="0" index="1" bw="8" slack="0"/>
<pin id="1091" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Ex/27 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="select_ln453_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="4"/>
<pin id="1095" dir="0" index="1" bw="8" slack="0"/>
<pin id="1096" dir="0" index="2" bw="1" slack="0"/>
<pin id="1097" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln453/27 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="t_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="30" slack="0"/>
<pin id="1102" dir="0" index="1" bw="29" slack="1"/>
<pin id="1103" dir="0" index="2" bw="1" slack="0"/>
<pin id="1104" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/27 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="Mx_zeros_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="30" slack="0"/>
<pin id="1109" dir="0" index="1" bw="30" slack="0"/>
<pin id="1110" dir="0" index="2" bw="1" slack="0"/>
<pin id="1111" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="Mx_zeros/27 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln504_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="30" slack="0"/>
<pin id="1117" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln504/27 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="shl_ln504_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="58" slack="1"/>
<pin id="1121" dir="0" index="1" bw="30" slack="0"/>
<pin id="1122" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln504/27 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="trunc_ln505_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="30" slack="0"/>
<pin id="1126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln505/27 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="Ex_1_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="8" slack="0"/>
<pin id="1130" dir="0" index="1" bw="8" slack="0"/>
<pin id="1131" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Ex_1/27 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_19_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="8" slack="0"/>
<pin id="1137" dir="0" index="2" bw="4" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/27 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="29" slack="0"/>
<pin id="1144" dir="0" index="1" bw="58" slack="0"/>
<pin id="1145" dir="0" index="2" bw="6" slack="0"/>
<pin id="1146" dir="0" index="3" bw="7" slack="0"/>
<pin id="1147" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/27 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="icmp_ln186_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="8" slack="4"/>
<pin id="1154" dir="0" index="1" bw="1" slack="0"/>
<pin id="1155" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/27 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sub_ln506_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="1"/>
<pin id="1160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln506/28 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="select_ln506_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="0" index="1" bw="8" slack="0"/>
<pin id="1165" dir="0" index="2" bw="8" slack="1"/>
<pin id="1166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506/28 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="zext_ln506_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="8" slack="0"/>
<pin id="1170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506/28 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="zext_ln506_1_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="29" slack="1"/>
<pin id="1174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln506_1/28 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="lshr_ln506_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="29" slack="0"/>
<pin id="1177" dir="0" index="1" bw="8" slack="0"/>
<pin id="1178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln506/28 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="shl_ln506_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="29" slack="0"/>
<pin id="1183" dir="0" index="1" bw="8" slack="0"/>
<pin id="1184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln506/28 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="select_ln506_1_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="1"/>
<pin id="1189" dir="0" index="1" bw="32" slack="0"/>
<pin id="1190" dir="0" index="2" bw="32" slack="0"/>
<pin id="1191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln506_1/28 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="B_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="0"/>
<pin id="1196" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="B/28 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="A_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="7" slack="0"/>
<pin id="1200" dir="0" index="1" bw="32" slack="0"/>
<pin id="1201" dir="0" index="2" bw="6" slack="0"/>
<pin id="1202" dir="0" index="3" bw="6" slack="0"/>
<pin id="1203" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="A/28 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="B_trunc_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="15" slack="0"/>
<pin id="1210" dir="0" index="1" bw="32" slack="0"/>
<pin id="1211" dir="0" index="2" bw="4" slack="0"/>
<pin id="1212" dir="0" index="3" bw="6" slack="0"/>
<pin id="1213" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="B_trunc/28 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="zext_ln69_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="15" slack="1"/>
<pin id="1220" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/29 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="muxLogicI0_to_mul_ln69_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="15" slack="0"/>
<pin id="1223" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln69/29 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="muxLogicI1_to_mul_ln69_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="15" slack="0"/>
<pin id="1227" dir="1" index="1" bw="30" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln69/29 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="mul_ln69_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="15" slack="0"/>
<pin id="1231" dir="0" index="1" bw="15" slack="0"/>
<pin id="1232" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln69/29 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="zext_ln72_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="1"/>
<pin id="1237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/29 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K0_load_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="7" slack="0"/>
<pin id="1246" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K0_load/29 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K1_load_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="7" slack="0"/>
<pin id="1250" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K1_load/29 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_3_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="15" slack="0"/>
<pin id="1254" dir="0" index="1" bw="30" slack="0"/>
<pin id="1255" dir="0" index="2" bw="5" slack="0"/>
<pin id="1256" dir="0" index="3" bw="6" slack="0"/>
<pin id="1257" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/29 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="muxLogicRAMAddr_to_second_order_float_cos_K2_load_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="7" slack="0"/>
<pin id="1264" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_cos_K2_load/29 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K0_load_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="7" slack="0"/>
<pin id="1268" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K0_load/29 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K1_load_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="7" slack="0"/>
<pin id="1272" dir="1" index="1" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K1_load/29 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="muxLogicRAMAddr_to_second_order_float_sin_K2_load_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="7" slack="0"/>
<pin id="1276" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_second_order_float_sin_K2_load/29 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="trunc_ln1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="27" slack="0"/>
<pin id="1280" dir="0" index="1" bw="28" slack="0"/>
<pin id="1281" dir="0" index="2" bw="1" slack="0"/>
<pin id="1282" dir="0" index="3" bw="6" slack="0"/>
<pin id="1283" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/30 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="zext_ln73_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="22" slack="2"/>
<pin id="1290" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/30 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="zext_ln73_1_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="22" slack="0"/>
<pin id="1293" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/30 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="muxLogicI0_to_mul_ln73_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="22" slack="0"/>
<pin id="1297" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln73/30 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="muxLogicI1_to_mul_ln73_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="22" slack="0"/>
<pin id="1301" dir="1" index="1" bw="44" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln73/30 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="mul_ln73_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="22" slack="0"/>
<pin id="1305" dir="0" index="1" bw="22" slack="0"/>
<pin id="1306" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/30 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="tmp_2_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="21" slack="0"/>
<pin id="1311" dir="0" index="1" bw="44" slack="0"/>
<pin id="1312" dir="0" index="2" bw="6" slack="0"/>
<pin id="1313" dir="0" index="3" bw="7" slack="0"/>
<pin id="1314" dir="1" index="4" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/30 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="zext_ln74_1_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="15" slack="1"/>
<pin id="1321" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_1/30 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="zext_ln74_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="14" slack="0"/>
<pin id="1324" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/30 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="muxLogicI0_to_mul_ln74_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="15" slack="0"/>
<pin id="1328" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln74/30 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="muxLogicI1_to_mul_ln74_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="14" slack="0"/>
<pin id="1332" dir="1" index="1" bw="29" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln74/30 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="mul_ln74_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="15" slack="0"/>
<pin id="1336" dir="0" index="1" bw="14" slack="0"/>
<pin id="1337" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/30 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="tmp_4_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="13" slack="0"/>
<pin id="1342" dir="0" index="1" bw="29" slack="0"/>
<pin id="1343" dir="0" index="2" bw="6" slack="0"/>
<pin id="1344" dir="0" index="3" bw="6" slack="0"/>
<pin id="1345" dir="1" index="4" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="zext_ln78_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="22" slack="2"/>
<pin id="1352" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/30 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="sext_ln78_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="21" slack="0"/>
<pin id="1355" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln78/30 "/>
</bind>
</comp>

<comp id="1357" class="1004" name="muxLogicI0_to_mul_ln78_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="22" slack="0"/>
<pin id="1359" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln78/30 "/>
</bind>
</comp>

<comp id="1361" class="1004" name="muxLogicI1_to_mul_ln78_fu_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="21" slack="0"/>
<pin id="1363" dir="1" index="1" bw="43" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln78/30 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="mul_ln78_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="22" slack="0"/>
<pin id="1367" dir="0" index="1" bw="21" slack="0"/>
<pin id="1368" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln78/30 "/>
</bind>
</comp>

<comp id="1371" class="1004" name="trunc_ln2_fu_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="20" slack="0"/>
<pin id="1373" dir="0" index="1" bw="43" slack="0"/>
<pin id="1374" dir="0" index="2" bw="6" slack="0"/>
<pin id="1375" dir="0" index="3" bw="7" slack="0"/>
<pin id="1376" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/30 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="zext_ln79_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="15" slack="1"/>
<pin id="1383" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/30 "/>
</bind>
</comp>

<comp id="1384" class="1004" name="sext_ln79_fu_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="13" slack="0"/>
<pin id="1386" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/30 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="muxLogicI0_to_mul_ln79_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="15" slack="0"/>
<pin id="1390" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln79/30 "/>
</bind>
</comp>

<comp id="1392" class="1004" name="muxLogicI1_to_mul_ln79_fu_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="13" slack="0"/>
<pin id="1394" dir="1" index="1" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln79/30 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="mul_ln79_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="15" slack="0"/>
<pin id="1398" dir="0" index="1" bw="13" slack="0"/>
<pin id="1399" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/30 "/>
</bind>
</comp>

<comp id="1402" class="1004" name="trunc_ln3_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="12" slack="0"/>
<pin id="1404" dir="0" index="1" bw="28" slack="0"/>
<pin id="1405" dir="0" index="2" bw="6" slack="0"/>
<pin id="1406" dir="0" index="3" bw="6" slack="0"/>
<pin id="1407" dir="1" index="4" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/30 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="trunc_ln4_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="28" slack="0"/>
<pin id="1414" dir="0" index="1" bw="29" slack="0"/>
<pin id="1415" dir="0" index="2" bw="1" slack="0"/>
<pin id="1416" dir="0" index="3" bw="6" slack="0"/>
<pin id="1417" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/30 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="zext_ln73_2_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="21" slack="1"/>
<pin id="1424" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/31 "/>
</bind>
</comp>

<comp id="1425" class="1004" name="zext_ln74_2_fu_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="13" slack="1"/>
<pin id="1427" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74_2/31 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="add_ln75_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="27" slack="1"/>
<pin id="1430" dir="0" index="1" bw="13" slack="0"/>
<pin id="1431" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/31 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="add_ln75_1_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="27" slack="0"/>
<pin id="1435" dir="0" index="1" bw="21" slack="0"/>
<pin id="1436" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/31 "/>
</bind>
</comp>

<comp id="1439" class="1004" name="sext_ln80_fu_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="20" slack="1"/>
<pin id="1441" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80/31 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="sext_ln80_1_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="12" slack="1"/>
<pin id="1444" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_1/31 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="add_ln80_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="20" slack="0"/>
<pin id="1447" dir="0" index="1" bw="12" slack="0"/>
<pin id="1448" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/31 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="sext_ln80_2_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="21" slack="0"/>
<pin id="1453" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln80_2/31 "/>
</bind>
</comp>

<comp id="1455" class="1004" name="add_ln80_1_fu_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="21" slack="0"/>
<pin id="1457" dir="0" index="1" bw="28" slack="1"/>
<pin id="1458" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/31 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="zext_ln80_1_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="29" slack="5"/>
<pin id="1462" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/32 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="zext_ln80_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="28" slack="1"/>
<pin id="1466" dir="1" index="1" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/32 "/>
</bind>
</comp>

<comp id="1468" class="1004" name="muxLogicI0_to_mul_ln80_fu_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="29" slack="0"/>
<pin id="1470" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul_ln80/32 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="muxLogicI1_to_mul_ln80_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="28" slack="0"/>
<pin id="1474" dir="1" index="1" bw="57" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul_ln80/32 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="zext_ln75_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="27" slack="2"/>
<pin id="1478" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/33 "/>
</bind>
</comp>

<comp id="1479" class="1004" name="cos_result_fu_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="29" slack="0"/>
<pin id="1481" dir="0" index="1" bw="27" slack="0"/>
<pin id="1482" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="cos_result/33 "/>
</bind>
</comp>

<comp id="1485" class="1004" name="trunc_ln5_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="28" slack="0"/>
<pin id="1487" dir="0" index="1" bw="57" slack="0"/>
<pin id="1488" dir="0" index="2" bw="6" slack="0"/>
<pin id="1489" dir="0" index="3" bw="7" slack="0"/>
<pin id="1490" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/33 "/>
</bind>
</comp>

<comp id="1495" class="1004" name="tmp_5_fu_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="16" slack="0"/>
<pin id="1497" dir="0" index="1" bw="29" slack="0"/>
<pin id="1498" dir="0" index="2" bw="5" slack="0"/>
<pin id="1499" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/33 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="out_bits_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="32" slack="0"/>
<pin id="1505" dir="0" index="1" bw="16" slack="0"/>
<pin id="1506" dir="0" index="2" bw="16" slack="0"/>
<pin id="1507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits/33 "/>
</bind>
</comp>

<comp id="1511" class="1004" name="trunc_ln276_fu_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="29" slack="0"/>
<pin id="1513" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln276/33 "/>
</bind>
</comp>

<comp id="1515" class="1004" name="c_3_fu_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="32" slack="0"/>
<pin id="1517" dir="0" index="1" bw="32" slack="0"/>
<pin id="1518" dir="0" index="2" bw="1" slack="0"/>
<pin id="1519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_3/33 "/>
</bind>
</comp>

<comp id="1523" class="1004" name="trunc_ln281_fu_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="0"/>
<pin id="1525" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281/33 "/>
</bind>
</comp>

<comp id="1527" class="1004" name="tmp_8_fu_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="15" slack="0"/>
<pin id="1529" dir="0" index="1" bw="57" slack="0"/>
<pin id="1530" dir="0" index="2" bw="7" slack="0"/>
<pin id="1531" dir="0" index="3" bw="7" slack="0"/>
<pin id="1532" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/33 "/>
</bind>
</comp>

<comp id="1537" class="1004" name="out_bits_4_fu_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="31" slack="0"/>
<pin id="1539" dir="0" index="1" bw="15" slack="0"/>
<pin id="1540" dir="0" index="2" bw="16" slack="0"/>
<pin id="1541" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_4/33 "/>
</bind>
</comp>

<comp id="1545" class="1004" name="zext_ln273_fu_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="31" slack="0"/>
<pin id="1547" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln273/33 "/>
</bind>
</comp>

<comp id="1549" class="1004" name="tmp_9_fu_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="13" slack="0"/>
<pin id="1551" dir="0" index="1" bw="57" slack="0"/>
<pin id="1552" dir="0" index="2" bw="6" slack="0"/>
<pin id="1553" dir="0" index="3" bw="7" slack="0"/>
<pin id="1554" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/33 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="out_bits_5_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="0" index="1" bw="13" slack="0"/>
<pin id="1562" dir="0" index="2" bw="19" slack="0"/>
<pin id="1563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_5/33 "/>
</bind>
</comp>

<comp id="1567" class="1004" name="c_4_fu_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="32" slack="0"/>
<pin id="1569" dir="0" index="1" bw="31" slack="0"/>
<pin id="1570" dir="0" index="2" bw="1" slack="0"/>
<pin id="1571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_4/33 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="trunc_ln281_2_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="32" slack="0"/>
<pin id="1577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_2/33 "/>
</bind>
</comp>

<comp id="1579" class="1004" name="c_2_fu_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="32" slack="0"/>
<pin id="1581" dir="0" index="1" bw="32" slack="0"/>
<pin id="1582" dir="0" index="2" bw="1" slack="0"/>
<pin id="1583" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_2/33 "/>
</bind>
</comp>

<comp id="1587" class="1004" name="trunc_ln281_3_fu_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="32" slack="0"/>
<pin id="1589" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_3/33 "/>
</bind>
</comp>

<comp id="1591" class="1004" name="trunc_ln6_fu_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="27" slack="0"/>
<pin id="1593" dir="0" index="1" bw="57" slack="0"/>
<pin id="1594" dir="0" index="2" bw="6" slack="0"/>
<pin id="1595" dir="0" index="3" bw="7" slack="0"/>
<pin id="1596" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/33 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="icmp_ln306_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="28" slack="0"/>
<pin id="1603" dir="0" index="1" bw="1" slack="0"/>
<pin id="1604" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/33 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="zext_ln16_1_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="6" slack="33"/>
<pin id="1609" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/34 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="out_bits_3_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="0"/>
<pin id="1620" dir="0" index="1" bw="13" slack="1"/>
<pin id="1621" dir="0" index="2" bw="19" slack="0"/>
<pin id="1622" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_bits_3/34 "/>
</bind>
</comp>

<comp id="1625" class="1004" name="c_1_fu_1625">
<pin_list>
<pin id="1626" dir="0" index="0" bw="32" slack="0"/>
<pin id="1627" dir="0" index="1" bw="32" slack="0"/>
<pin id="1628" dir="0" index="2" bw="1" slack="0"/>
<pin id="1629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="c_1/34 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="trunc_ln281_1_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="32" slack="0"/>
<pin id="1635" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln281_1/34 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="zext_ln291_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="29" slack="1"/>
<pin id="1639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291/34 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="shl_ln291_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="29" slack="0"/>
<pin id="1642" dir="0" index="1" bw="32" slack="1"/>
<pin id="1643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291/34 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="in_shift_1_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="32" slack="0"/>
<pin id="1647" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_1/34 "/>
</bind>
</comp>

<comp id="1649" class="1004" name="icmp_ln292_fu_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="6" slack="1"/>
<pin id="1651" dir="0" index="1" bw="6" slack="0"/>
<pin id="1652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292/34 "/>
</bind>
</comp>

<comp id="1654" class="1004" name="shift_1_fu_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="6" slack="0"/>
<pin id="1656" dir="0" index="1" bw="6" slack="0"/>
<pin id="1657" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_1/34 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="zext_ln291_1_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="28" slack="0"/>
<pin id="1662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_1/34 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="shl_ln291_1_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="28" slack="0"/>
<pin id="1666" dir="0" index="1" bw="32" slack="0"/>
<pin id="1667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_1/34 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="shift_2_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="1" slack="0"/>
<pin id="1672" dir="0" index="1" bw="6" slack="0"/>
<pin id="1673" dir="0" index="2" bw="6" slack="1"/>
<pin id="1674" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_2/34 "/>
</bind>
</comp>

<comp id="1677" class="1004" name="zext_ln287_fu_1677">
<pin_list>
<pin id="1678" dir="0" index="0" bw="6" slack="0"/>
<pin id="1679" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287/34 "/>
</bind>
</comp>

<comp id="1681" class="1004" name="newexp_2_fu_1681">
<pin_list>
<pin id="1682" dir="0" index="0" bw="6" slack="0"/>
<pin id="1683" dir="0" index="1" bw="1" slack="0"/>
<pin id="1684" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="newexp_2/34 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="out_exp_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="7" slack="0"/>
<pin id="1689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_exp/34 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="tmp_6_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="23" slack="0"/>
<pin id="1693" dir="0" index="1" bw="32" slack="0"/>
<pin id="1694" dir="0" index="2" bw="4" slack="0"/>
<pin id="1695" dir="0" index="3" bw="6" slack="0"/>
<pin id="1696" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/34 "/>
</bind>
</comp>

<comp id="1701" class="1004" name="tmp_7_fu_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="23" slack="0"/>
<pin id="1703" dir="0" index="1" bw="32" slack="0"/>
<pin id="1704" dir="0" index="2" bw="4" slack="0"/>
<pin id="1705" dir="0" index="3" bw="6" slack="0"/>
<pin id="1706" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/34 "/>
</bind>
</comp>

<comp id="1711" class="1004" name="significand_fu_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="1" slack="0"/>
<pin id="1713" dir="0" index="1" bw="23" slack="0"/>
<pin id="1714" dir="0" index="2" bw="23" slack="0"/>
<pin id="1715" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="significand/34 "/>
</bind>
</comp>

<comp id="1719" class="1004" name="sext_ln163_fu_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="8" slack="7"/>
<pin id="1721" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln163/34 "/>
</bind>
</comp>

<comp id="1722" class="1004" name="zext_ln291_2_fu_1722">
<pin_list>
<pin id="1723" dir="0" index="0" bw="27" slack="1"/>
<pin id="1724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_2/34 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="shl_ln291_2_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="27" slack="0"/>
<pin id="1727" dir="0" index="1" bw="32" slack="1"/>
<pin id="1728" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_2/34 "/>
</bind>
</comp>

<comp id="1730" class="1004" name="in_shift_2_fu_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="32" slack="0"/>
<pin id="1732" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="in_shift_2/34 "/>
</bind>
</comp>

<comp id="1734" class="1004" name="icmp_ln292_1_fu_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="6" slack="1"/>
<pin id="1736" dir="0" index="1" bw="6" slack="0"/>
<pin id="1737" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln292_1/34 "/>
</bind>
</comp>

<comp id="1739" class="1004" name="shift_4_fu_1739">
<pin_list>
<pin id="1740" dir="0" index="0" bw="6" slack="1"/>
<pin id="1741" dir="0" index="1" bw="6" slack="0"/>
<pin id="1742" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_4/34 "/>
</bind>
</comp>

<comp id="1744" class="1004" name="zext_ln291_3_fu_1744">
<pin_list>
<pin id="1745" dir="0" index="0" bw="28" slack="0"/>
<pin id="1746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln291_3/34 "/>
</bind>
</comp>

<comp id="1748" class="1004" name="shl_ln291_3_fu_1748">
<pin_list>
<pin id="1749" dir="0" index="0" bw="28" slack="0"/>
<pin id="1750" dir="0" index="1" bw="32" slack="1"/>
<pin id="1751" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln291_3/34 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="shift_5_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="0"/>
<pin id="1755" dir="0" index="1" bw="6" slack="0"/>
<pin id="1756" dir="0" index="2" bw="6" slack="1"/>
<pin id="1757" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_5/34 "/>
</bind>
</comp>

<comp id="1760" class="1004" name="zext_ln287_1_fu_1760">
<pin_list>
<pin id="1761" dir="0" index="0" bw="6" slack="0"/>
<pin id="1762" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln287_1/34 "/>
</bind>
</comp>

<comp id="1764" class="1004" name="add_ln300_fu_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="8" slack="0"/>
<pin id="1766" dir="0" index="1" bw="8" slack="0"/>
<pin id="1767" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln300/34 "/>
</bind>
</comp>

<comp id="1770" class="1004" name="newexp_fu_1770">
<pin_list>
<pin id="1771" dir="0" index="0" bw="9" slack="0"/>
<pin id="1772" dir="0" index="1" bw="6" slack="0"/>
<pin id="1773" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/34 "/>
</bind>
</comp>

<comp id="1776" class="1004" name="tmp_20_fu_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="1" slack="0"/>
<pin id="1778" dir="0" index="1" bw="9" slack="0"/>
<pin id="1779" dir="0" index="2" bw="5" slack="0"/>
<pin id="1780" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/34 "/>
</bind>
</comp>

<comp id="1784" class="1004" name="or_ln306_fu_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="1" slack="0"/>
<pin id="1786" dir="0" index="1" bw="1" slack="1"/>
<pin id="1787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln306/34 "/>
</bind>
</comp>

<comp id="1789" class="1004" name="empty_fu_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="9" slack="0"/>
<pin id="1791" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/34 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="tmp_10_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="23" slack="0"/>
<pin id="1795" dir="0" index="1" bw="32" slack="0"/>
<pin id="1796" dir="0" index="2" bw="4" slack="0"/>
<pin id="1797" dir="0" index="3" bw="6" slack="0"/>
<pin id="1798" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/34 "/>
</bind>
</comp>

<comp id="1803" class="1004" name="tmp_11_fu_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="23" slack="0"/>
<pin id="1805" dir="0" index="1" bw="32" slack="0"/>
<pin id="1806" dir="0" index="2" bw="4" slack="0"/>
<pin id="1807" dir="0" index="3" bw="6" slack="0"/>
<pin id="1808" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/34 "/>
</bind>
</comp>

<comp id="1813" class="1004" name="empty_502_fu_1813">
<pin_list>
<pin id="1814" dir="0" index="0" bw="1" slack="0"/>
<pin id="1815" dir="0" index="1" bw="23" slack="0"/>
<pin id="1816" dir="0" index="2" bw="23" slack="0"/>
<pin id="1817" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_502/34 "/>
</bind>
</comp>

<comp id="1821" class="1004" name="index_fu_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="4" slack="0"/>
<pin id="1823" dir="0" index="1" bw="1" slack="11"/>
<pin id="1824" dir="0" index="2" bw="3" slack="8"/>
<pin id="1825" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="index/34 "/>
</bind>
</comp>

<comp id="1827" class="1004" name="sin_results_sign_fu_1827">
<pin_list>
<pin id="1828" dir="0" index="0" bw="1" slack="0"/>
<pin id="1829" dir="0" index="1" bw="4" slack="0"/>
<pin id="1830" dir="0" index="2" bw="1" slack="0"/>
<pin id="1831" dir="0" index="3" bw="4" slack="0"/>
<pin id="1832" dir="0" index="4" bw="1" slack="0"/>
<pin id="1833" dir="0" index="5" bw="4" slack="0"/>
<pin id="1834" dir="0" index="6" bw="1" slack="0"/>
<pin id="1835" dir="0" index="7" bw="4" slack="0"/>
<pin id="1836" dir="0" index="8" bw="1" slack="0"/>
<pin id="1837" dir="0" index="9" bw="4" slack="0"/>
<pin id="1838" dir="0" index="10" bw="1" slack="0"/>
<pin id="1839" dir="0" index="11" bw="4" slack="0"/>
<pin id="1840" dir="0" index="12" bw="1" slack="0"/>
<pin id="1841" dir="0" index="13" bw="4" slack="0"/>
<pin id="1842" dir="0" index="14" bw="1" slack="0"/>
<pin id="1843" dir="0" index="15" bw="4" slack="0"/>
<pin id="1844" dir="0" index="16" bw="1" slack="0"/>
<pin id="1845" dir="0" index="17" bw="4" slack="0"/>
<pin id="1846" dir="0" index="18" bw="1" slack="0"/>
<pin id="1847" dir="0" index="19" bw="4" slack="0"/>
<pin id="1848" dir="0" index="20" bw="1" slack="0"/>
<pin id="1849" dir="0" index="21" bw="4" slack="0"/>
<pin id="1850" dir="0" index="22" bw="1" slack="0"/>
<pin id="1851" dir="0" index="23" bw="4" slack="0"/>
<pin id="1852" dir="0" index="24" bw="1" slack="0"/>
<pin id="1853" dir="0" index="25" bw="4" slack="0"/>
<pin id="1854" dir="0" index="26" bw="1" slack="0"/>
<pin id="1855" dir="0" index="27" bw="4" slack="0"/>
<pin id="1856" dir="0" index="28" bw="1" slack="0"/>
<pin id="1857" dir="0" index="29" bw="4" slack="0"/>
<pin id="1858" dir="0" index="30" bw="1" slack="0"/>
<pin id="1859" dir="0" index="31" bw="4" slack="0"/>
<pin id="1860" dir="0" index="32" bw="1" slack="0"/>
<pin id="1861" dir="0" index="33" bw="1" slack="0"/>
<pin id="1862" dir="0" index="34" bw="4" slack="0"/>
<pin id="1863" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="sin_results_sign/34 "/>
</bind>
</comp>

<comp id="1899" class="1004" name="cos_results_sign_fu_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="1" slack="0"/>
<pin id="1901" dir="0" index="1" bw="4" slack="0"/>
<pin id="1902" dir="0" index="2" bw="1" slack="0"/>
<pin id="1903" dir="0" index="3" bw="4" slack="0"/>
<pin id="1904" dir="0" index="4" bw="1" slack="0"/>
<pin id="1905" dir="0" index="5" bw="4" slack="0"/>
<pin id="1906" dir="0" index="6" bw="1" slack="0"/>
<pin id="1907" dir="0" index="7" bw="4" slack="0"/>
<pin id="1908" dir="0" index="8" bw="1" slack="0"/>
<pin id="1909" dir="0" index="9" bw="4" slack="0"/>
<pin id="1910" dir="0" index="10" bw="1" slack="0"/>
<pin id="1911" dir="0" index="11" bw="4" slack="0"/>
<pin id="1912" dir="0" index="12" bw="1" slack="0"/>
<pin id="1913" dir="0" index="13" bw="4" slack="0"/>
<pin id="1914" dir="0" index="14" bw="1" slack="0"/>
<pin id="1915" dir="0" index="15" bw="4" slack="0"/>
<pin id="1916" dir="0" index="16" bw="1" slack="0"/>
<pin id="1917" dir="0" index="17" bw="4" slack="0"/>
<pin id="1918" dir="0" index="18" bw="1" slack="0"/>
<pin id="1919" dir="0" index="19" bw="4" slack="0"/>
<pin id="1920" dir="0" index="20" bw="1" slack="0"/>
<pin id="1921" dir="0" index="21" bw="4" slack="0"/>
<pin id="1922" dir="0" index="22" bw="1" slack="0"/>
<pin id="1923" dir="0" index="23" bw="4" slack="0"/>
<pin id="1924" dir="0" index="24" bw="1" slack="0"/>
<pin id="1925" dir="0" index="25" bw="4" slack="0"/>
<pin id="1926" dir="0" index="26" bw="1" slack="0"/>
<pin id="1927" dir="0" index="27" bw="4" slack="0"/>
<pin id="1928" dir="0" index="28" bw="1" slack="0"/>
<pin id="1929" dir="0" index="29" bw="4" slack="0"/>
<pin id="1930" dir="0" index="30" bw="1" slack="0"/>
<pin id="1931" dir="0" index="31" bw="4" slack="0"/>
<pin id="1932" dir="0" index="32" bw="1" slack="0"/>
<pin id="1933" dir="0" index="33" bw="1" slack="0"/>
<pin id="1934" dir="0" index="34" bw="4" slack="0"/>
<pin id="1935" dir="1" index="35" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="cos_results_sign/34 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="xor_ln186_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="1" slack="7"/>
<pin id="1973" dir="0" index="1" bw="1" slack="0"/>
<pin id="1974" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln186/34 "/>
</bind>
</comp>

<comp id="1976" class="1004" name="sin_results_sign_1_fu_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="1" slack="0"/>
<pin id="1978" dir="0" index="1" bw="1" slack="0"/>
<pin id="1979" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sin_results_sign_1/34 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="select_ln186_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="1" slack="7"/>
<pin id="1984" dir="0" index="1" bw="1" slack="0"/>
<pin id="1985" dir="0" index="2" bw="1" slack="0"/>
<pin id="1986" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186/34 "/>
</bind>
</comp>

<comp id="1989" class="1004" name="or_ln186_fu_1989">
<pin_list>
<pin id="1990" dir="0" index="0" bw="1" slack="7"/>
<pin id="1991" dir="0" index="1" bw="1" slack="0"/>
<pin id="1992" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln186/34 "/>
</bind>
</comp>

<comp id="1994" class="1004" name="sin_results_exp_fu_1994">
<pin_list>
<pin id="1995" dir="0" index="0" bw="1" slack="0"/>
<pin id="1996" dir="0" index="1" bw="8" slack="0"/>
<pin id="1997" dir="0" index="2" bw="8" slack="0"/>
<pin id="1998" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp/34 "/>
</bind>
</comp>

<comp id="2002" class="1004" name="select_ln186_2_fu_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="1" slack="7"/>
<pin id="2004" dir="0" index="1" bw="1" slack="0"/>
<pin id="2005" dir="0" index="2" bw="1" slack="0"/>
<pin id="2006" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln186_2/34 "/>
</bind>
</comp>

<comp id="2009" class="1004" name="sin_results_sig_fu_2009">
<pin_list>
<pin id="2010" dir="0" index="0" bw="1" slack="0"/>
<pin id="2011" dir="0" index="1" bw="23" slack="0"/>
<pin id="2012" dir="0" index="2" bw="23" slack="0"/>
<pin id="2013" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig/34 "/>
</bind>
</comp>

<comp id="2017" class="1004" name="cos_results_sign_1_fu_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="1" slack="0"/>
<pin id="2019" dir="0" index="1" bw="1" slack="0"/>
<pin id="2020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_1/34 "/>
</bind>
</comp>

<comp id="2023" class="1004" name="sin_results_sign_2_fu_2023">
<pin_list>
<pin id="2024" dir="0" index="0" bw="1" slack="9"/>
<pin id="2025" dir="0" index="1" bw="1" slack="11"/>
<pin id="2026" dir="0" index="2" bw="1" slack="0"/>
<pin id="2027" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sign_2/34 "/>
</bind>
</comp>

<comp id="2029" class="1004" name="sin_results_exp_1_fu_2029">
<pin_list>
<pin id="2030" dir="0" index="0" bw="1" slack="9"/>
<pin id="2031" dir="0" index="1" bw="1" slack="0"/>
<pin id="2032" dir="0" index="2" bw="8" slack="0"/>
<pin id="2033" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_exp_1/34 "/>
</bind>
</comp>

<comp id="2036" class="1004" name="sin_results_sig_1_fu_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="1" slack="9"/>
<pin id="2038" dir="0" index="1" bw="1" slack="0"/>
<pin id="2039" dir="0" index="2" bw="23" slack="0"/>
<pin id="2040" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sin_results_sig_1/34 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="not_and_ln179_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="1" slack="9"/>
<pin id="2045" dir="0" index="1" bw="1" slack="0"/>
<pin id="2046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_and_ln179/34 "/>
</bind>
</comp>

<comp id="2048" class="1004" name="cos_results_sign_2_fu_2048">
<pin_list>
<pin id="2049" dir="0" index="0" bw="1" slack="0"/>
<pin id="2050" dir="0" index="1" bw="1" slack="0"/>
<pin id="2051" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="cos_results_sign_2/34 "/>
</bind>
</comp>

<comp id="2054" class="1004" name="cos_results_exp_3_fu_2054">
<pin_list>
<pin id="2055" dir="0" index="0" bw="1" slack="9"/>
<pin id="2056" dir="0" index="1" bw="8" slack="0"/>
<pin id="2057" dir="0" index="2" bw="1" slack="0"/>
<pin id="2058" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_3/34 "/>
</bind>
</comp>

<comp id="2061" class="1004" name="empty_503_fu_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="1" slack="9"/>
<pin id="2063" dir="0" index="1" bw="1" slack="7"/>
<pin id="2064" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_503/34 "/>
</bind>
</comp>

<comp id="2065" class="1004" name="cos_results_exp_1_fu_2065">
<pin_list>
<pin id="2066" dir="0" index="0" bw="1" slack="0"/>
<pin id="2067" dir="0" index="1" bw="8" slack="0"/>
<pin id="2068" dir="0" index="2" bw="7" slack="0"/>
<pin id="2069" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_exp_1/34 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="cos_results_sig_3_cast_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="1" slack="0"/>
<pin id="2075" dir="0" index="1" bw="1" slack="0"/>
<pin id="2076" dir="0" index="2" bw="1" slack="0"/>
<pin id="2077" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_3_cast/34 "/>
</bind>
</comp>

<comp id="2081" class="1004" name="cos_results_sig_1_fu_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="1" slack="0"/>
<pin id="2083" dir="0" index="1" bw="23" slack="0"/>
<pin id="2084" dir="0" index="2" bw="23" slack="0"/>
<pin id="2085" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cos_results_sig_1/34 "/>
</bind>
</comp>

<comp id="2089" class="1004" name="tmp_12_fu_2089">
<pin_list>
<pin id="2090" dir="0" index="0" bw="1" slack="0"/>
<pin id="2091" dir="0" index="1" bw="3" slack="0"/>
<pin id="2092" dir="0" index="2" bw="1" slack="0"/>
<pin id="2093" dir="0" index="3" bw="3" slack="0"/>
<pin id="2094" dir="0" index="4" bw="1" slack="0"/>
<pin id="2095" dir="0" index="5" bw="3" slack="0"/>
<pin id="2096" dir="0" index="6" bw="1" slack="0"/>
<pin id="2097" dir="0" index="7" bw="3" slack="0"/>
<pin id="2098" dir="0" index="8" bw="1" slack="0"/>
<pin id="2099" dir="0" index="9" bw="3" slack="0"/>
<pin id="2100" dir="0" index="10" bw="1" slack="0"/>
<pin id="2101" dir="0" index="11" bw="3" slack="0"/>
<pin id="2102" dir="0" index="12" bw="1" slack="0"/>
<pin id="2103" dir="0" index="13" bw="3" slack="0"/>
<pin id="2104" dir="0" index="14" bw="1" slack="0"/>
<pin id="2105" dir="0" index="15" bw="3" slack="0"/>
<pin id="2106" dir="0" index="16" bw="1" slack="0"/>
<pin id="2107" dir="0" index="17" bw="1" slack="0"/>
<pin id="2108" dir="0" index="18" bw="3" slack="8"/>
<pin id="2109" dir="1" index="19" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_12/34 "/>
</bind>
</comp>

<comp id="2128" class="1004" name="muxLogicRAMAddr_to_in_1_load_fu_2128">
<pin_list>
<pin id="2129" dir="0" index="0" bw="6" slack="0"/>
<pin id="2130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_1_load/34 "/>
</bind>
</comp>

<comp id="2132" class="1004" name="muxLogicRAMAddr_to_in_3_load_fu_2132">
<pin_list>
<pin id="2133" dir="0" index="0" bw="6" slack="0"/>
<pin id="2134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_3_load/34 "/>
</bind>
</comp>

<comp id="2136" class="1004" name="muxLogicRAMAddr_to_in_5_load_fu_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="6" slack="0"/>
<pin id="2138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_5_load/34 "/>
</bind>
</comp>

<comp id="2140" class="1004" name="muxLogicRAMAddr_to_in_7_load_fu_2140">
<pin_list>
<pin id="2141" dir="0" index="0" bw="6" slack="0"/>
<pin id="2142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_7_load/34 "/>
</bind>
</comp>

<comp id="2144" class="1004" name="muxLogicRAMAddr_to_in_9_load_fu_2144">
<pin_list>
<pin id="2145" dir="0" index="0" bw="6" slack="0"/>
<pin id="2146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_9_load/34 "/>
</bind>
</comp>

<comp id="2148" class="1004" name="muxLogicRAMAddr_to_in_11_load_fu_2148">
<pin_list>
<pin id="2149" dir="0" index="0" bw="6" slack="0"/>
<pin id="2150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_11_load/34 "/>
</bind>
</comp>

<comp id="2152" class="1004" name="muxLogicRAMAddr_to_in_13_load_fu_2152">
<pin_list>
<pin id="2153" dir="0" index="0" bw="6" slack="0"/>
<pin id="2154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_13_load/34 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="muxLogicRAMAddr_to_in_15_load_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="6" slack="0"/>
<pin id="2158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_15_load/34 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="t_3_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="32" slack="0"/>
<pin id="2162" dir="0" index="1" bw="1" slack="1"/>
<pin id="2163" dir="0" index="2" bw="8" slack="1"/>
<pin id="2164" dir="0" index="3" bw="23" slack="1"/>
<pin id="2165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_3/35 "/>
</bind>
</comp>

<comp id="2167" class="1004" name="t_4_fu_2167">
<pin_list>
<pin id="2168" dir="0" index="0" bw="32" slack="0"/>
<pin id="2169" dir="0" index="1" bw="1" slack="1"/>
<pin id="2170" dir="0" index="2" bw="8" slack="1"/>
<pin id="2171" dir="0" index="3" bw="23" slack="1"/>
<pin id="2172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_4/35 "/>
</bind>
</comp>

<comp id="2174" class="1004" name="s_out_fu_2174">
<pin_list>
<pin id="2175" dir="0" index="0" bw="32" slack="0"/>
<pin id="2176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s_out/35 "/>
</bind>
</comp>

<comp id="2178" class="1004" name="c_out_fu_2178">
<pin_list>
<pin id="2179" dir="0" index="0" bw="32" slack="0"/>
<pin id="2180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_out/35 "/>
</bind>
</comp>

<comp id="2182" class="1004" name="s_out_2_fu_2182">
<pin_list>
<pin id="2183" dir="0" index="0" bw="1" slack="1"/>
<pin id="2184" dir="0" index="1" bw="32" slack="0"/>
<pin id="2185" dir="0" index="2" bw="32" slack="0"/>
<pin id="2186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_out_2/35 "/>
</bind>
</comp>

<comp id="2189" class="1004" name="c_out_2_fu_2189">
<pin_list>
<pin id="2190" dir="0" index="0" bw="1" slack="1"/>
<pin id="2191" dir="0" index="1" bw="32" slack="0"/>
<pin id="2192" dir="0" index="2" bw="32" slack="0"/>
<pin id="2193" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_out_2/35 "/>
</bind>
</comp>

<comp id="2196" class="1004" name="muxLogicRAMAddr_to_in_0_load_fu_2196">
<pin_list>
<pin id="2197" dir="0" index="0" bw="6" slack="0"/>
<pin id="2198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_0_load/35 "/>
</bind>
</comp>

<comp id="2200" class="1004" name="muxLogicRAMAddr_to_in_2_load_fu_2200">
<pin_list>
<pin id="2201" dir="0" index="0" bw="6" slack="0"/>
<pin id="2202" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_2_load/35 "/>
</bind>
</comp>

<comp id="2204" class="1004" name="muxLogicRAMAddr_to_in_4_load_fu_2204">
<pin_list>
<pin id="2205" dir="0" index="0" bw="6" slack="0"/>
<pin id="2206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_4_load/35 "/>
</bind>
</comp>

<comp id="2208" class="1004" name="muxLogicRAMAddr_to_in_6_load_fu_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="6" slack="0"/>
<pin id="2210" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_6_load/35 "/>
</bind>
</comp>

<comp id="2212" class="1004" name="muxLogicRAMAddr_to_in_8_load_fu_2212">
<pin_list>
<pin id="2213" dir="0" index="0" bw="6" slack="0"/>
<pin id="2214" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_8_load/35 "/>
</bind>
</comp>

<comp id="2216" class="1004" name="muxLogicRAMAddr_to_in_10_load_fu_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="6" slack="0"/>
<pin id="2218" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_10_load/35 "/>
</bind>
</comp>

<comp id="2220" class="1004" name="muxLogicRAMAddr_to_in_12_load_fu_2220">
<pin_list>
<pin id="2221" dir="0" index="0" bw="6" slack="0"/>
<pin id="2222" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_12_load/35 "/>
</bind>
</comp>

<comp id="2224" class="1004" name="muxLogicRAMAddr_to_in_14_load_fu_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="6" slack="0"/>
<pin id="2226" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_in_14_load/35 "/>
</bind>
</comp>

<comp id="2228" class="1004" name="tmp_14_fu_2228">
<pin_list>
<pin id="2229" dir="0" index="0" bw="32" slack="0"/>
<pin id="2230" dir="0" index="1" bw="4" slack="0"/>
<pin id="2231" dir="0" index="2" bw="32" slack="0"/>
<pin id="2232" dir="0" index="3" bw="4" slack="0"/>
<pin id="2233" dir="0" index="4" bw="32" slack="0"/>
<pin id="2234" dir="0" index="5" bw="4" slack="0"/>
<pin id="2235" dir="0" index="6" bw="32" slack="0"/>
<pin id="2236" dir="0" index="7" bw="4" slack="0"/>
<pin id="2237" dir="0" index="8" bw="32" slack="0"/>
<pin id="2238" dir="0" index="9" bw="4" slack="0"/>
<pin id="2239" dir="0" index="10" bw="32" slack="0"/>
<pin id="2240" dir="0" index="11" bw="4" slack="0"/>
<pin id="2241" dir="0" index="12" bw="32" slack="0"/>
<pin id="2242" dir="0" index="13" bw="4" slack="0"/>
<pin id="2243" dir="0" index="14" bw="32" slack="0"/>
<pin id="2244" dir="0" index="15" bw="4" slack="0"/>
<pin id="2245" dir="0" index="16" bw="32" slack="0"/>
<pin id="2246" dir="0" index="17" bw="32" slack="0"/>
<pin id="2247" dir="0" index="18" bw="4" slack="34"/>
<pin id="2248" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_14/35 "/>
</bind>
</comp>

<comp id="2267" class="1004" name="muxLogicI0_to_mul7_fu_2267">
<pin_list>
<pin id="2268" dir="0" index="0" bw="32" slack="0"/>
<pin id="2269" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul7/35 "/>
</bind>
</comp>

<comp id="2271" class="1004" name="muxLogicI1_to_mul7_fu_2271">
<pin_list>
<pin id="2272" dir="0" index="0" bw="32" slack="0"/>
<pin id="2273" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul7/35 "/>
</bind>
</comp>

<comp id="2275" class="1004" name="muxLogicI0_to_mul5_fu_2275">
<pin_list>
<pin id="2276" dir="0" index="0" bw="32" slack="0"/>
<pin id="2277" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul5/35 "/>
</bind>
</comp>

<comp id="2279" class="1004" name="muxLogicI1_to_mul5_fu_2279">
<pin_list>
<pin id="2280" dir="0" index="0" bw="32" slack="0"/>
<pin id="2281" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul5/35 "/>
</bind>
</comp>

<comp id="2283" class="1004" name="tmp_13_fu_2283">
<pin_list>
<pin id="2284" dir="0" index="0" bw="32" slack="0"/>
<pin id="2285" dir="0" index="1" bw="4" slack="0"/>
<pin id="2286" dir="0" index="2" bw="32" slack="0"/>
<pin id="2287" dir="0" index="3" bw="4" slack="0"/>
<pin id="2288" dir="0" index="4" bw="32" slack="0"/>
<pin id="2289" dir="0" index="5" bw="4" slack="0"/>
<pin id="2290" dir="0" index="6" bw="32" slack="0"/>
<pin id="2291" dir="0" index="7" bw="4" slack="0"/>
<pin id="2292" dir="0" index="8" bw="32" slack="0"/>
<pin id="2293" dir="0" index="9" bw="4" slack="0"/>
<pin id="2294" dir="0" index="10" bw="32" slack="0"/>
<pin id="2295" dir="0" index="11" bw="4" slack="0"/>
<pin id="2296" dir="0" index="12" bw="32" slack="0"/>
<pin id="2297" dir="0" index="13" bw="4" slack="0"/>
<pin id="2298" dir="0" index="14" bw="32" slack="0"/>
<pin id="2299" dir="0" index="15" bw="4" slack="0"/>
<pin id="2300" dir="0" index="16" bw="32" slack="0"/>
<pin id="2301" dir="0" index="17" bw="32" slack="0"/>
<pin id="2302" dir="0" index="18" bw="4" slack="35"/>
<pin id="2303" dir="1" index="19" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_13/36 "/>
</bind>
</comp>

<comp id="2322" class="1004" name="muxLogicI0_to_sub_fu_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="32" slack="1"/>
<pin id="2324" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_sub/37 "/>
</bind>
</comp>

<comp id="2325" class="1004" name="muxLogicI1_to_sub_fu_2325">
<pin_list>
<pin id="2326" dir="0" index="0" bw="32" slack="2"/>
<pin id="2327" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_sub/37 "/>
</bind>
</comp>

<comp id="2328" class="1004" name="muxLogicI2_to_sub_fu_2328">
<pin_list>
<pin id="2329" dir="0" index="0" bw="32" slack="1"/>
<pin id="2330" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_sub/37 "/>
</bind>
</comp>

<comp id="2331" class="1004" name="muxLogicI0_to_add_fu_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="32" slack="1"/>
<pin id="2333" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_add/37 "/>
</bind>
</comp>

<comp id="2334" class="1004" name="muxLogicI1_to_add_fu_2334">
<pin_list>
<pin id="2335" dir="0" index="0" bw="32" slack="2"/>
<pin id="2336" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_add/37 "/>
</bind>
</comp>

<comp id="2337" class="1004" name="muxLogicI2_to_add_fu_2337">
<pin_list>
<pin id="2338" dir="0" index="0" bw="32" slack="1"/>
<pin id="2339" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI2_to_add/37 "/>
</bind>
</comp>

<comp id="2340" class="1004" name="zext_ln16_fu_2340">
<pin_list>
<pin id="2341" dir="0" index="0" bw="7" slack="37"/>
<pin id="2342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/38 "/>
</bind>
</comp>

<comp id="2351" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="7" slack="0"/>
<pin id="2353" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2355" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="7" slack="0"/>
<pin id="2357" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2359" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2359">
<pin_list>
<pin id="2360" dir="0" index="0" bw="7" slack="0"/>
<pin id="2361" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2363" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2363">
<pin_list>
<pin id="2364" dir="0" index="0" bw="7" slack="0"/>
<pin id="2365" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2367" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="7" slack="0"/>
<pin id="2369" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2371" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2371">
<pin_list>
<pin id="2372" dir="0" index="0" bw="7" slack="0"/>
<pin id="2373" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2375" class="1004" name="muxLogicRAMAddr_to_store_ln22_fu_2375">
<pin_list>
<pin id="2376" dir="0" index="0" bw="7" slack="0"/>
<pin id="2377" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln22/38 "/>
</bind>
</comp>

<comp id="2379" class="1004" name="muxLogicRAMAddr_to_store_ln23_fu_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="7" slack="0"/>
<pin id="2381" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln23/38 "/>
</bind>
</comp>

<comp id="2383" class="1005" name="i183_reg_2383">
<pin_list>
<pin id="2384" dir="0" index="0" bw="10" slack="0"/>
<pin id="2385" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i183 "/>
</bind>
</comp>

<comp id="2390" class="1005" name="conv_read_reg_2390">
<pin_list>
<pin id="2391" dir="0" index="0" bw="32" slack="20"/>
<pin id="2392" dir="1" index="1" bw="32" slack="20"/>
</pin_list>
<bind>
<opset="conv_read "/>
</bind>
</comp>

<comp id="2396" class="1005" name="trunc_ln16_reg_2396">
<pin_list>
<pin id="2397" dir="0" index="0" bw="4" slack="33"/>
<pin id="2398" dir="1" index="1" bw="4" slack="34"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="2402" class="1005" name="trunc_ln16_1_reg_2402">
<pin_list>
<pin id="2403" dir="0" index="0" bw="3" slack="37"/>
<pin id="2404" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln16_1 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="lshr_ln_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="7" slack="37"/>
<pin id="2408" dir="1" index="1" bw="7" slack="37"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="2411" class="1005" name="lshr_ln16_2_reg_2411">
<pin_list>
<pin id="2412" dir="0" index="0" bw="6" slack="33"/>
<pin id="2413" dir="1" index="1" bw="6" slack="33"/>
</pin_list>
<bind>
<opset="lshr_ln16_2 "/>
</bind>
</comp>

<comp id="2416" class="1005" name="head_dim_reg_2416">
<pin_list>
<pin id="2417" dir="0" index="0" bw="6" slack="1"/>
<pin id="2418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="head_dim "/>
</bind>
</comp>

<comp id="2421" class="1005" name="icmp_ln16_reg_2421">
<pin_list>
<pin id="2422" dir="0" index="0" bw="1" slack="37"/>
<pin id="2423" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="2425" class="1005" name="zext_ln18_reg_2425">
<pin_list>
<pin id="2426" dir="0" index="0" bw="32" slack="1"/>
<pin id="2427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="2430" class="1005" name="conv1_reg_2430">
<pin_list>
<pin id="2431" dir="0" index="0" bw="32" slack="1"/>
<pin id="2432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="2435" class="1005" name="mul_reg_2435">
<pin_list>
<pin id="2436" dir="0" index="0" bw="32" slack="1"/>
<pin id="2437" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="2441" class="1005" name="y_assign_reg_2441">
<pin_list>
<pin id="2442" dir="0" index="0" bw="32" slack="1"/>
<pin id="2443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_assign "/>
</bind>
</comp>

<comp id="2446" class="1005" name="tmp_reg_2446">
<pin_list>
<pin id="2447" dir="0" index="0" bw="32" slack="1"/>
<pin id="2448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="2452" class="1005" name="val_reg_2452">
<pin_list>
<pin id="2453" dir="0" index="0" bw="32" slack="1"/>
<pin id="2454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="2457" class="1005" name="din_sign_reg_2457">
<pin_list>
<pin id="2458" dir="0" index="0" bw="1" slack="11"/>
<pin id="2459" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="din_sign "/>
</bind>
</comp>

<comp id="2463" class="1005" name="din_exp_reg_2463">
<pin_list>
<pin id="2464" dir="0" index="0" bw="8" slack="2"/>
<pin id="2465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="din_exp "/>
</bind>
</comp>

<comp id="2470" class="1005" name="din_sig_reg_2470">
<pin_list>
<pin id="2471" dir="0" index="0" bw="23" slack="2"/>
<pin id="2472" dir="1" index="1" bw="23" slack="2"/>
</pin_list>
<bind>
<opset="din_sig "/>
</bind>
</comp>

<comp id="2476" class="1005" name="closepath_reg_2476">
<pin_list>
<pin id="2477" dir="0" index="0" bw="1" slack="3"/>
<pin id="2478" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="closepath "/>
</bind>
</comp>

<comp id="2482" class="1005" name="ref_4oPi_table_100_addr_reg_2482">
<pin_list>
<pin id="2483" dir="0" index="0" bw="4" slack="1"/>
<pin id="2484" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ref_4oPi_table_100_addr "/>
</bind>
</comp>

<comp id="2487" class="1005" name="trunc_ln379_reg_2487">
<pin_list>
<pin id="2488" dir="0" index="0" bw="4" slack="1"/>
<pin id="2489" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln379 "/>
</bind>
</comp>

<comp id="2492" class="1005" name="Med_reg_2492">
<pin_list>
<pin id="2493" dir="0" index="0" bw="80" slack="1"/>
<pin id="2494" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="Med "/>
</bind>
</comp>

<comp id="2498" class="1005" name="zext_ln468_reg_2498">
<pin_list>
<pin id="2499" dir="0" index="0" bw="80" slack="1"/>
<pin id="2500" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln468 "/>
</bind>
</comp>

<comp id="2503" class="1005" name="and_ln179_reg_2503">
<pin_list>
<pin id="2504" dir="0" index="0" bw="1" slack="8"/>
<pin id="2505" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="and_ln179 "/>
</bind>
</comp>

<comp id="2513" class="1005" name="k_reg_2513">
<pin_list>
<pin id="2514" dir="0" index="0" bw="3" slack="8"/>
<pin id="2515" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2519" class="1005" name="Mx_bits_3_reg_2519">
<pin_list>
<pin id="2520" dir="0" index="0" bw="58" slack="1"/>
<pin id="2521" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="Mx_bits_3 "/>
</bind>
</comp>

<comp id="2524" class="1005" name="tmp_s_reg_2524">
<pin_list>
<pin id="2525" dir="0" index="0" bw="29" slack="1"/>
<pin id="2526" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="2529" class="1005" name="Ex_1_reg_2529">
<pin_list>
<pin id="2530" dir="0" index="0" bw="8" slack="1"/>
<pin id="2531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Ex_1 "/>
</bind>
</comp>

<comp id="2536" class="1005" name="tmp_19_reg_2536">
<pin_list>
<pin id="2537" dir="0" index="0" bw="1" slack="1"/>
<pin id="2538" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="2542" class="1005" name="tmp_1_reg_2542">
<pin_list>
<pin id="2543" dir="0" index="0" bw="29" slack="1"/>
<pin id="2544" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="icmp_ln186_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="1" slack="7"/>
<pin id="2550" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln186 "/>
</bind>
</comp>

<comp id="2557" class="1005" name="B_reg_2557">
<pin_list>
<pin id="2558" dir="0" index="0" bw="22" slack="2"/>
<pin id="2559" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="2563" class="1005" name="A_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="7" slack="1"/>
<pin id="2565" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="2568" class="1005" name="B_trunc_reg_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="15" slack="1"/>
<pin id="2570" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="B_trunc "/>
</bind>
</comp>

<comp id="2573" class="1005" name="second_order_float_cos_K0_addr_reg_2573">
<pin_list>
<pin id="2574" dir="0" index="0" bw="7" slack="1"/>
<pin id="2575" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K0_addr "/>
</bind>
</comp>

<comp id="2578" class="1005" name="second_order_float_cos_K1_addr_reg_2578">
<pin_list>
<pin id="2579" dir="0" index="0" bw="7" slack="1"/>
<pin id="2580" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K1_addr "/>
</bind>
</comp>

<comp id="2583" class="1005" name="tmp_3_reg_2583">
<pin_list>
<pin id="2584" dir="0" index="0" bw="15" slack="1"/>
<pin id="2585" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="2589" class="1005" name="second_order_float_cos_K2_addr_reg_2589">
<pin_list>
<pin id="2590" dir="0" index="0" bw="7" slack="1"/>
<pin id="2591" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_cos_K2_addr "/>
</bind>
</comp>

<comp id="2594" class="1005" name="second_order_float_sin_K0_addr_reg_2594">
<pin_list>
<pin id="2595" dir="0" index="0" bw="7" slack="1"/>
<pin id="2596" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K0_addr "/>
</bind>
</comp>

<comp id="2599" class="1005" name="second_order_float_sin_K1_addr_reg_2599">
<pin_list>
<pin id="2600" dir="0" index="0" bw="7" slack="1"/>
<pin id="2601" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K1_addr "/>
</bind>
</comp>

<comp id="2604" class="1005" name="second_order_float_sin_K2_addr_reg_2604">
<pin_list>
<pin id="2605" dir="0" index="0" bw="7" slack="1"/>
<pin id="2606" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="second_order_float_sin_K2_addr "/>
</bind>
</comp>

<comp id="2609" class="1005" name="trunc_ln1_reg_2609">
<pin_list>
<pin id="2610" dir="0" index="0" bw="27" slack="1"/>
<pin id="2611" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="2614" class="1005" name="tmp_2_reg_2614">
<pin_list>
<pin id="2615" dir="0" index="0" bw="21" slack="1"/>
<pin id="2616" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="2619" class="1005" name="tmp_4_reg_2619">
<pin_list>
<pin id="2620" dir="0" index="0" bw="13" slack="1"/>
<pin id="2621" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="2624" class="1005" name="trunc_ln2_reg_2624">
<pin_list>
<pin id="2625" dir="0" index="0" bw="20" slack="1"/>
<pin id="2626" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="2629" class="1005" name="trunc_ln3_reg_2629">
<pin_list>
<pin id="2630" dir="0" index="0" bw="12" slack="1"/>
<pin id="2631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="2634" class="1005" name="trunc_ln4_reg_2634">
<pin_list>
<pin id="2635" dir="0" index="0" bw="28" slack="1"/>
<pin id="2636" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="2639" class="1005" name="add_ln75_1_reg_2639">
<pin_list>
<pin id="2640" dir="0" index="0" bw="27" slack="2"/>
<pin id="2641" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="2644" class="1005" name="add_ln80_1_reg_2644">
<pin_list>
<pin id="2645" dir="0" index="0" bw="28" slack="1"/>
<pin id="2646" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80_1 "/>
</bind>
</comp>

<comp id="2649" class="1005" name="zext_ln80_1_reg_2649">
<pin_list>
<pin id="2650" dir="0" index="0" bw="57" slack="1"/>
<pin id="2651" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80_1 "/>
</bind>
</comp>

<comp id="2654" class="1005" name="zext_ln80_reg_2654">
<pin_list>
<pin id="2655" dir="0" index="0" bw="57" slack="1"/>
<pin id="2656" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln80 "/>
</bind>
</comp>

<comp id="2659" class="1005" name="cos_result_reg_2659">
<pin_list>
<pin id="2660" dir="0" index="0" bw="29" slack="1"/>
<pin id="2661" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="cos_result "/>
</bind>
</comp>

<comp id="2664" class="1005" name="trunc_ln276_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="13" slack="1"/>
<pin id="2666" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln276 "/>
</bind>
</comp>

<comp id="2669" class="1005" name="c_3_reg_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="32" slack="1"/>
<pin id="2671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="trunc_ln281_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="6" slack="1"/>
<pin id="2676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281 "/>
</bind>
</comp>

<comp id="2680" class="1005" name="c_4_reg_2680">
<pin_list>
<pin id="2681" dir="0" index="0" bw="32" slack="1"/>
<pin id="2682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_4 "/>
</bind>
</comp>

<comp id="2685" class="1005" name="trunc_ln281_2_reg_2685">
<pin_list>
<pin id="2686" dir="0" index="0" bw="6" slack="1"/>
<pin id="2687" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_2 "/>
</bind>
</comp>

<comp id="2691" class="1005" name="c_2_reg_2691">
<pin_list>
<pin id="2692" dir="0" index="0" bw="32" slack="1"/>
<pin id="2693" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="2696" class="1005" name="trunc_ln281_3_reg_2696">
<pin_list>
<pin id="2697" dir="0" index="0" bw="6" slack="1"/>
<pin id="2698" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln281_3 "/>
</bind>
</comp>

<comp id="2701" class="1005" name="trunc_ln6_reg_2701">
<pin_list>
<pin id="2702" dir="0" index="0" bw="27" slack="1"/>
<pin id="2703" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="2706" class="1005" name="icmp_ln306_reg_2706">
<pin_list>
<pin id="2707" dir="0" index="0" bw="1" slack="1"/>
<pin id="2708" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln306 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="zext_ln16_1_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="64" slack="1"/>
<pin id="2713" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16_1 "/>
</bind>
</comp>

<comp id="2723" class="1005" name="sin_results_sign_2_reg_2723">
<pin_list>
<pin id="2724" dir="0" index="0" bw="1" slack="1"/>
<pin id="2725" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sign_2 "/>
</bind>
</comp>

<comp id="2728" class="1005" name="sin_results_exp_1_reg_2728">
<pin_list>
<pin id="2729" dir="0" index="0" bw="8" slack="1"/>
<pin id="2730" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_exp_1 "/>
</bind>
</comp>

<comp id="2733" class="1005" name="sin_results_sig_1_reg_2733">
<pin_list>
<pin id="2734" dir="0" index="0" bw="23" slack="1"/>
<pin id="2735" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sin_results_sig_1 "/>
</bind>
</comp>

<comp id="2738" class="1005" name="cos_results_sign_2_reg_2738">
<pin_list>
<pin id="2739" dir="0" index="0" bw="1" slack="1"/>
<pin id="2740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sign_2 "/>
</bind>
</comp>

<comp id="2743" class="1005" name="cos_results_exp_1_reg_2743">
<pin_list>
<pin id="2744" dir="0" index="0" bw="8" slack="1"/>
<pin id="2745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_exp_1 "/>
</bind>
</comp>

<comp id="2748" class="1005" name="cos_results_sig_1_reg_2748">
<pin_list>
<pin id="2749" dir="0" index="0" bw="23" slack="1"/>
<pin id="2750" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="cos_results_sig_1 "/>
</bind>
</comp>

<comp id="2753" class="1005" name="tmp_12_reg_2753">
<pin_list>
<pin id="2754" dir="0" index="0" bw="1" slack="1"/>
<pin id="2755" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="2759" class="1005" name="in_1_addr_reg_2759">
<pin_list>
<pin id="2760" dir="0" index="0" bw="6" slack="1"/>
<pin id="2761" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="2764" class="1005" name="in_3_addr_reg_2764">
<pin_list>
<pin id="2765" dir="0" index="0" bw="6" slack="1"/>
<pin id="2766" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_3_addr "/>
</bind>
</comp>

<comp id="2769" class="1005" name="in_5_addr_reg_2769">
<pin_list>
<pin id="2770" dir="0" index="0" bw="6" slack="1"/>
<pin id="2771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_5_addr "/>
</bind>
</comp>

<comp id="2774" class="1005" name="in_7_addr_reg_2774">
<pin_list>
<pin id="2775" dir="0" index="0" bw="6" slack="1"/>
<pin id="2776" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_7_addr "/>
</bind>
</comp>

<comp id="2779" class="1005" name="in_9_addr_reg_2779">
<pin_list>
<pin id="2780" dir="0" index="0" bw="6" slack="1"/>
<pin id="2781" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_9_addr "/>
</bind>
</comp>

<comp id="2784" class="1005" name="in_11_addr_reg_2784">
<pin_list>
<pin id="2785" dir="0" index="0" bw="6" slack="1"/>
<pin id="2786" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_11_addr "/>
</bind>
</comp>

<comp id="2789" class="1005" name="in_13_addr_reg_2789">
<pin_list>
<pin id="2790" dir="0" index="0" bw="6" slack="1"/>
<pin id="2791" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_13_addr "/>
</bind>
</comp>

<comp id="2794" class="1005" name="in_15_addr_reg_2794">
<pin_list>
<pin id="2795" dir="0" index="0" bw="6" slack="1"/>
<pin id="2796" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_15_addr "/>
</bind>
</comp>

<comp id="2799" class="1005" name="s_out_2_reg_2799">
<pin_list>
<pin id="2800" dir="0" index="0" bw="32" slack="1"/>
<pin id="2801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_out_2 "/>
</bind>
</comp>

<comp id="2806" class="1005" name="c_out_2_reg_2806">
<pin_list>
<pin id="2807" dir="0" index="0" bw="32" slack="1"/>
<pin id="2808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_out_2 "/>
</bind>
</comp>

<comp id="2813" class="1005" name="in_0_addr_reg_2813">
<pin_list>
<pin id="2814" dir="0" index="0" bw="6" slack="1"/>
<pin id="2815" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="2818" class="1005" name="in_2_addr_reg_2818">
<pin_list>
<pin id="2819" dir="0" index="0" bw="6" slack="1"/>
<pin id="2820" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_2_addr "/>
</bind>
</comp>

<comp id="2823" class="1005" name="in_4_addr_reg_2823">
<pin_list>
<pin id="2824" dir="0" index="0" bw="6" slack="1"/>
<pin id="2825" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_4_addr "/>
</bind>
</comp>

<comp id="2828" class="1005" name="in_6_addr_reg_2828">
<pin_list>
<pin id="2829" dir="0" index="0" bw="6" slack="1"/>
<pin id="2830" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_6_addr "/>
</bind>
</comp>

<comp id="2833" class="1005" name="in_8_addr_reg_2833">
<pin_list>
<pin id="2834" dir="0" index="0" bw="6" slack="1"/>
<pin id="2835" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_8_addr "/>
</bind>
</comp>

<comp id="2838" class="1005" name="in_10_addr_reg_2838">
<pin_list>
<pin id="2839" dir="0" index="0" bw="6" slack="1"/>
<pin id="2840" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_10_addr "/>
</bind>
</comp>

<comp id="2843" class="1005" name="in_12_addr_reg_2843">
<pin_list>
<pin id="2844" dir="0" index="0" bw="6" slack="1"/>
<pin id="2845" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_12_addr "/>
</bind>
</comp>

<comp id="2848" class="1005" name="in_14_addr_reg_2848">
<pin_list>
<pin id="2849" dir="0" index="0" bw="6" slack="1"/>
<pin id="2850" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="in_14_addr "/>
</bind>
</comp>

<comp id="2853" class="1005" name="tmp_14_reg_2853">
<pin_list>
<pin id="2854" dir="0" index="0" bw="32" slack="1"/>
<pin id="2855" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="2859" class="1005" name="tmp_13_reg_2859">
<pin_list>
<pin id="2860" dir="0" index="0" bw="32" slack="1"/>
<pin id="2861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="2867" class="1005" name="mul7_reg_2867">
<pin_list>
<pin id="2868" dir="0" index="0" bw="32" slack="1"/>
<pin id="2869" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="2873" class="1005" name="mul5_reg_2873">
<pin_list>
<pin id="2874" dir="0" index="0" bw="32" slack="1"/>
<pin id="2875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="339"><net_src comp="68" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="78" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="16" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="126" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="56" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="126" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="58" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="126" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="372" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="126" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="62" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="126" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="398" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="126" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="126" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="424" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="126" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="449"><net_src comp="36" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="126" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="38" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="126" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="40" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="126" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="42" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="126" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="44" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="126" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="126" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="48" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="126" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="498"><net_src comp="437" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="504"><net_src comp="444" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="451" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="516"><net_src comp="458" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="522"><net_src comp="465" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="528"><net_src comp="472" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="479" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="540"><net_src comp="486" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="18" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="126" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="20" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="126" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="560"><net_src comp="22" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="126" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="24" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="126" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="26" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="126" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="581"><net_src comp="28" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="126" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="588"><net_src comp="30" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="126" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="595"><net_src comp="32" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="596"><net_src comp="126" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="602"><net_src comp="541" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="608"><net_src comp="548" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="555" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="620"><net_src comp="562" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="626"><net_src comp="569" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="632"><net_src comp="576" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="583" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="644"><net_src comp="590" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="650"><net_src comp="14" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="126" pin="0"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="10" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="126" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="664"><net_src comp="6" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="126" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="671"><net_src comp="2" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="126" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="12" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="126" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="685"><net_src comp="8" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="126" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="692"><net_src comp="4" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="126" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="699"><net_src comp="0" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="126" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="706"><net_src comp="659" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="712"><net_src comp="687" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="718"><net_src comp="652" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="724"><net_src comp="680" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="730"><net_src comp="645" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="736"><net_src comp="673" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="742"><net_src comp="666" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="748"><net_src comp="694" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="755"><net_src comp="106" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="50" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="757"><net_src comp="52" pin="0"/><net_sink comp="749" pin=3"/></net>

<net id="762"><net_src comp="102" pin="0"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="104" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="789"><net_src comp="783" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="790"><net_src comp="783" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="791"><net_src comp="783" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="792"><net_src comp="783" pin="4"/><net_sink comp="743" pin=1"/></net>

<net id="793"><net_src comp="318" pin="0"/><net_sink comp="783" pin=0"/></net>

<net id="800"><net_src comp="794" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="801"><net_src comp="794" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="802"><net_src comp="794" pin="4"/><net_sink comp="725" pin=1"/></net>

<net id="803"><net_src comp="794" pin="4"/><net_sink comp="737" pin=1"/></net>

<net id="804"><net_src comp="316" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="816"><net_src comp="794" pin="4"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="783" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="80" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="826" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="843"><net_src comp="82" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="826" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="84" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="86" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="88" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="826" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="90" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="86" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="860"><net_src comp="826" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="867"><net_src comp="833" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="92" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="94" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="96" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="875"><net_src comp="826" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="98" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="871" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="100" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="871" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="891"><net_src comp="888" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="899"><net_src comp="780" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="903"><net_src comp="102" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="910"><net_src comp="104" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="925"><net_src comp="108" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="917" pin="1"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="110" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="112" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="917" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="114" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="939"><net_src comp="917" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="928" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="116" pin="0"/><net_sink comp="940" pin=1"/></net>

<net id="950"><net_src comp="928" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="951"><net_src comp="118" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="957"><net_src comp="940" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="120" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="946" pin="2"/><net_sink comp="952" pin=2"/></net>

<net id="966"><net_src comp="122" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="952" pin="3"/><net_sink comp="960" pin=1"/></net>

<net id="968"><net_src comp="90" pin="0"/><net_sink comp="960" pin=2"/></net>

<net id="969"><net_src comp="124" pin="0"/><net_sink comp="960" pin=3"/></net>

<net id="973"><net_src comp="960" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="978"><net_src comp="346" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="952" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="990"><net_src comp="353" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="997"><net_src comp="128" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="999"><net_src comp="130" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1005"><net_src comp="132" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1006"><net_src comp="134" pin="0"/><net_sink comp="1000" pin=1"/></net>

<net id="1010"><net_src comp="1000" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1018"><net_src comp="1007" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1023"><net_src comp="136" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="138" pin="0"/><net_sink comp="1024" pin=1"/></net>

<net id="1033"><net_src comp="1019" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1024" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1041"><net_src comp="140" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1042"><net_src comp="809" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1043"><net_src comp="142" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1044"><net_src comp="144" pin="0"/><net_sink comp="1035" pin=3"/></net>

<net id="1051"><net_src comp="146" pin="0"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="809" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1053"><net_src comp="148" pin="0"/><net_sink comp="1045" pin=2"/></net>

<net id="1054"><net_src comp="150" pin="0"/><net_sink comp="1045" pin=3"/></net>

<net id="1060"><net_src comp="92" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1061"><net_src comp="1045" pin="4"/><net_sink comp="1055" pin=2"/></net>

<net id="1065"><net_src comp="1055" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="152" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="1035" pin="4"/><net_sink comp="1066" pin=1"/></net>

<net id="1077"><net_src comp="1062" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1078"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=1"/></net>

<net id="1079"><net_src comp="1035" pin="4"/><net_sink comp="1072" pin=2"/></net>

<net id="1085"><net_src comp="154" pin="0"/><net_sink comp="1080" pin=0"/></net>

<net id="1086"><net_src comp="1072" pin="3"/><net_sink comp="1080" pin=1"/></net>

<net id="1087"><net_src comp="156" pin="0"/><net_sink comp="1080" pin=2"/></net>

<net id="1092"><net_src comp="158" pin="0"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1088" pin="2"/><net_sink comp="1093" pin=1"/></net>

<net id="1099"><net_src comp="136" pin="0"/><net_sink comp="1093" pin=2"/></net>

<net id="1105"><net_src comp="160" pin="0"/><net_sink comp="1100" pin=0"/></net>

<net id="1106"><net_src comp="134" pin="0"/><net_sink comp="1100" pin=2"/></net>

<net id="1112"><net_src comp="162" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1100" pin="3"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="164" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="1107" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1123"><net_src comp="1115" pin="1"/><net_sink comp="1119" pin=1"/></net>

<net id="1127"><net_src comp="1107" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1132"><net_src comp="1093" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1124" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1139"><net_src comp="166" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1128" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="124" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1148"><net_src comp="168" pin="0"/><net_sink comp="1142" pin=0"/></net>

<net id="1149"><net_src comp="1119" pin="2"/><net_sink comp="1142" pin=1"/></net>

<net id="1150"><net_src comp="156" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1151"><net_src comp="170" pin="0"/><net_sink comp="1142" pin=3"/></net>

<net id="1156"><net_src comp="172" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1161"><net_src comp="136" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1167"><net_src comp="1157" pin="2"/><net_sink comp="1162" pin=1"/></net>

<net id="1171"><net_src comp="1162" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1179"><net_src comp="1172" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1168" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1172" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1168" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1192"><net_src comp="1175" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1193"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1204"><net_src comp="174" pin="0"/><net_sink comp="1198" pin=0"/></net>

<net id="1205"><net_src comp="1187" pin="3"/><net_sink comp="1198" pin=1"/></net>

<net id="1206"><net_src comp="176" pin="0"/><net_sink comp="1198" pin=2"/></net>

<net id="1207"><net_src comp="178" pin="0"/><net_sink comp="1198" pin=3"/></net>

<net id="1214"><net_src comp="180" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="1187" pin="3"/><net_sink comp="1208" pin=1"/></net>

<net id="1216"><net_src comp="124" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1217"><net_src comp="182" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1224"><net_src comp="1218" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="1218" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1233"><net_src comp="1218" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1218" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1238"><net_src comp="1235" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1240"><net_src comp="1235" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1241"><net_src comp="1235" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="1242"><net_src comp="1235" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1243"><net_src comp="1235" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1247"><net_src comp="359" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1251"><net_src comp="372" pin="3"/><net_sink comp="1248" pin=0"/></net>

<net id="1258"><net_src comp="184" pin="0"/><net_sink comp="1252" pin=0"/></net>

<net id="1259"><net_src comp="1229" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1260"><net_src comp="186" pin="0"/><net_sink comp="1252" pin=2"/></net>

<net id="1261"><net_src comp="156" pin="0"/><net_sink comp="1252" pin=3"/></net>

<net id="1265"><net_src comp="385" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="398" pin="3"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="411" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1277"><net_src comp="424" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1284"><net_src comp="188" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="366" pin="3"/><net_sink comp="1278" pin=1"/></net>

<net id="1286"><net_src comp="68" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1287"><net_src comp="190" pin="0"/><net_sink comp="1278" pin=3"/></net>

<net id="1294"><net_src comp="379" pin="3"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="1291" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1288" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1307"><net_src comp="1291" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1308"><net_src comp="1288" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1315"><net_src comp="192" pin="0"/><net_sink comp="1309" pin=0"/></net>

<net id="1316"><net_src comp="1303" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1317"><net_src comp="114" pin="0"/><net_sink comp="1309" pin=2"/></net>

<net id="1318"><net_src comp="194" pin="0"/><net_sink comp="1309" pin=3"/></net>

<net id="1325"><net_src comp="392" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="1319" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="1322" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="1319" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1322" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1346"><net_src comp="196" pin="0"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=1"/></net>

<net id="1348"><net_src comp="198" pin="0"/><net_sink comp="1340" pin=2"/></net>

<net id="1349"><net_src comp="178" pin="0"/><net_sink comp="1340" pin=3"/></net>

<net id="1356"><net_src comp="418" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1360"><net_src comp="1350" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="1353" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1369"><net_src comp="1350" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1353" pin="1"/><net_sink comp="1365" pin=1"/></net>

<net id="1377"><net_src comp="200" pin="0"/><net_sink comp="1371" pin=0"/></net>

<net id="1378"><net_src comp="1365" pin="2"/><net_sink comp="1371" pin=1"/></net>

<net id="1379"><net_src comp="114" pin="0"/><net_sink comp="1371" pin=2"/></net>

<net id="1380"><net_src comp="202" pin="0"/><net_sink comp="1371" pin=3"/></net>

<net id="1387"><net_src comp="431" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1391"><net_src comp="1381" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1395"><net_src comp="1384" pin="1"/><net_sink comp="1392" pin=0"/></net>

<net id="1400"><net_src comp="1381" pin="1"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1384" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1408"><net_src comp="204" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1409"><net_src comp="1396" pin="2"/><net_sink comp="1402" pin=1"/></net>

<net id="1410"><net_src comp="198" pin="0"/><net_sink comp="1402" pin=2"/></net>

<net id="1411"><net_src comp="190" pin="0"/><net_sink comp="1402" pin=3"/></net>

<net id="1418"><net_src comp="206" pin="0"/><net_sink comp="1412" pin=0"/></net>

<net id="1419"><net_src comp="405" pin="3"/><net_sink comp="1412" pin=1"/></net>

<net id="1420"><net_src comp="68" pin="0"/><net_sink comp="1412" pin=2"/></net>

<net id="1421"><net_src comp="178" pin="0"/><net_sink comp="1412" pin=3"/></net>

<net id="1432"><net_src comp="1425" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1437"><net_src comp="1428" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1438"><net_src comp="1422" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1449"><net_src comp="1439" pin="1"/><net_sink comp="1445" pin=0"/></net>

<net id="1450"><net_src comp="1442" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1454"><net_src comp="1445" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1459"><net_src comp="1451" pin="1"/><net_sink comp="1455" pin=0"/></net>

<net id="1463"><net_src comp="1460" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1467"><net_src comp="1464" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1471"><net_src comp="1460" pin="1"/><net_sink comp="1468" pin=0"/></net>

<net id="1475"><net_src comp="1464" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1483"><net_src comp="208" pin="0"/><net_sink comp="1479" pin=0"/></net>

<net id="1484"><net_src comp="1476" pin="1"/><net_sink comp="1479" pin=1"/></net>

<net id="1491"><net_src comp="210" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1492"><net_src comp="805" pin="2"/><net_sink comp="1485" pin=1"/></net>

<net id="1493"><net_src comp="156" pin="0"/><net_sink comp="1485" pin=2"/></net>

<net id="1494"><net_src comp="212" pin="0"/><net_sink comp="1485" pin=3"/></net>

<net id="1500"><net_src comp="214" pin="0"/><net_sink comp="1495" pin=0"/></net>

<net id="1501"><net_src comp="1479" pin="2"/><net_sink comp="1495" pin=1"/></net>

<net id="1502"><net_src comp="216" pin="0"/><net_sink comp="1495" pin=2"/></net>

<net id="1508"><net_src comp="218" pin="0"/><net_sink comp="1503" pin=0"/></net>

<net id="1509"><net_src comp="1495" pin="3"/><net_sink comp="1503" pin=1"/></net>

<net id="1510"><net_src comp="220" pin="0"/><net_sink comp="1503" pin=2"/></net>

<net id="1514"><net_src comp="1479" pin="2"/><net_sink comp="1511" pin=0"/></net>

<net id="1520"><net_src comp="222" pin="0"/><net_sink comp="1515" pin=0"/></net>

<net id="1521"><net_src comp="1503" pin="3"/><net_sink comp="1515" pin=1"/></net>

<net id="1522"><net_src comp="164" pin="0"/><net_sink comp="1515" pin=2"/></net>

<net id="1526"><net_src comp="1515" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1533"><net_src comp="224" pin="0"/><net_sink comp="1527" pin=0"/></net>

<net id="1534"><net_src comp="805" pin="2"/><net_sink comp="1527" pin=1"/></net>

<net id="1535"><net_src comp="202" pin="0"/><net_sink comp="1527" pin=2"/></net>

<net id="1536"><net_src comp="212" pin="0"/><net_sink comp="1527" pin=3"/></net>

<net id="1542"><net_src comp="226" pin="0"/><net_sink comp="1537" pin=0"/></net>

<net id="1543"><net_src comp="1527" pin="4"/><net_sink comp="1537" pin=1"/></net>

<net id="1544"><net_src comp="220" pin="0"/><net_sink comp="1537" pin=2"/></net>

<net id="1548"><net_src comp="1537" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1555"><net_src comp="228" pin="0"/><net_sink comp="1549" pin=0"/></net>

<net id="1556"><net_src comp="805" pin="2"/><net_sink comp="1549" pin=1"/></net>

<net id="1557"><net_src comp="156" pin="0"/><net_sink comp="1549" pin=2"/></net>

<net id="1558"><net_src comp="230" pin="0"/><net_sink comp="1549" pin=3"/></net>

<net id="1564"><net_src comp="232" pin="0"/><net_sink comp="1559" pin=0"/></net>

<net id="1565"><net_src comp="1549" pin="4"/><net_sink comp="1559" pin=1"/></net>

<net id="1566"><net_src comp="234" pin="0"/><net_sink comp="1559" pin=2"/></net>

<net id="1572"><net_src comp="222" pin="0"/><net_sink comp="1567" pin=0"/></net>

<net id="1573"><net_src comp="1545" pin="1"/><net_sink comp="1567" pin=1"/></net>

<net id="1574"><net_src comp="164" pin="0"/><net_sink comp="1567" pin=2"/></net>

<net id="1578"><net_src comp="1567" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1584"><net_src comp="222" pin="0"/><net_sink comp="1579" pin=0"/></net>

<net id="1585"><net_src comp="1559" pin="3"/><net_sink comp="1579" pin=1"/></net>

<net id="1586"><net_src comp="164" pin="0"/><net_sink comp="1579" pin=2"/></net>

<net id="1590"><net_src comp="1579" pin="3"/><net_sink comp="1587" pin=0"/></net>

<net id="1597"><net_src comp="236" pin="0"/><net_sink comp="1591" pin=0"/></net>

<net id="1598"><net_src comp="805" pin="2"/><net_sink comp="1591" pin=1"/></net>

<net id="1599"><net_src comp="156" pin="0"/><net_sink comp="1591" pin=2"/></net>

<net id="1600"><net_src comp="238" pin="0"/><net_sink comp="1591" pin=3"/></net>

<net id="1605"><net_src comp="1485" pin="4"/><net_sink comp="1601" pin=0"/></net>

<net id="1606"><net_src comp="240" pin="0"/><net_sink comp="1601" pin=1"/></net>

<net id="1610"><net_src comp="1607" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1612"><net_src comp="1607" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1613"><net_src comp="1607" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1614"><net_src comp="1607" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1615"><net_src comp="1607" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1616"><net_src comp="1607" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="1617"><net_src comp="1607" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="1623"><net_src comp="232" pin="0"/><net_sink comp="1618" pin=0"/></net>

<net id="1624"><net_src comp="234" pin="0"/><net_sink comp="1618" pin=2"/></net>

<net id="1630"><net_src comp="222" pin="0"/><net_sink comp="1625" pin=0"/></net>

<net id="1631"><net_src comp="1618" pin="3"/><net_sink comp="1625" pin=1"/></net>

<net id="1632"><net_src comp="164" pin="0"/><net_sink comp="1625" pin=2"/></net>

<net id="1636"><net_src comp="1625" pin="3"/><net_sink comp="1633" pin=0"/></net>

<net id="1644"><net_src comp="1637" pin="1"/><net_sink comp="1640" pin=0"/></net>

<net id="1648"><net_src comp="1640" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1653"><net_src comp="242" pin="0"/><net_sink comp="1649" pin=1"/></net>

<net id="1658"><net_src comp="1633" pin="1"/><net_sink comp="1654" pin=0"/></net>

<net id="1659"><net_src comp="242" pin="0"/><net_sink comp="1654" pin=1"/></net>

<net id="1663"><net_src comp="1645" pin="1"/><net_sink comp="1660" pin=0"/></net>

<net id="1668"><net_src comp="1660" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1669"><net_src comp="1625" pin="3"/><net_sink comp="1664" pin=1"/></net>

<net id="1675"><net_src comp="1649" pin="2"/><net_sink comp="1670" pin=0"/></net>

<net id="1676"><net_src comp="1654" pin="2"/><net_sink comp="1670" pin=1"/></net>

<net id="1680"><net_src comp="1670" pin="3"/><net_sink comp="1677" pin=0"/></net>

<net id="1685"><net_src comp="1677" pin="1"/><net_sink comp="1681" pin=0"/></net>

<net id="1686"><net_src comp="244" pin="0"/><net_sink comp="1681" pin=1"/></net>

<net id="1690"><net_src comp="1681" pin="2"/><net_sink comp="1687" pin=0"/></net>

<net id="1697"><net_src comp="246" pin="0"/><net_sink comp="1691" pin=0"/></net>

<net id="1698"><net_src comp="1664" pin="2"/><net_sink comp="1691" pin=1"/></net>

<net id="1699"><net_src comp="248" pin="0"/><net_sink comp="1691" pin=2"/></net>

<net id="1700"><net_src comp="190" pin="0"/><net_sink comp="1691" pin=3"/></net>

<net id="1707"><net_src comp="246" pin="0"/><net_sink comp="1701" pin=0"/></net>

<net id="1708"><net_src comp="1640" pin="2"/><net_sink comp="1701" pin=1"/></net>

<net id="1709"><net_src comp="248" pin="0"/><net_sink comp="1701" pin=2"/></net>

<net id="1710"><net_src comp="190" pin="0"/><net_sink comp="1701" pin=3"/></net>

<net id="1716"><net_src comp="1649" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1717"><net_src comp="1691" pin="4"/><net_sink comp="1711" pin=1"/></net>

<net id="1718"><net_src comp="1701" pin="4"/><net_sink comp="1711" pin=2"/></net>

<net id="1729"><net_src comp="1722" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1733"><net_src comp="1725" pin="2"/><net_sink comp="1730" pin=0"/></net>

<net id="1738"><net_src comp="242" pin="0"/><net_sink comp="1734" pin=1"/></net>

<net id="1743"><net_src comp="242" pin="0"/><net_sink comp="1739" pin=1"/></net>

<net id="1747"><net_src comp="1730" pin="1"/><net_sink comp="1744" pin=0"/></net>

<net id="1752"><net_src comp="1744" pin="1"/><net_sink comp="1748" pin=0"/></net>

<net id="1758"><net_src comp="1734" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1759"><net_src comp="1739" pin="2"/><net_sink comp="1753" pin=1"/></net>

<net id="1763"><net_src comp="1753" pin="3"/><net_sink comp="1760" pin=0"/></net>

<net id="1768"><net_src comp="1719" pin="1"/><net_sink comp="1764" pin=0"/></net>

<net id="1769"><net_src comp="250" pin="0"/><net_sink comp="1764" pin=1"/></net>

<net id="1774"><net_src comp="1764" pin="2"/><net_sink comp="1770" pin=0"/></net>

<net id="1775"><net_src comp="1760" pin="1"/><net_sink comp="1770" pin=1"/></net>

<net id="1781"><net_src comp="252" pin="0"/><net_sink comp="1776" pin=0"/></net>

<net id="1782"><net_src comp="1770" pin="2"/><net_sink comp="1776" pin=1"/></net>

<net id="1783"><net_src comp="254" pin="0"/><net_sink comp="1776" pin=2"/></net>

<net id="1788"><net_src comp="1776" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1792"><net_src comp="1770" pin="2"/><net_sink comp="1789" pin=0"/></net>

<net id="1799"><net_src comp="246" pin="0"/><net_sink comp="1793" pin=0"/></net>

<net id="1800"><net_src comp="1748" pin="2"/><net_sink comp="1793" pin=1"/></net>

<net id="1801"><net_src comp="248" pin="0"/><net_sink comp="1793" pin=2"/></net>

<net id="1802"><net_src comp="190" pin="0"/><net_sink comp="1793" pin=3"/></net>

<net id="1809"><net_src comp="246" pin="0"/><net_sink comp="1803" pin=0"/></net>

<net id="1810"><net_src comp="1725" pin="2"/><net_sink comp="1803" pin=1"/></net>

<net id="1811"><net_src comp="248" pin="0"/><net_sink comp="1803" pin=2"/></net>

<net id="1812"><net_src comp="190" pin="0"/><net_sink comp="1803" pin=3"/></net>

<net id="1818"><net_src comp="1734" pin="2"/><net_sink comp="1813" pin=0"/></net>

<net id="1819"><net_src comp="1793" pin="4"/><net_sink comp="1813" pin=1"/></net>

<net id="1820"><net_src comp="1803" pin="4"/><net_sink comp="1813" pin=2"/></net>

<net id="1826"><net_src comp="256" pin="0"/><net_sink comp="1821" pin=0"/></net>

<net id="1864"><net_src comp="258" pin="0"/><net_sink comp="1827" pin=0"/></net>

<net id="1865"><net_src comp="260" pin="0"/><net_sink comp="1827" pin=1"/></net>

<net id="1866"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=2"/></net>

<net id="1867"><net_src comp="262" pin="0"/><net_sink comp="1827" pin=3"/></net>

<net id="1868"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=4"/></net>

<net id="1869"><net_src comp="264" pin="0"/><net_sink comp="1827" pin=5"/></net>

<net id="1870"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=6"/></net>

<net id="1871"><net_src comp="266" pin="0"/><net_sink comp="1827" pin=7"/></net>

<net id="1872"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=8"/></net>

<net id="1873"><net_src comp="268" pin="0"/><net_sink comp="1827" pin=9"/></net>

<net id="1874"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=10"/></net>

<net id="1875"><net_src comp="270" pin="0"/><net_sink comp="1827" pin=11"/></net>

<net id="1876"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=12"/></net>

<net id="1877"><net_src comp="272" pin="0"/><net_sink comp="1827" pin=13"/></net>

<net id="1878"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=14"/></net>

<net id="1879"><net_src comp="274" pin="0"/><net_sink comp="1827" pin=15"/></net>

<net id="1880"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=16"/></net>

<net id="1881"><net_src comp="276" pin="0"/><net_sink comp="1827" pin=17"/></net>

<net id="1882"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=18"/></net>

<net id="1883"><net_src comp="278" pin="0"/><net_sink comp="1827" pin=19"/></net>

<net id="1884"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=20"/></net>

<net id="1885"><net_src comp="280" pin="0"/><net_sink comp="1827" pin=21"/></net>

<net id="1886"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=22"/></net>

<net id="1887"><net_src comp="282" pin="0"/><net_sink comp="1827" pin=23"/></net>

<net id="1888"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=24"/></net>

<net id="1889"><net_src comp="284" pin="0"/><net_sink comp="1827" pin=25"/></net>

<net id="1890"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=26"/></net>

<net id="1891"><net_src comp="286" pin="0"/><net_sink comp="1827" pin=27"/></net>

<net id="1892"><net_src comp="134" pin="0"/><net_sink comp="1827" pin=28"/></net>

<net id="1893"><net_src comp="288" pin="0"/><net_sink comp="1827" pin=29"/></net>

<net id="1894"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=30"/></net>

<net id="1895"><net_src comp="290" pin="0"/><net_sink comp="1827" pin=31"/></net>

<net id="1896"><net_src comp="164" pin="0"/><net_sink comp="1827" pin=32"/></net>

<net id="1897"><net_src comp="292" pin="0"/><net_sink comp="1827" pin=33"/></net>

<net id="1898"><net_src comp="1821" pin="3"/><net_sink comp="1827" pin=34"/></net>

<net id="1936"><net_src comp="258" pin="0"/><net_sink comp="1899" pin=0"/></net>

<net id="1937"><net_src comp="260" pin="0"/><net_sink comp="1899" pin=1"/></net>

<net id="1938"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=2"/></net>

<net id="1939"><net_src comp="262" pin="0"/><net_sink comp="1899" pin=3"/></net>

<net id="1940"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=4"/></net>

<net id="1941"><net_src comp="264" pin="0"/><net_sink comp="1899" pin=5"/></net>

<net id="1942"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=6"/></net>

<net id="1943"><net_src comp="266" pin="0"/><net_sink comp="1899" pin=7"/></net>

<net id="1944"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=8"/></net>

<net id="1945"><net_src comp="268" pin="0"/><net_sink comp="1899" pin=9"/></net>

<net id="1946"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=10"/></net>

<net id="1947"><net_src comp="270" pin="0"/><net_sink comp="1899" pin=11"/></net>

<net id="1948"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=12"/></net>

<net id="1949"><net_src comp="272" pin="0"/><net_sink comp="1899" pin=13"/></net>

<net id="1950"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=14"/></net>

<net id="1951"><net_src comp="274" pin="0"/><net_sink comp="1899" pin=15"/></net>

<net id="1952"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=16"/></net>

<net id="1953"><net_src comp="276" pin="0"/><net_sink comp="1899" pin=17"/></net>

<net id="1954"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=18"/></net>

<net id="1955"><net_src comp="278" pin="0"/><net_sink comp="1899" pin=19"/></net>

<net id="1956"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=20"/></net>

<net id="1957"><net_src comp="280" pin="0"/><net_sink comp="1899" pin=21"/></net>

<net id="1958"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=22"/></net>

<net id="1959"><net_src comp="282" pin="0"/><net_sink comp="1899" pin=23"/></net>

<net id="1960"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=24"/></net>

<net id="1961"><net_src comp="284" pin="0"/><net_sink comp="1899" pin=25"/></net>

<net id="1962"><net_src comp="134" pin="0"/><net_sink comp="1899" pin=26"/></net>

<net id="1963"><net_src comp="286" pin="0"/><net_sink comp="1899" pin=27"/></net>

<net id="1964"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=28"/></net>

<net id="1965"><net_src comp="288" pin="0"/><net_sink comp="1899" pin=29"/></net>

<net id="1966"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=30"/></net>

<net id="1967"><net_src comp="290" pin="0"/><net_sink comp="1899" pin=31"/></net>

<net id="1968"><net_src comp="164" pin="0"/><net_sink comp="1899" pin=32"/></net>

<net id="1969"><net_src comp="292" pin="0"/><net_sink comp="1899" pin=33"/></net>

<net id="1970"><net_src comp="1821" pin="3"/><net_sink comp="1899" pin=34"/></net>

<net id="1975"><net_src comp="134" pin="0"/><net_sink comp="1971" pin=1"/></net>

<net id="1980"><net_src comp="1827" pin="35"/><net_sink comp="1976" pin=0"/></net>

<net id="1981"><net_src comp="1971" pin="2"/><net_sink comp="1976" pin=1"/></net>

<net id="1987"><net_src comp="172" pin="0"/><net_sink comp="1982" pin=1"/></net>

<net id="1988"><net_src comp="136" pin="0"/><net_sink comp="1982" pin=2"/></net>

<net id="1993"><net_src comp="1784" pin="2"/><net_sink comp="1989" pin=1"/></net>

<net id="1999"><net_src comp="1989" pin="2"/><net_sink comp="1994" pin=0"/></net>

<net id="2000"><net_src comp="1982" pin="3"/><net_sink comp="1994" pin=1"/></net>

<net id="2001"><net_src comp="1789" pin="1"/><net_sink comp="1994" pin=2"/></net>

<net id="2007"><net_src comp="294" pin="0"/><net_sink comp="2002" pin=1"/></net>

<net id="2008"><net_src comp="138" pin="0"/><net_sink comp="2002" pin=2"/></net>

<net id="2014"><net_src comp="1989" pin="2"/><net_sink comp="2009" pin=0"/></net>

<net id="2015"><net_src comp="2002" pin="3"/><net_sink comp="2009" pin=1"/></net>

<net id="2016"><net_src comp="1813" pin="3"/><net_sink comp="2009" pin=2"/></net>

<net id="2021"><net_src comp="1899" pin="35"/><net_sink comp="2017" pin=0"/></net>

<net id="2022"><net_src comp="1971" pin="2"/><net_sink comp="2017" pin=1"/></net>

<net id="2028"><net_src comp="1976" pin="2"/><net_sink comp="2023" pin=2"/></net>

<net id="2034"><net_src comp="136" pin="0"/><net_sink comp="2029" pin=1"/></net>

<net id="2035"><net_src comp="1994" pin="3"/><net_sink comp="2029" pin=2"/></net>

<net id="2041"><net_src comp="138" pin="0"/><net_sink comp="2036" pin=1"/></net>

<net id="2042"><net_src comp="2009" pin="3"/><net_sink comp="2036" pin=2"/></net>

<net id="2047"><net_src comp="134" pin="0"/><net_sink comp="2043" pin=1"/></net>

<net id="2052"><net_src comp="2017" pin="2"/><net_sink comp="2048" pin=0"/></net>

<net id="2053"><net_src comp="2043" pin="2"/><net_sink comp="2048" pin=1"/></net>

<net id="2059"><net_src comp="296" pin="0"/><net_sink comp="2054" pin=1"/></net>

<net id="2060"><net_src comp="172" pin="0"/><net_sink comp="2054" pin=2"/></net>

<net id="2070"><net_src comp="2061" pin="2"/><net_sink comp="2065" pin=0"/></net>

<net id="2071"><net_src comp="2054" pin="3"/><net_sink comp="2065" pin=1"/></net>

<net id="2072"><net_src comp="1687" pin="1"/><net_sink comp="2065" pin=2"/></net>

<net id="2078"><net_src comp="2043" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2079"><net_src comp="294" pin="0"/><net_sink comp="2073" pin=1"/></net>

<net id="2080"><net_src comp="138" pin="0"/><net_sink comp="2073" pin=2"/></net>

<net id="2086"><net_src comp="2061" pin="2"/><net_sink comp="2081" pin=0"/></net>

<net id="2087"><net_src comp="2073" pin="3"/><net_sink comp="2081" pin=1"/></net>

<net id="2088"><net_src comp="1711" pin="3"/><net_sink comp="2081" pin=2"/></net>

<net id="2110"><net_src comp="298" pin="0"/><net_sink comp="2089" pin=0"/></net>

<net id="2111"><net_src comp="92" pin="0"/><net_sink comp="2089" pin=1"/></net>

<net id="2112"><net_src comp="164" pin="0"/><net_sink comp="2089" pin=2"/></net>

<net id="2113"><net_src comp="300" pin="0"/><net_sink comp="2089" pin=3"/></net>

<net id="2114"><net_src comp="134" pin="0"/><net_sink comp="2089" pin=4"/></net>

<net id="2115"><net_src comp="94" pin="0"/><net_sink comp="2089" pin=5"/></net>

<net id="2116"><net_src comp="134" pin="0"/><net_sink comp="2089" pin=6"/></net>

<net id="2117"><net_src comp="302" pin="0"/><net_sink comp="2089" pin=7"/></net>

<net id="2118"><net_src comp="164" pin="0"/><net_sink comp="2089" pin=8"/></net>

<net id="2119"><net_src comp="96" pin="0"/><net_sink comp="2089" pin=9"/></net>

<net id="2120"><net_src comp="164" pin="0"/><net_sink comp="2089" pin=10"/></net>

<net id="2121"><net_src comp="304" pin="0"/><net_sink comp="2089" pin=11"/></net>

<net id="2122"><net_src comp="134" pin="0"/><net_sink comp="2089" pin=12"/></net>

<net id="2123"><net_src comp="306" pin="0"/><net_sink comp="2089" pin=13"/></net>

<net id="2124"><net_src comp="134" pin="0"/><net_sink comp="2089" pin=14"/></net>

<net id="2125"><net_src comp="308" pin="0"/><net_sink comp="2089" pin=15"/></net>

<net id="2126"><net_src comp="164" pin="0"/><net_sink comp="2089" pin=16"/></net>

<net id="2127"><net_src comp="292" pin="0"/><net_sink comp="2089" pin=17"/></net>

<net id="2131"><net_src comp="437" pin="3"/><net_sink comp="2128" pin=0"/></net>

<net id="2135"><net_src comp="444" pin="3"/><net_sink comp="2132" pin=0"/></net>

<net id="2139"><net_src comp="451" pin="3"/><net_sink comp="2136" pin=0"/></net>

<net id="2143"><net_src comp="458" pin="3"/><net_sink comp="2140" pin=0"/></net>

<net id="2147"><net_src comp="465" pin="3"/><net_sink comp="2144" pin=0"/></net>

<net id="2151"><net_src comp="472" pin="3"/><net_sink comp="2148" pin=0"/></net>

<net id="2155"><net_src comp="479" pin="3"/><net_sink comp="2152" pin=0"/></net>

<net id="2159"><net_src comp="486" pin="3"/><net_sink comp="2156" pin=0"/></net>

<net id="2166"><net_src comp="310" pin="0"/><net_sink comp="2160" pin=0"/></net>

<net id="2173"><net_src comp="310" pin="0"/><net_sink comp="2167" pin=0"/></net>

<net id="2177"><net_src comp="2160" pin="4"/><net_sink comp="2174" pin=0"/></net>

<net id="2181"><net_src comp="2167" pin="4"/><net_sink comp="2178" pin=0"/></net>

<net id="2187"><net_src comp="2174" pin="1"/><net_sink comp="2182" pin=1"/></net>

<net id="2188"><net_src comp="2178" pin="1"/><net_sink comp="2182" pin=2"/></net>

<net id="2194"><net_src comp="2178" pin="1"/><net_sink comp="2189" pin=1"/></net>

<net id="2195"><net_src comp="2174" pin="1"/><net_sink comp="2189" pin=2"/></net>

<net id="2199"><net_src comp="541" pin="3"/><net_sink comp="2196" pin=0"/></net>

<net id="2203"><net_src comp="548" pin="3"/><net_sink comp="2200" pin=0"/></net>

<net id="2207"><net_src comp="555" pin="3"/><net_sink comp="2204" pin=0"/></net>

<net id="2211"><net_src comp="562" pin="3"/><net_sink comp="2208" pin=0"/></net>

<net id="2215"><net_src comp="569" pin="3"/><net_sink comp="2212" pin=0"/></net>

<net id="2219"><net_src comp="576" pin="3"/><net_sink comp="2216" pin=0"/></net>

<net id="2223"><net_src comp="583" pin="3"/><net_sink comp="2220" pin=0"/></net>

<net id="2227"><net_src comp="590" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2249"><net_src comp="312" pin="0"/><net_sink comp="2228" pin=0"/></net>

<net id="2250"><net_src comp="260" pin="0"/><net_sink comp="2228" pin=1"/></net>

<net id="2251"><net_src comp="493" pin="3"/><net_sink comp="2228" pin=2"/></net>

<net id="2252"><net_src comp="264" pin="0"/><net_sink comp="2228" pin=3"/></net>

<net id="2253"><net_src comp="499" pin="3"/><net_sink comp="2228" pin=4"/></net>

<net id="2254"><net_src comp="268" pin="0"/><net_sink comp="2228" pin=5"/></net>

<net id="2255"><net_src comp="505" pin="3"/><net_sink comp="2228" pin=6"/></net>

<net id="2256"><net_src comp="272" pin="0"/><net_sink comp="2228" pin=7"/></net>

<net id="2257"><net_src comp="511" pin="3"/><net_sink comp="2228" pin=8"/></net>

<net id="2258"><net_src comp="276" pin="0"/><net_sink comp="2228" pin=9"/></net>

<net id="2259"><net_src comp="517" pin="3"/><net_sink comp="2228" pin=10"/></net>

<net id="2260"><net_src comp="280" pin="0"/><net_sink comp="2228" pin=11"/></net>

<net id="2261"><net_src comp="523" pin="3"/><net_sink comp="2228" pin=12"/></net>

<net id="2262"><net_src comp="284" pin="0"/><net_sink comp="2228" pin=13"/></net>

<net id="2263"><net_src comp="529" pin="3"/><net_sink comp="2228" pin=14"/></net>

<net id="2264"><net_src comp="288" pin="0"/><net_sink comp="2228" pin=15"/></net>

<net id="2265"><net_src comp="535" pin="3"/><net_sink comp="2228" pin=16"/></net>

<net id="2266"><net_src comp="314" pin="0"/><net_sink comp="2228" pin=17"/></net>

<net id="2270"><net_src comp="2228" pin="19"/><net_sink comp="2267" pin=0"/></net>

<net id="2274"><net_src comp="2182" pin="3"/><net_sink comp="2271" pin=0"/></net>

<net id="2278"><net_src comp="2228" pin="19"/><net_sink comp="2275" pin=0"/></net>

<net id="2282"><net_src comp="2189" pin="3"/><net_sink comp="2279" pin=0"/></net>

<net id="2304"><net_src comp="312" pin="0"/><net_sink comp="2283" pin=0"/></net>

<net id="2305"><net_src comp="260" pin="0"/><net_sink comp="2283" pin=1"/></net>

<net id="2306"><net_src comp="597" pin="3"/><net_sink comp="2283" pin=2"/></net>

<net id="2307"><net_src comp="264" pin="0"/><net_sink comp="2283" pin=3"/></net>

<net id="2308"><net_src comp="603" pin="3"/><net_sink comp="2283" pin=4"/></net>

<net id="2309"><net_src comp="268" pin="0"/><net_sink comp="2283" pin=5"/></net>

<net id="2310"><net_src comp="609" pin="3"/><net_sink comp="2283" pin=6"/></net>

<net id="2311"><net_src comp="272" pin="0"/><net_sink comp="2283" pin=7"/></net>

<net id="2312"><net_src comp="615" pin="3"/><net_sink comp="2283" pin=8"/></net>

<net id="2313"><net_src comp="276" pin="0"/><net_sink comp="2283" pin=9"/></net>

<net id="2314"><net_src comp="621" pin="3"/><net_sink comp="2283" pin=10"/></net>

<net id="2315"><net_src comp="280" pin="0"/><net_sink comp="2283" pin=11"/></net>

<net id="2316"><net_src comp="627" pin="3"/><net_sink comp="2283" pin=12"/></net>

<net id="2317"><net_src comp="284" pin="0"/><net_sink comp="2283" pin=13"/></net>

<net id="2318"><net_src comp="633" pin="3"/><net_sink comp="2283" pin=14"/></net>

<net id="2319"><net_src comp="288" pin="0"/><net_sink comp="2283" pin=15"/></net>

<net id="2320"><net_src comp="639" pin="3"/><net_sink comp="2283" pin=16"/></net>

<net id="2321"><net_src comp="314" pin="0"/><net_sink comp="2283" pin=17"/></net>

<net id="2343"><net_src comp="2340" pin="1"/><net_sink comp="645" pin=2"/></net>

<net id="2344"><net_src comp="2340" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="2345"><net_src comp="2340" pin="1"/><net_sink comp="659" pin=2"/></net>

<net id="2346"><net_src comp="2340" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="2347"><net_src comp="2340" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="2348"><net_src comp="2340" pin="1"/><net_sink comp="680" pin=2"/></net>

<net id="2349"><net_src comp="2340" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="2350"><net_src comp="2340" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="2354"><net_src comp="659" pin="3"/><net_sink comp="2351" pin=0"/></net>

<net id="2358"><net_src comp="687" pin="3"/><net_sink comp="2355" pin=0"/></net>

<net id="2362"><net_src comp="652" pin="3"/><net_sink comp="2359" pin=0"/></net>

<net id="2366"><net_src comp="680" pin="3"/><net_sink comp="2363" pin=0"/></net>

<net id="2370"><net_src comp="645" pin="3"/><net_sink comp="2367" pin=0"/></net>

<net id="2374"><net_src comp="673" pin="3"/><net_sink comp="2371" pin=0"/></net>

<net id="2378"><net_src comp="666" pin="3"/><net_sink comp="2375" pin=0"/></net>

<net id="2382"><net_src comp="694" pin="3"/><net_sink comp="2379" pin=0"/></net>

<net id="2386"><net_src comp="336" pin="1"/><net_sink comp="2383" pin=0"/></net>

<net id="2387"><net_src comp="2383" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="2388"><net_src comp="2383" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="2389"><net_src comp="2383" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="2393"><net_src comp="340" pin="2"/><net_sink comp="2390" pin=0"/></net>

<net id="2394"><net_src comp="2390" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="2395"><net_src comp="2390" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="2399"><net_src comp="829" pin="1"/><net_sink comp="2396" pin=0"/></net>

<net id="2400"><net_src comp="2396" pin="1"/><net_sink comp="2228" pin=18"/></net>

<net id="2401"><net_src comp="2396" pin="1"/><net_sink comp="2283" pin=18"/></net>

<net id="2405"><net_src comp="833" pin="1"/><net_sink comp="2402" pin=0"/></net>

<net id="2409"><net_src comp="837" pin="4"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="2340" pin=0"/></net>

<net id="2414"><net_src comp="847" pin="4"/><net_sink comp="2411" pin=0"/></net>

<net id="2415"><net_src comp="2411" pin="1"/><net_sink comp="1607" pin=0"/></net>

<net id="2419"><net_src comp="857" pin="1"/><net_sink comp="2416" pin=0"/></net>

<net id="2420"><net_src comp="2416" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="2424"><net_src comp="877" pin="2"/><net_sink comp="2421" pin=0"/></net>

<net id="2428"><net_src comp="888" pin="1"/><net_sink comp="2425" pin=0"/></net>

<net id="2429"><net_src comp="2425" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2433"><net_src comp="780" pin="1"/><net_sink comp="2430" pin=0"/></net>

<net id="2434"><net_src comp="2430" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="2438"><net_src comp="758" pin="2"/><net_sink comp="2435" pin=0"/></net>

<net id="2439"><net_src comp="2435" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="2440"><net_src comp="2435" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2444"><net_src comp="763" pin="2"/><net_sink comp="2441" pin=0"/></net>

<net id="2445"><net_src comp="2441" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="2449"><net_src comp="749" pin="4"/><net_sink comp="2446" pin=0"/></net>

<net id="2450"><net_src comp="2446" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="2451"><net_src comp="2446" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="2455"><net_src comp="768" pin="2"/><net_sink comp="2452" pin=0"/></net>

<net id="2456"><net_src comp="2452" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="2460"><net_src comp="920" pin="3"/><net_sink comp="2457" pin=0"/></net>

<net id="2461"><net_src comp="2457" pin="1"/><net_sink comp="1821" pin=1"/></net>

<net id="2462"><net_src comp="2457" pin="1"/><net_sink comp="2023" pin=1"/></net>

<net id="2466"><net_src comp="928" pin="3"/><net_sink comp="2463" pin=0"/></net>

<net id="2467"><net_src comp="2463" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="2468"><net_src comp="2463" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="2469"><net_src comp="2463" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="2473"><net_src comp="936" pin="1"/><net_sink comp="2470" pin=0"/></net>

<net id="2474"><net_src comp="2470" pin="1"/><net_sink comp="1000" pin=2"/></net>

<net id="2475"><net_src comp="2470" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="2479"><net_src comp="940" pin="2"/><net_sink comp="2476" pin=0"/></net>

<net id="2480"><net_src comp="2476" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="2481"><net_src comp="2476" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="2485"><net_src comp="346" pin="3"/><net_sink comp="2482" pin=0"/></net>

<net id="2486"><net_src comp="2482" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="2490"><net_src comp="979" pin="1"/><net_sink comp="2487" pin=0"/></net>

<net id="2491"><net_src comp="2487" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="2495"><net_src comp="992" pin="3"/><net_sink comp="2492" pin=0"/></net>

<net id="2496"><net_src comp="2492" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="2497"><net_src comp="2492" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="2501"><net_src comp="1007" pin="1"/><net_sink comp="2498" pin=0"/></net>

<net id="2502"><net_src comp="2498" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="2506"><net_src comp="1029" pin="2"/><net_sink comp="2503" pin=0"/></net>

<net id="2507"><net_src comp="2503" pin="1"/><net_sink comp="2023" pin=0"/></net>

<net id="2508"><net_src comp="2503" pin="1"/><net_sink comp="2029" pin=0"/></net>

<net id="2509"><net_src comp="2503" pin="1"/><net_sink comp="2036" pin=0"/></net>

<net id="2510"><net_src comp="2503" pin="1"/><net_sink comp="2043" pin=0"/></net>

<net id="2511"><net_src comp="2503" pin="1"/><net_sink comp="2054" pin=0"/></net>

<net id="2512"><net_src comp="2503" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2516"><net_src comp="1055" pin="3"/><net_sink comp="2513" pin=0"/></net>

<net id="2517"><net_src comp="2513" pin="1"/><net_sink comp="1821" pin=2"/></net>

<net id="2518"><net_src comp="2513" pin="1"/><net_sink comp="2089" pin=18"/></net>

<net id="2522"><net_src comp="1072" pin="3"/><net_sink comp="2519" pin=0"/></net>

<net id="2523"><net_src comp="2519" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="2527"><net_src comp="1080" pin="3"/><net_sink comp="2524" pin=0"/></net>

<net id="2528"><net_src comp="2524" pin="1"/><net_sink comp="1100" pin=1"/></net>

<net id="2532"><net_src comp="1128" pin="2"/><net_sink comp="2529" pin=0"/></net>

<net id="2533"><net_src comp="2529" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="2534"><net_src comp="2529" pin="1"/><net_sink comp="1162" pin=2"/></net>

<net id="2535"><net_src comp="2529" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="2539"><net_src comp="1134" pin="3"/><net_sink comp="2536" pin=0"/></net>

<net id="2540"><net_src comp="2536" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="2541"><net_src comp="2536" pin="1"/><net_sink comp="1187" pin=0"/></net>

<net id="2545"><net_src comp="1142" pin="4"/><net_sink comp="2542" pin=0"/></net>

<net id="2546"><net_src comp="2542" pin="1"/><net_sink comp="1172" pin=0"/></net>

<net id="2547"><net_src comp="2542" pin="1"/><net_sink comp="1460" pin=0"/></net>

<net id="2551"><net_src comp="1152" pin="2"/><net_sink comp="2548" pin=0"/></net>

<net id="2552"><net_src comp="2548" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="2553"><net_src comp="2548" pin="1"/><net_sink comp="1982" pin=0"/></net>

<net id="2554"><net_src comp="2548" pin="1"/><net_sink comp="1989" pin=0"/></net>

<net id="2555"><net_src comp="2548" pin="1"/><net_sink comp="2002" pin=0"/></net>

<net id="2556"><net_src comp="2548" pin="1"/><net_sink comp="2061" pin=1"/></net>

<net id="2560"><net_src comp="1194" pin="1"/><net_sink comp="2557" pin=0"/></net>

<net id="2561"><net_src comp="2557" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="2562"><net_src comp="2557" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="2566"><net_src comp="1198" pin="4"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="2571"><net_src comp="1208" pin="4"/><net_sink comp="2568" pin=0"/></net>

<net id="2572"><net_src comp="2568" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="2576"><net_src comp="359" pin="3"/><net_sink comp="2573" pin=0"/></net>

<net id="2577"><net_src comp="2573" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="2581"><net_src comp="372" pin="3"/><net_sink comp="2578" pin=0"/></net>

<net id="2582"><net_src comp="2578" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2586"><net_src comp="1252" pin="4"/><net_sink comp="2583" pin=0"/></net>

<net id="2587"><net_src comp="2583" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="2588"><net_src comp="2583" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="2592"><net_src comp="385" pin="3"/><net_sink comp="2589" pin=0"/></net>

<net id="2593"><net_src comp="2589" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="2597"><net_src comp="398" pin="3"/><net_sink comp="2594" pin=0"/></net>

<net id="2598"><net_src comp="2594" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="2602"><net_src comp="411" pin="3"/><net_sink comp="2599" pin=0"/></net>

<net id="2603"><net_src comp="2599" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="2607"><net_src comp="424" pin="3"/><net_sink comp="2604" pin=0"/></net>

<net id="2608"><net_src comp="2604" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="2612"><net_src comp="1278" pin="4"/><net_sink comp="2609" pin=0"/></net>

<net id="2613"><net_src comp="2609" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="2617"><net_src comp="1309" pin="4"/><net_sink comp="2614" pin=0"/></net>

<net id="2618"><net_src comp="2614" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="2622"><net_src comp="1340" pin="4"/><net_sink comp="2619" pin=0"/></net>

<net id="2623"><net_src comp="2619" pin="1"/><net_sink comp="1425" pin=0"/></net>

<net id="2627"><net_src comp="1371" pin="4"/><net_sink comp="2624" pin=0"/></net>

<net id="2628"><net_src comp="2624" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="2632"><net_src comp="1402" pin="4"/><net_sink comp="2629" pin=0"/></net>

<net id="2633"><net_src comp="2629" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="2637"><net_src comp="1412" pin="4"/><net_sink comp="2634" pin=0"/></net>

<net id="2638"><net_src comp="2634" pin="1"/><net_sink comp="1455" pin=1"/></net>

<net id="2642"><net_src comp="1433" pin="2"/><net_sink comp="2639" pin=0"/></net>

<net id="2643"><net_src comp="2639" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="2647"><net_src comp="1455" pin="2"/><net_sink comp="2644" pin=0"/></net>

<net id="2648"><net_src comp="2644" pin="1"/><net_sink comp="1464" pin=0"/></net>

<net id="2652"><net_src comp="1460" pin="1"/><net_sink comp="2649" pin=0"/></net>

<net id="2653"><net_src comp="2649" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="2657"><net_src comp="1464" pin="1"/><net_sink comp="2654" pin=0"/></net>

<net id="2658"><net_src comp="2654" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="2662"><net_src comp="1479" pin="2"/><net_sink comp="2659" pin=0"/></net>

<net id="2663"><net_src comp="2659" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="2667"><net_src comp="1511" pin="1"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="1618" pin=1"/></net>

<net id="2672"><net_src comp="1515" pin="3"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="1640" pin=1"/></net>

<net id="2677"><net_src comp="1523" pin="1"/><net_sink comp="2674" pin=0"/></net>

<net id="2678"><net_src comp="2674" pin="1"/><net_sink comp="1649" pin=0"/></net>

<net id="2679"><net_src comp="2674" pin="1"/><net_sink comp="1670" pin=2"/></net>

<net id="2683"><net_src comp="1567" pin="3"/><net_sink comp="2680" pin=0"/></net>

<net id="2684"><net_src comp="2680" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2688"><net_src comp="1575" pin="1"/><net_sink comp="2685" pin=0"/></net>

<net id="2689"><net_src comp="2685" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="2690"><net_src comp="2685" pin="1"/><net_sink comp="1753" pin=2"/></net>

<net id="2694"><net_src comp="1579" pin="3"/><net_sink comp="2691" pin=0"/></net>

<net id="2695"><net_src comp="2691" pin="1"/><net_sink comp="1748" pin=1"/></net>

<net id="2699"><net_src comp="1587" pin="1"/><net_sink comp="2696" pin=0"/></net>

<net id="2700"><net_src comp="2696" pin="1"/><net_sink comp="1739" pin=0"/></net>

<net id="2704"><net_src comp="1591" pin="4"/><net_sink comp="2701" pin=0"/></net>

<net id="2705"><net_src comp="2701" pin="1"/><net_sink comp="1722" pin=0"/></net>

<net id="2709"><net_src comp="1601" pin="2"/><net_sink comp="2706" pin=0"/></net>

<net id="2710"><net_src comp="2706" pin="1"/><net_sink comp="1784" pin=1"/></net>

<net id="2714"><net_src comp="1607" pin="1"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="2716"><net_src comp="2711" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="2717"><net_src comp="2711" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="2718"><net_src comp="2711" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="2719"><net_src comp="2711" pin="1"/><net_sink comp="569" pin=2"/></net>

<net id="2720"><net_src comp="2711" pin="1"/><net_sink comp="576" pin=2"/></net>

<net id="2721"><net_src comp="2711" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="2722"><net_src comp="2711" pin="1"/><net_sink comp="590" pin=2"/></net>

<net id="2726"><net_src comp="2023" pin="3"/><net_sink comp="2723" pin=0"/></net>

<net id="2727"><net_src comp="2723" pin="1"/><net_sink comp="2167" pin=1"/></net>

<net id="2731"><net_src comp="2029" pin="3"/><net_sink comp="2728" pin=0"/></net>

<net id="2732"><net_src comp="2728" pin="1"/><net_sink comp="2167" pin=2"/></net>

<net id="2736"><net_src comp="2036" pin="3"/><net_sink comp="2733" pin=0"/></net>

<net id="2737"><net_src comp="2733" pin="1"/><net_sink comp="2167" pin=3"/></net>

<net id="2741"><net_src comp="2048" pin="2"/><net_sink comp="2738" pin=0"/></net>

<net id="2742"><net_src comp="2738" pin="1"/><net_sink comp="2160" pin=1"/></net>

<net id="2746"><net_src comp="2065" pin="3"/><net_sink comp="2743" pin=0"/></net>

<net id="2747"><net_src comp="2743" pin="1"/><net_sink comp="2160" pin=2"/></net>

<net id="2751"><net_src comp="2081" pin="3"/><net_sink comp="2748" pin=0"/></net>

<net id="2752"><net_src comp="2748" pin="1"/><net_sink comp="2160" pin=3"/></net>

<net id="2756"><net_src comp="2089" pin="19"/><net_sink comp="2753" pin=0"/></net>

<net id="2757"><net_src comp="2753" pin="1"/><net_sink comp="2182" pin=0"/></net>

<net id="2758"><net_src comp="2753" pin="1"/><net_sink comp="2189" pin=0"/></net>

<net id="2762"><net_src comp="437" pin="3"/><net_sink comp="2759" pin=0"/></net>

<net id="2763"><net_src comp="2759" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="2767"><net_src comp="444" pin="3"/><net_sink comp="2764" pin=0"/></net>

<net id="2768"><net_src comp="2764" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="2772"><net_src comp="451" pin="3"/><net_sink comp="2769" pin=0"/></net>

<net id="2773"><net_src comp="2769" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="2777"><net_src comp="458" pin="3"/><net_sink comp="2774" pin=0"/></net>

<net id="2778"><net_src comp="2774" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="2782"><net_src comp="465" pin="3"/><net_sink comp="2779" pin=0"/></net>

<net id="2783"><net_src comp="2779" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="2787"><net_src comp="472" pin="3"/><net_sink comp="2784" pin=0"/></net>

<net id="2788"><net_src comp="2784" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2792"><net_src comp="479" pin="3"/><net_sink comp="2789" pin=0"/></net>

<net id="2793"><net_src comp="2789" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="2797"><net_src comp="486" pin="3"/><net_sink comp="2794" pin=0"/></net>

<net id="2798"><net_src comp="2794" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="2802"><net_src comp="2182" pin="3"/><net_sink comp="2799" pin=0"/></net>

<net id="2803"><net_src comp="2799" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="2804"><net_src comp="2799" pin="1"/><net_sink comp="2334" pin=0"/></net>

<net id="2805"><net_src comp="2799" pin="1"/><net_sink comp="783" pin=2"/></net>

<net id="2809"><net_src comp="2189" pin="3"/><net_sink comp="2806" pin=0"/></net>

<net id="2810"><net_src comp="2806" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="2811"><net_src comp="2806" pin="1"/><net_sink comp="2325" pin=0"/></net>

<net id="2812"><net_src comp="2806" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="2816"><net_src comp="541" pin="3"/><net_sink comp="2813" pin=0"/></net>

<net id="2817"><net_src comp="2813" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="2821"><net_src comp="548" pin="3"/><net_sink comp="2818" pin=0"/></net>

<net id="2822"><net_src comp="2818" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="2826"><net_src comp="555" pin="3"/><net_sink comp="2823" pin=0"/></net>

<net id="2827"><net_src comp="2823" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="2831"><net_src comp="562" pin="3"/><net_sink comp="2828" pin=0"/></net>

<net id="2832"><net_src comp="2828" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="2836"><net_src comp="569" pin="3"/><net_sink comp="2833" pin=0"/></net>

<net id="2837"><net_src comp="2833" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="2841"><net_src comp="576" pin="3"/><net_sink comp="2838" pin=0"/></net>

<net id="2842"><net_src comp="2838" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="2846"><net_src comp="583" pin="3"/><net_sink comp="2843" pin=0"/></net>

<net id="2847"><net_src comp="2843" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="2851"><net_src comp="590" pin="3"/><net_sink comp="2848" pin=0"/></net>

<net id="2852"><net_src comp="2848" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="2856"><net_src comp="2228" pin="19"/><net_sink comp="2853" pin=0"/></net>

<net id="2857"><net_src comp="2853" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="2858"><net_src comp="2853" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="2862"><net_src comp="2283" pin="19"/><net_sink comp="2859" pin=0"/></net>

<net id="2863"><net_src comp="2859" pin="1"/><net_sink comp="2322" pin=0"/></net>

<net id="2864"><net_src comp="2859" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="2865"><net_src comp="2859" pin="1"/><net_sink comp="2331" pin=0"/></net>

<net id="2866"><net_src comp="2859" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="2870"><net_src comp="772" pin="2"/><net_sink comp="2867" pin=0"/></net>

<net id="2871"><net_src comp="2867" pin="1"/><net_sink comp="2328" pin=0"/></net>

<net id="2872"><net_src comp="2867" pin="1"/><net_sink comp="794" pin=3"/></net>

<net id="2876"><net_src comp="776" pin="2"/><net_sink comp="2873" pin=0"/></net>

<net id="2877"><net_src comp="2873" pin="1"/><net_sink comp="2337" pin=0"/></net>

<net id="2878"><net_src comp="2873" pin="1"/><net_sink comp="783" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_7 | {38 }
	Port: out_6 | {38 }
	Port: out_5 | {38 }
	Port: out_4 | {38 }
	Port: out_3 | {38 }
	Port: out_2 | {38 }
	Port: out_1 | {38 }
	Port: out_0 | {38 }
 - Input state : 
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : conv | {1 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_0 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_2 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_4 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_6 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_8 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_10 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_12 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_14 | {35 36 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_1 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_3 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_5 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_7 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_9 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_11 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_13 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : in_15 | {34 35 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {15 16 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {15 16 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : ref_4oPi_table_100 | {23 24 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_cos_K0 | {29 30 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_cos_K1 | {29 30 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_cos_K2 | {29 30 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_sin_K0 | {29 30 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_sin_K1 | {29 30 }
	Port: RoPE_Pipeline_VITIS_LOOP_16_1 : second_order_float_sin_K2 | {29 30 }
  - Chain level:
	State 1
		store_ln0 : 1
		i183_load : 1
		trunc_ln16 : 2
		trunc_ln16_1 : 2
		lshr_ln : 2
		lshr_ln16_2 : 2
		head_dim : 2
		switch_ln22 : 3
		i : 2
		icmp_ln16 : 3
		store_ln16 : 3
		br_ln16 : 4
	State 2
		muxLogicI0_to_conv1 : 1
		conv1 : 1
	State 3
	State 4
		muxLogicI0_to_mul : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		din_sign : 1
		din_exp : 1
		din_sig : 1
		closepath : 2
		add_ln376 : 2
		addr : 3
		lshr_ln6 : 4
		zext_ln378 : 5
		ref_4oPi_table_100_addr : 6
		muxLogicRAMAddr_to_table_100 : 7
		table_100 : 7
		trunc_ln379 : 4
	State 24
		shl_ln379 : 1
		Med : 2
	State 25
		zext_ln468 : 1
		muxLogicI1_to_h : 2
		h : 2
		and_ln179 : 1
	State 26
		Mx_bits : 1
		trunc_ln : 1
		k : 2
		trunc_ln491 : 3
		Mx_bits_1 : 2
		Mx_bits_3 : 4
		tmp_s : 5
	State 27
		select_ln453 : 1
		Mx_zeros : 1
		zext_ln504 : 2
		shl_ln504 : 3
		trunc_ln505 : 2
		Ex_1 : 3
		tmp_19 : 4
		tmp_1 : 4
	State 28
		select_ln506 : 1
		zext_ln506 : 2
		lshr_ln506 : 3
		shl_ln506 : 3
		select_ln506_1 : 4
		B : 5
		A : 5
		B_trunc : 5
	State 29
		muxLogicI0_to_mul_ln69 : 1
		muxLogicI1_to_mul_ln69 : 1
		mul_ln69 : 1
		second_order_float_cos_K0_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K0_load : 2
		second_order_float_cos_K0_load : 2
		second_order_float_cos_K1_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K1_load : 2
		second_order_float_cos_K1_load : 2
		tmp_3 : 2
		second_order_float_cos_K2_addr : 1
		muxLogicRAMAddr_to_second_order_float_cos_K2_load : 2
		second_order_float_cos_K2_load : 2
		second_order_float_sin_K0_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K0_load : 2
		second_order_float_sin_K0_load : 2
		second_order_float_sin_K1_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K1_load : 2
		second_order_float_sin_K1_load : 2
		second_order_float_sin_K2_addr : 1
		muxLogicRAMAddr_to_second_order_float_sin_K2_load : 2
		second_order_float_sin_K2_load : 2
	State 30
		trunc_ln1 : 1
		zext_ln73_1 : 1
		muxLogicI0_to_mul_ln73 : 2
		muxLogicI1_to_mul_ln73 : 1
		mul_ln73 : 2
		tmp_2 : 3
		zext_ln74 : 1
		muxLogicI0_to_mul_ln74 : 1
		muxLogicI1_to_mul_ln74 : 2
		mul_ln74 : 2
		tmp_4 : 3
		sext_ln78 : 1
		muxLogicI0_to_mul_ln78 : 1
		muxLogicI1_to_mul_ln78 : 2
		mul_ln78 : 2
		trunc_ln2 : 3
		sext_ln79 : 1
		muxLogicI0_to_mul_ln79 : 1
		muxLogicI1_to_mul_ln79 : 2
		mul_ln79 : 2
		trunc_ln3 : 3
		trunc_ln4 : 1
	State 31
		add_ln75 : 1
		add_ln75_1 : 2
		add_ln80 : 1
		sext_ln80_2 : 2
		add_ln80_1 : 3
	State 32
		muxLogicI0_to_mul_ln80 : 1
		muxLogicI1_to_mul_ln80 : 1
		mul_ln80 : 1
	State 33
		cos_result : 1
		trunc_ln5 : 1
		tmp_5 : 2
		out_bits : 3
		trunc_ln276 : 2
		c_3 : 4
		trunc_ln281 : 5
		tmp_8 : 1
		out_bits_4 : 2
		zext_ln273 : 3
		tmp_9 : 1
		out_bits_5 : 2
		c_4 : 4
		trunc_ln281_2 : 5
		c_2 : 3
		trunc_ln281_3 : 4
		trunc_ln6 : 1
		icmp_ln306 : 2
	State 34
		c_1 : 1
		trunc_ln281_1 : 2
		shl_ln291 : 1
		in_shift_1 : 2
		shift_1 : 3
		zext_ln291_1 : 3
		shl_ln291_1 : 4
		shift_2 : 4
		zext_ln287 : 5
		newexp_2 : 6
		out_exp : 6
		tmp_6 : 5
		tmp_7 : 2
		significand : 6
		shl_ln291_2 : 1
		in_shift_2 : 2
		zext_ln291_3 : 3
		shl_ln291_3 : 4
		shift_5 : 1
		zext_ln287_1 : 2
		add_ln300 : 1
		newexp : 3
		tmp_20 : 4
		or_ln306 : 5
		empty : 4
		tmp_10 : 5
		tmp_11 : 2
		empty_502 : 6
		sin_results_sign : 1
		cos_results_sign : 1
		sin_results_sign_1 : 2
		or_ln186 : 5
		sin_results_exp : 5
		sin_results_sig : 5
		cos_results_sign_1 : 2
		sin_results_sign_2 : 2
		sin_results_exp_1 : 6
		sin_results_sig_1 : 6
		cos_results_sign_2 : 2
		cos_results_exp_1 : 7
		cos_results_sig_1 : 7
		in_1_addr : 1
		in_3_addr : 1
		in_5_addr : 1
		in_7_addr : 1
		in_9_addr : 1
		in_11_addr : 1
		in_13_addr : 1
		in_15_addr : 1
		muxLogicRAMAddr_to_in_1_load : 2
		in_1_load : 2
		muxLogicRAMAddr_to_in_3_load : 2
		in_3_load : 2
		muxLogicRAMAddr_to_in_5_load : 2
		in_5_load : 2
		muxLogicRAMAddr_to_in_7_load : 2
		in_7_load : 2
		muxLogicRAMAddr_to_in_9_load : 2
		in_9_load : 2
		muxLogicRAMAddr_to_in_11_load : 2
		in_11_load : 2
		muxLogicRAMAddr_to_in_13_load : 2
		in_13_load : 2
		muxLogicRAMAddr_to_in_15_load : 2
		in_15_load : 2
	State 35
		s_out : 1
		c_out : 1
		s_out_2 : 2
		c_out_2 : 2
		muxLogicRAMAddr_to_in_0_load : 1
		in_0_load : 1
		muxLogicRAMAddr_to_in_2_load : 1
		in_2_load : 1
		muxLogicRAMAddr_to_in_4_load : 1
		in_4_load : 1
		muxLogicRAMAddr_to_in_6_load : 1
		in_6_load : 1
		muxLogicRAMAddr_to_in_8_load : 1
		in_8_load : 1
		muxLogicRAMAddr_to_in_10_load : 1
		in_10_load : 1
		muxLogicRAMAddr_to_in_12_load : 1
		in_12_load : 1
		muxLogicRAMAddr_to_in_14_load : 1
		in_14_load : 1
		tmp_14 : 1
		muxLogicI0_to_mul7 : 2
		muxLogicI1_to_mul7 : 3
		muxLogicI0_to_mul5 : 2
		muxLogicI1_to_mul5 : 3
	State 36
		tmp_13 : 1
	State 37
	State 38
		out_0_addr : 1
		out_2_addr : 1
		out_4_addr : 1
		out_6_addr : 1
		out_1_addr : 1
		out_3_addr : 1
		out_5_addr : 1
		out_7_addr : 1
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2
		muxLogicRAMData_to_store_ln22 : 1
		muxLogicRAMAddr_to_store_ln22 : 2
		store_ln22 : 2
		muxLogicRAMData_to_store_ln23 : 1
		muxLogicRAMAddr_to_store_ln23 : 2
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   call   |               grp_pow_generic_float_s_fu_749              |    6    |  2.397  |   530   |   2117  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      shl_ln379_fu_986                     |    0    |    0    |    0    |   320   |
|          |                     shl_ln504_fu_1119                     |    0    |    0    |    0    |   163   |
|          |                     shl_ln506_fu_1181                     |    0    |    0    |    0    |    75   |
|    shl   |                     shl_ln291_fu_1640                     |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_1_fu_1664                    |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_2_fu_1725                    |    0    |    0    |    0    |    86   |
|          |                    shl_ln291_3_fu_1748                    |    0    |    0    |    0    |    86   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                  sin_results_sign_fu_1827                 |    0    |    0    |    0    |    5    |
|          |                  cos_results_sign_fu_1899                 |    0    |    0    |    0    |    5    |
| sparsemux|                       tmp_12_fu_2089                      |    0    |    0    |    0    |    3    |
|          |                       tmp_14_fu_2228                      |    0    |    0    |    0    |   160   |
|          |                       tmp_13_fu_2283                      |    0    |    0    |    0    |   160   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                        addr_fu_952                        |    0    |    0    |    0    |    8    |
|          |                         k_fu_1055                         |    0    |    0    |    0    |    3    |
|          |                     Mx_bits_3_fu_1072                     |    0    |    0    |    0    |    56   |
|          |                    select_ln453_fu_1093                   |    0    |    0    |    0    |    8    |
|          |                    select_ln506_fu_1162                   |    0    |    0    |    0    |    8    |
|          |                   select_ln506_1_fu_1187                  |    0    |    0    |    0    |    29   |
|          |                      shift_2_fu_1670                      |    0    |    0    |    0    |    6    |
|          |                    significand_fu_1711                    |    0    |    0    |    0    |    21   |
|          |                      shift_5_fu_1753                      |    0    |    0    |    0    |    6    |
|          |                     empty_502_fu_1813                     |    0    |    0    |    0    |    21   |
|          |                    select_ln186_fu_1982                   |    0    |    0    |    0    |    2    |
|  select  |                  sin_results_exp_fu_1994                  |    0    |    0    |    0    |    8    |
|          |                   select_ln186_2_fu_2002                  |    0    |    0    |    0    |    2    |
|          |                  sin_results_sig_fu_2009                  |    0    |    0    |    0    |    21   |
|          |                 sin_results_sign_2_fu_2023                |    0    |    0    |    0    |    2    |
|          |                 sin_results_exp_1_fu_2029                 |    0    |    0    |    0    |    8    |
|          |                 sin_results_sig_1_fu_2036                 |    0    |    0    |    0    |    21   |
|          |                 cos_results_exp_3_fu_2054                 |    0    |    0    |    0    |    8    |
|          |                 cos_results_exp_1_fu_2065                 |    0    |    0    |    0    |    8    |
|          |               cos_results_sig_3_cast_fu_2073              |    0    |    0    |    0    |    2    |
|          |                 cos_results_sig_1_fu_2081                 |    0    |    0    |    0    |    21   |
|          |                      s_out_2_fu_2182                      |    0    |    0    |    0    |    29   |
|          |                      c_out_2_fu_2189                      |    0    |    0    |    0    |    29   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      Mx_zeros_fu_1107                     |    0    |    0    |    0    |    41   |
|          |                        c_3_fu_1515                        |    0    |    0    |    0    |    45   |
|   ctlz   |                        c_4_fu_1567                        |    0    |    0    |    0    |    43   |
|          |                        c_2_fu_1579                        |    0    |    0    |    0    |    45   |
|          |                        c_1_fu_1625                        |    0    |    0    |    0    |    45   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                          i_fu_871                         |    0    |    0    |    0    |    10   |
|          |                      add_ln376_fu_946                     |    0    |    0    |    0    |    8    |
|          |                         Ex_fu_1088                        |    0    |    0    |    0    |    8    |
|          |                      add_ln75_fu_1428                     |    0    |    0    |    0    |    55   |
|    add   |                     add_ln75_1_fu_1433                    |    0    |    0    |    0    |    55   |
|          |                      add_ln80_fu_1445                     |    0    |    0    |    0    |    20   |
|          |                     add_ln80_1_fu_1455                    |    0    |    0    |    0    |    28   |
|          |                      shift_1_fu_1654                      |    0    |    0    |    0    |    6    |
|          |                      shift_4_fu_1739                      |    0    |    0    |    0    |    6    |
|          |                     add_ln300_fu_1764                     |    0    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_805                        |    4    |    0    |    46   |    38   |
|          |                         grp_fu_809                        |    4    |    0    |    46   |    60   |
|          |                      mul_ln69_fu_1229                     |    1    |    0    |    0    |    0    |
|    mul   |                      mul_ln73_fu_1303                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln74_fu_1334                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln78_fu_1365                     |    1    |    0    |    0    |    0    |
|          |                      mul_ln79_fu_1396                     |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     Mx_bits_1_fu_1066                     |    0    |    0    |    0    |    58   |
|          |                        Ex_1_fu_1128                       |    0    |    0    |    0    |    8    |
|    sub   |                     sub_ln506_fu_1157                     |    0    |    0    |    0    |    8    |
|          |                     cos_result_fu_1479                    |    0    |    0    |    0    |    29   |
|          |                       newexp_fu_1770                      |    0    |    0    |    0    |    19   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   lshr   |                     lshr_ln506_fu_1175                    |    0    |    0    |    0    |    75   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      icmp_ln16_fu_877                     |    0    |    0    |    0    |    6    |
|          |                      closepath_fu_940                     |    0    |    0    |    0    |    4    |
|          |                     icmp_ln179_fu_1019                    |    0    |    0    |    0    |    3    |
|   icmp   |                    icmp_ln179_1_fu_1024                   |    0    |    0    |    0    |    9    |
|          |                     icmp_ln186_fu_1152                    |    0    |    0    |    0    |    3    |
|          |                     icmp_ln306_fu_1601                    |    0    |    0    |    0    |    11   |
|          |                     icmp_ln292_fu_1649                    |    0    |    0    |    0    |    3    |
|          |                    icmp_ln292_1_fu_1734                   |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      newexp_2_fu_1681                     |    0    |    0    |    0    |    6    |
|    xor   |                     xor_ln186_fu_1971                     |    0    |    0    |    0    |    2    |
|          |                   not_and_ln179_fu_2043                   |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     and_ln179_fu_1029                     |    0    |    0    |    0    |    2    |
|    and   |                 sin_results_sign_1_fu_1976                |    0    |    0    |    0    |    2    |
|          |                 cos_results_sign_1_fu_2017                |    0    |    0    |    0    |    2    |
|          |                 cos_results_sign_2_fu_2048                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      or_ln306_fu_1784                     |    0    |    0    |    0    |    2    |
|    or    |                      or_ln186_fu_1989                     |    0    |    0    |    0    |    2    |
|          |                     empty_503_fu_2061                     |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_758                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_763                        |    1    |    0    |    0    |    0    |
|   fmul   |                         grp_fu_768                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_772                        |    1    |    0    |    0    |    0    |
|          |                         grp_fu_776                        |    1    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fmadd  |                         grp_fu_783                        |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fmsub  |                         grp_fu_794                        |    1    |    0    |    1    |    1    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   conv_read_read_fu_340                   |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                         grp_fu_780                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         grp_fu_813                        |    0    |    0    |    0    |    0    |
|          |                         grp_fu_817                        |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_conv1_fu_892                |    0    |    0    |    0    |    0    |
|          |                  muxLogicI0_to_mul_fu_896                 |    0    |    0    |    0    |    0    |
|          |                  muxLogicI1_to_mul_fu_900                 |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_y_assign_fu_904               |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_y_assign_fu_907               |    0    |    0    |    0    |    0    |
|          |                  muxLogicI0_to_val_fu_911                 |    0    |    0    |    0    |    0    |
|          |                  muxLogicI1_to_val_fu_914                 |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_table_100_fu_975            |    0    |    0    |    0    |    0    |
|          |                  muxLogicI0_to_h_fu_1012                  |    0    |    0    |    0    |    0    |
|          |                  muxLogicI1_to_h_fu_1015                  |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln69_fu_1221              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln69_fu_1225              |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K0_load_fu_1244 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K1_load_fu_1248 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_cos_K2_load_fu_1262 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K0_load_fu_1266 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K1_load_fu_1270 |    0    |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_second_order_float_sin_K2_load_fu_1274 |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln73_fu_1295              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln73_fu_1299              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln74_fu_1326              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln74_fu_1330              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln78_fu_1357              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln78_fu_1361              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln79_fu_1388              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln79_fu_1392              |    0    |    0    |    0    |    0    |
|          |               muxLogicI0_to_mul_ln80_fu_1468              |    0    |    0    |    0    |    0    |
|          |               muxLogicI1_to_mul_ln80_fu_1472              |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_1_load_fu_2128           |    0    |    0    |    0    |    0    |
| muxlogic |            muxLogicRAMAddr_to_in_3_load_fu_2132           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_5_load_fu_2136           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_7_load_fu_2140           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_9_load_fu_2144           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_11_load_fu_2148           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_13_load_fu_2152           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_15_load_fu_2156           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_0_load_fu_2196           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_2_load_fu_2200           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_4_load_fu_2204           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_6_load_fu_2208           |    0    |    0    |    0    |    0    |
|          |            muxLogicRAMAddr_to_in_8_load_fu_2212           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_10_load_fu_2216           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_12_load_fu_2220           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_in_14_load_fu_2224           |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_mul7_fu_2267                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_mul7_fu_2271                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_mul5_fu_2275                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_mul5_fu_2279                |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_sub_fu_2322                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_sub_fu_2325                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI2_to_sub_fu_2328                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI0_to_add_fu_2331                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI1_to_add_fu_2334                 |    0    |    0    |    0    |    0    |
|          |                 muxLogicI2_to_add_fu_2337                 |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2351           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2355           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2359           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2363           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2367           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2371           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln22_fu_2375           |    0    |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_store_ln23_fu_2379           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     trunc_ln16_fu_829                     |    0    |    0    |    0    |    0    |
|          |                    trunc_ln16_1_fu_833                    |    0    |    0    |    0    |    0    |
|          |                      head_dim_fu_857                      |    0    |    0    |    0    |    0    |
|          |                       din_sig_fu_936                      |    0    |    0    |    0    |    0    |
|          |                     trunc_ln379_fu_979                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln491_fu_1062                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln505_fu_1124                    |    0    |    0    |    0    |    0    |
|   trunc  |                         B_fu_1194                         |    0    |    0    |    0    |    0    |
|          |                    trunc_ln276_fu_1511                    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln281_fu_1523                    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_2_fu_1575                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_3_fu_1587                   |    0    |    0    |    0    |    0    |
|          |                   trunc_ln281_1_fu_1633                   |    0    |    0    |    0    |    0    |
|          |                     in_shift_1_fu_1645                    |    0    |    0    |    0    |    0    |
|          |                     in_shift_2_fu_1730                    |    0    |    0    |    0    |    0    |
|          |                       empty_fu_1789                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                       lshr_ln_fu_837                      |    0    |    0    |    0    |    0    |
|          |                     lshr_ln16_2_fu_847                    |    0    |    0    |    0    |    0    |
|          |                       din_exp_fu_928                      |    0    |    0    |    0    |    0    |
|          |                      lshr_ln6_fu_960                      |    0    |    0    |    0    |    0    |
|          |                         Med_fu_992                        |    0    |    0    |    0    |    0    |
|          |                      Mx_bits_fu_1035                      |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_1045                     |    0    |    0    |    0    |    0    |
|          |                       tmp_s_fu_1080                       |    0    |    0    |    0    |    0    |
|          |                       tmp_1_fu_1142                       |    0    |    0    |    0    |    0    |
|          |                         A_fu_1198                         |    0    |    0    |    0    |    0    |
|          |                      B_trunc_fu_1208                      |    0    |    0    |    0    |    0    |
|          |                       tmp_3_fu_1252                       |    0    |    0    |    0    |    0    |
|          |                     trunc_ln1_fu_1278                     |    0    |    0    |    0    |    0    |
|partselect|                       tmp_2_fu_1309                       |    0    |    0    |    0    |    0    |
|          |                       tmp_4_fu_1340                       |    0    |    0    |    0    |    0    |
|          |                     trunc_ln2_fu_1371                     |    0    |    0    |    0    |    0    |
|          |                     trunc_ln3_fu_1402                     |    0    |    0    |    0    |    0    |
|          |                     trunc_ln4_fu_1412                     |    0    |    0    |    0    |    0    |
|          |                     trunc_ln5_fu_1485                     |    0    |    0    |    0    |    0    |
|          |                       tmp_5_fu_1495                       |    0    |    0    |    0    |    0    |
|          |                       tmp_8_fu_1527                       |    0    |    0    |    0    |    0    |
|          |                       tmp_9_fu_1549                       |    0    |    0    |    0    |    0    |
|          |                     trunc_ln6_fu_1591                     |    0    |    0    |    0    |    0    |
|          |                       tmp_6_fu_1691                       |    0    |    0    |    0    |    0    |
|          |                       tmp_7_fu_1701                       |    0    |    0    |    0    |    0    |
|          |                       tmp_10_fu_1793                      |    0    |    0    |    0    |    0    |
|          |                       tmp_11_fu_1803                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|  switch  |                     switch_ln22_fu_861                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      zext_ln18_fu_888                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln378_fu_970                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln379_fu_983                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln468_fu_1007                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln504_fu_1115                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln506_fu_1168                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln506_1_fu_1172                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln69_fu_1218                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln72_fu_1235                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln73_fu_1288                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln73_1_fu_1291                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln74_1_fu_1319                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln74_fu_1322                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln78_fu_1350                     |    0    |    0    |    0    |    0    |
|   zext   |                     zext_ln79_fu_1381                     |    0    |    0    |    0    |    0    |
|          |                    zext_ln73_2_fu_1422                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln74_2_fu_1425                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln80_1_fu_1460                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln80_fu_1464                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln75_fu_1476                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln273_fu_1545                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln16_1_fu_1607                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln291_fu_1637                    |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_1_fu_1660                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln287_fu_1677                    |    0    |    0    |    0    |    0    |
|          |                      out_exp_fu_1687                      |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_2_fu_1722                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln291_3_fu_1744                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln287_1_fu_1760                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln16_fu_2340                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      din_sign_fu_920                      |    0    |    0    |    0    |    0    |
| bitselect|                       tmp_19_fu_1134                      |    0    |    0    |    0    |    0    |
|          |                       tmp_20_fu_1776                      |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         X_fu_1000                         |    0    |    0    |    0    |    0    |
|          |                         t_fu_1100                         |    0    |    0    |    0    |    0    |
|          |                      out_bits_fu_1503                     |    0    |    0    |    0    |    0    |
|          |                     out_bits_4_fu_1537                    |    0    |    0    |    0    |    0    |
|bitconcatenate|                     out_bits_5_fu_1559                    |    0    |    0    |    0    |    0    |
|          |                     out_bits_3_fu_1618                    |    0    |    0    |    0    |    0    |
|          |                       index_fu_1821                       |    0    |    0    |    0    |    0    |
|          |                        t_3_fu_2160                        |    0    |    0    |    0    |    0    |
|          |                        t_4_fu_2167                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     sext_ln78_fu_1353                     |    0    |    0    |    0    |    0    |
|          |                     sext_ln79_fu_1384                     |    0    |    0    |    0    |    0    |
|   sext   |                     sext_ln80_fu_1439                     |    0    |    0    |    0    |    0    |
|          |                    sext_ln80_1_fu_1442                    |    0    |    0    |    0    |    0    |
|          |                    sext_ln80_2_fu_1451                    |    0    |    0    |    0    |    0    |
|          |                     sext_ln163_fu_1719                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    26   |  2.397  |   624   |   4474  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|               A_reg_2563              |    7   |
|               B_reg_2557              |   22   |
|            B_trunc_reg_2568           |   15   |
|             Ex_1_reg_2529             |    8   |
|              Med_reg_2492             |   80   |
|           Mx_bits_3_reg_2519          |   58   |
|          add_ln75_1_reg_2639          |   27   |
|          add_ln80_1_reg_2644          |   28   |
|           and_ln179_reg_2503          |    1   |
|              c_2_reg_2691             |   32   |
|              c_3_reg_2669             |   32   |
|              c_4_reg_2680             |   32   |
|            c_out_2_reg_2806           |   32   |
|           closepath_reg_2476          |    1   |
|             conv1_reg_2430            |   32   |
|           conv_read_reg_2390          |   32   |
|          cos_result_reg_2659          |   29   |
|       cos_results_exp_1_reg_2743      |    8   |
|       cos_results_sig_1_reg_2748      |   23   |
|      cos_results_sign_2_reg_2738      |    1   |
|            din_exp_reg_2463           |    8   |
|            din_sig_reg_2470           |   23   |
|           din_sign_reg_2457           |    1   |
|           head_dim_reg_2416           |    6   |
|             i183_reg_2383             |   10   |
|           icmp_ln16_reg_2421          |    1   |
|          icmp_ln186_reg_2548          |    1   |
|          icmp_ln306_reg_2706          |    1   |
|           in_0_addr_reg_2813          |    6   |
|          in_10_addr_reg_2838          |    6   |
|          in_11_addr_reg_2784          |    6   |
|          in_12_addr_reg_2843          |    6   |
|          in_13_addr_reg_2789          |    6   |
|          in_14_addr_reg_2848          |    6   |
|          in_15_addr_reg_2794          |    6   |
|           in_1_addr_reg_2759          |    6   |
|           in_2_addr_reg_2818          |    6   |
|           in_3_addr_reg_2764          |    6   |
|           in_4_addr_reg_2823          |    6   |
|           in_5_addr_reg_2769          |    6   |
|           in_6_addr_reg_2828          |    6   |
|           in_7_addr_reg_2774          |    6   |
|           in_8_addr_reg_2833          |    6   |
|           in_9_addr_reg_2779          |    6   |
|               k_reg_2513              |    3   |
|          lshr_ln16_2_reg_2411         |    6   |
|            lshr_ln_reg_2406           |    7   |
|             mul5_reg_2873             |   32   |
|             mul7_reg_2867             |   32   |
|              mul_reg_2435             |   32   |
|    ref_4oPi_table_100_addr_reg_2482   |    4   |
|            s_out_2_reg_2799           |   32   |
|second_order_float_cos_K0_addr_reg_2573|    7   |
|second_order_float_cos_K1_addr_reg_2578|    7   |
|second_order_float_cos_K2_addr_reg_2589|    7   |
|second_order_float_sin_K0_addr_reg_2594|    7   |
|second_order_float_sin_K1_addr_reg_2599|    7   |
|second_order_float_sin_K2_addr_reg_2604|    7   |
|       sin_results_exp_1_reg_2728      |    8   |
|       sin_results_sig_1_reg_2733      |   23   |
|      sin_results_sign_2_reg_2723      |    1   |
|            tmp_12_reg_2753            |    1   |
|            tmp_13_reg_2859            |   32   |
|            tmp_14_reg_2853            |   32   |
|            tmp_19_reg_2536            |    1   |
|             tmp_1_reg_2542            |   29   |
|             tmp_2_reg_2614            |   21   |
|             tmp_3_reg_2583            |   15   |
|             tmp_4_reg_2619            |   13   |
|              tmp_reg_2446             |   32   |
|             tmp_s_reg_2524            |   29   |
|         trunc_ln16_1_reg_2402         |    3   |
|          trunc_ln16_reg_2396          |    4   |
|           trunc_ln1_reg_2609          |   27   |
|          trunc_ln276_reg_2664         |   13   |
|         trunc_ln281_2_reg_2685        |    6   |
|         trunc_ln281_3_reg_2696        |    6   |
|          trunc_ln281_reg_2674         |    6   |
|           trunc_ln2_reg_2624          |   20   |
|          trunc_ln379_reg_2487         |    4   |
|           trunc_ln3_reg_2629          |   12   |
|           trunc_ln4_reg_2634          |   28   |
|           trunc_ln6_reg_2701          |   27   |
|              val_reg_2452             |   32   |
|           y_assign_reg_2441           |   32   |
|          zext_ln16_1_reg_2711         |   64   |
|           zext_ln18_reg_2425          |   32   |
|          zext_ln468_reg_2498          |   80   |
|          zext_ln80_1_reg_2649         |   57   |
|           zext_ln80_reg_2654          |   57   |
+---------------------------------------+--------+
|                 Total                 |  1584  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_353 |  p0  |   2  |   4  |    8   ||    0    ||    8    |
| grp_access_fu_366 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_379 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_392 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_405 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_418 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_431 |  p0  |   2  |   7  |   14   ||    0    ||    8    |
| grp_access_fu_493 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_499 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_505 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_511 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_517 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_523 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_529 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_535 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_597 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_603 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_609 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_615 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_621 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_627 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_633 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_639 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_780    |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|     grp_fu_805    |  p0  |   2  |  29  |   58   ||    0    ||    32   |
|     grp_fu_805    |  p1  |   2  |  28  |   56   ||    0    ||    32   |
|     grp_fu_809    |  p1  |   2  |  24  |   48   ||    0    ||    32   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   458  ||  9.903  ||    0    ||   288   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   26   |    2   |   624  |  4474  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    0   |   288  |
|  Register |    -   |    -   |  1584  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   26   |   12   |  2208  |  4762  |
+-----------+--------+--------+--------+--------+
