Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Aug 16 15:08:15 2017
| Host         : HTI14 running 64-bit major release  (build 9200)
| Command      : report_drc -file TOP_drc_routed.rpt -pb TOP_drc_routed.pb -rpx TOP_drc_routed.rpx
| Design       : TOP
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------------------------------------+------------+
| Rule   | Severity | Description                                    | Violations |
+--------+----------+------------------------------------------------+------------+
| PLIO-3 | Warning  | Placement Constraints Check for IO constraints | 1          |
| ZPS7-1 | Warning  | PS7 block required                             | 1          |
+--------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus BTN[4:0] are not locked:  BTN[4]
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


