Timing Analyzer report for qts_qsfp_sdi
Fri Feb  2 19:37:16 2024
Quartus Prime Version 23.3.0 Build 104 09/20/2023 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Max Skew Summary 2 Slow vid2 100C Model
 15. Max Skew Summary 2 Slow vid2 0C Model
 16. Max Skew Summary Slow 900mV 100C Model
 17. Max Skew Summary Slow 900mV 0C Model
 18. Max Skew Summary Fast 900mV 100C Model
 19. Max Skew Summary Fast 900mV 0C Model
 20. Net Delay Summary
 21. Metastability Summary 2 Slow vid2 100C Model
 22. Metastability Summary 2 Slow vid2 0C Model
 23. Metastability Summary Slow 900mV 100C Model
 24. Metastability Summary Slow 900mV 0C Model
 25. Metastability Summary Fast 900mV 100C Model
 26. Metastability Summary Fast 900mV 0C Model
 27. Board Trace Model Assignments
 28. Input Transition Times
 29. Signal Integrity Metrics (Slow 900mv 100c Model)
 30. Setup Transfers
 31. Hold Transfers
 32. Recovery Transfers
 33. Removal Transfers
 34. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      35. Unconstrained Paths Summary
      36. Clock Status Summary
 37. Multicorner Timing Analysis Summary
 38. Design Assistant (Signoff) Results - 14 of 86 Rules Failed
 39. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 40. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 41. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 42. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
 43. RES-50001 - Asynchronous Reset Is Not Synchronized
 44. TMC-20027 - Collection Filter Matching Multiple Types
 45. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 46. TMC-20013 - Partial Input Delay
 47. TMC-20012 - Missing Output Delay Constraint
 48. TMC-20025 - Ignored or Overridden Constraints
 49. TMC-20026 - Empty Collection Due To Unmatched Filter
 50. RES-50101 - Intra-Clock False Path Reset Synchronizer
 51. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 52. CLK-30032 - Improper Clock Targets
 53. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
 54. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 55. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 56. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 57. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 58. CDC-50011 - Combinational Logic Before Synchronizer Chain
 59. CLK-30026 - Missing Clock Assignment
 60. CLK-30027 - Multiple Clock Assignments Found
 61. CLK-30028 - Invalid Generated Clock
 62. CLK-30029 - Invalid Clock Assignments
 63. CLK-30030 - PLL Setting Violation
 64. CLK-30033 - Invalid Clock Group Assignment
 65. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 66. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 67. CLK-30042 - Incorrect Clock Group Type
 68. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 69. RES-50003 - Asynchronous Reset with Insufficient Constraints
 70. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 71. TMC-20011 - Missing Input Delay Constraint
 72. TMC-20014 - Partial Output Delay
 73. TMC-20015 - Inconsistent Min-Max Delay
 74. TMC-20016 - Invalid Reference Pin
 75. TMC-20017 - Loops Detected
 76. TMC-20019 - Partial Multicycle Assignment
 77. TMC-20022 - I/O Delay Assignment Missing Parameters
 78. TMC-20023 - Invalid Set Net Delay Assignment
 79. TMC-30041 - Constraint with Invalid Clock Reference
 80. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 81. CLK-30031 - Input Delay Assigned to Clock
 82. FLP-10000 - Physical RAM with Utilization Below Threshold
 83. LNT-30023 - Reset Nets with Polarity Conflict
 84. TMC-20018 - Unsupported Latches Detected
 85. TMC-20021 - Partial Min-Max Delay Assignment
 86. TMC-20024 - Synchronous Data Delay Assignment
 87. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 88. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 89. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
 90. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 91. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
 92. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 93. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 94. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 95. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 96. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 97. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 98. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 99. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
100. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
101. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
102. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
103. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
104. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
105. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
106. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
107. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
108. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
109. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
110. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
111. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
112. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
113. CDC-50101 - Intra-Clock False Path Synchronizer
114. CDC-50102 - Synchronizer after CDC Topology with Control Signal
115. FLP-40006 - Pipelining Registers That Might Be Recoverable
116. RES-50010 - Reset Synchronizer Chains with Constant Output
117. TMC-20020 - Invalid Multicycle Assignment
118. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
119. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
120. TMC-20552 - User Selected Duplication Candidate was Rejected
121. TMC-20601 - Registers with High Immediate Fan-Out Tension
122. TMC-20602 - Registers with High Timing Path Endpoint Tension
123. TMC-20603 - Registers with High Immediate Fan-Out Span
124. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 23.3.0 Build 104 09/20/2023 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; qts_qsfp_sdi                                       ;
; Device Family         ; Stratix 10                                         ;
; Device                ; 1SG280HU2F50E2VG                                   ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 10     ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
; SDC File Path                                                                                                                                                                         ; Instance                                                                                  ; Entity                                                                           ; Library                              ; Promoted ; Status ; Read at                  ; Processing Time ; SDC on RTL ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
; ip/xcvr_test_system/xcvr_test_system_tx_fifo/fifo_1923/synth/xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc                                                                           ;                                                                                           ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da                                       ; fifo_1923                            ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_rx_fifo/fifo_1923/synth/xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc                                                                           ;                                                                                           ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq                                       ; fifo_1923                            ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc                                         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc                                         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc                                                ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc                                                ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0           ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya  ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0 ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc                                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0   ; altera_xcvr_reset_control_s10                                                    ; altera_xcvr_reset_control_s10_1911   ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; Yes      ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc                                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc                                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc                                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc                                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy ; altera_xcvr_native_s10_htile_1930    ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc                                                                                        ;                                                                                           ; altera_avalon_st_jtag_interface                                                  ; altera_jtag_dc_streaming_191         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:04 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qts_qsfp_sdi.sdc                                                                                                                                                                      ;                                                                                           ;                                                                                  ;                                      ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                       ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                      ;                                                                                           ; sdi_xcvr_test_hs_clk_xer_1940_gyeivji                                            ; hs_clk_xer_1940                      ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                          ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                     ;                                                                                           ; qsfp_xcvr_test_hs_clk_xer_1940_gyeivji                                           ; hs_clk_xer_1940                      ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|master_0|master_0|rst_controller                                                  ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|rst_controller                                                   ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001                                               ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_0|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller                                 ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|rst_controller                                                    ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc                                                                                                         ; q_sys_i|sdi_xcvr_test_1|rst_controller_001                                                ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; q_sys/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc                                                                                                              ;                                                                                           ; q_sys_hs_clk_xer_1940_suurwgi                                                    ; hs_clk_xer_1940                      ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc                                                         ;                                                                                           ;                                                                                  ; data_pattern_generator_core_10       ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc                                                               ;                                                                                           ;                                                                                  ; data_pattern_generator_core_10       ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc                                                               ;                                                                                           ;                                                                                  ; data_pattern_checker_core_10         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc                                                                   ;                                                                                           ;                                                                                  ; data_pattern_checker_core_10         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_internal_oscillator_atom_1911/synth/altera_internal_oscillator_atom.sdc  ;                                                                                           ; altera_internal_oscillator_atom                                                  ; altera_internal_oscillator_atom_1911 ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc          ;                                                                                           ; altera_avalon_st_jtag_interface                                                  ; altera_jtag_dc_streaming_191         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0                          ; altera_reset_controller                                                          ; altera_reset_controller_1922         ; No       ; OK     ; Fri Feb  2 19:37:05 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0                    ; altera_signaltap_agent_wrapper                                                   ; altera_signaltap_agent_1920          ; No       ; OK     ; Fri Feb  2 19:37:08 2024 ; 00:00:03        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1                    ; altera_signaltap_agent_wrapper                                                   ; altera_signaltap_agent_1920          ; No       ; OK     ; Fri Feb  2 19:37:08 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc                 ;                                                                                           ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y                                            ; st_dc_fifo_1950                      ; No       ; OK     ; Fri Feb  2 19:37:08 2024 ; 00:00:00        ; No         ;
; C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sandboxes/1904_0/sld/default_jtag.sdc                                                                                 ;                                                                                           ; alt_sld_fab_0                                                                    ; altera_work                          ; No       ; OK     ; Fri Feb  2 19:37:08 2024 ; 00:00:00        ; No         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------------------------------+----------+--------+--------------------------+-----------------+------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                      ; Source                                                                                                                                                                                                                                                             ; Targets                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; Generated ; 8.000  ; 125.0 MHz  ; 0.000 ; 4.000  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; altera_int_osc_clk                                                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock                                                                                                                                                                                      ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q }                                                                                                                                   ;
; altera_int_osc_clk                                                                                   ; Base      ; 4.000  ; 250.0 MHz  ; 0.000 ; 2.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock }                                                                                                                                                                                      ;
; altera_reserved_tck                                                                                  ; Base      ; 41.667 ; 24.0 MHz   ; 0.000 ; 20.833 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { altera_reserved_tck }                                                                                                                                                                                                                                                ;
; clk_50                                                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { clk_50 }                                                                                                                                                                                                                                                             ;
; clk_fpga_100m                                                                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { clk_fpga_100m }                                                                                                                                                                                                                                                      ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; 12.412 ; 80.57 MHz  ; 0.000 ; 6.206  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; 3.103  ; 322.27 MHz ; 0.000 ; 1.551  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; 6.206  ; 161.13 MHz ; 0.000 ; 3.103  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; 4.964  ; 201.42 MHz ; 0.000 ; 2.482  ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; 1.241  ; 805.66 MHz ; 0.000 ; 0.620  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg } ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; 2.482  ; 402.83 MHz ; 0.000 ; 1.241  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }       ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; 64.000 ; 15.63 MHz  ; 0.000 ; 32.000 ;            ; 8         ; 1           ;       ;        ;           ;            ; false    ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; { q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8 }                                                                                                                                               ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0           ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0           ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0           ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source }         ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; 21.548 ; 46.41 MHz  ; 0.000 ; 10.774 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                 ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; 5.387  ; 185.63 MHz ; 0.000 ; 2.693  ;            ; 1         ; 2           ;       ;        ;           ;            ; false    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0           ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg }   ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; 10.774 ; 92.81 MHz  ; 0.000 ; 5.387  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source }         ;
; refclk_qsfp_p                                                                                        ; Base      ; 1.551  ; 644.53 MHz ; 0.000 ; 0.775  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { refclk_qsfp_p }                                                                                                                                                                                                                                                      ;
; refclk_sdi_p                                                                                         ; Base      ; 6.734  ; 148.5 MHz  ; 0.000 ; 3.367  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                             ;                                                                                                                                                                                                                                                                    ; { refclk_sdi_p }                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary                                             ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Fail        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Setup Data Delay Summary                           ; Not Found   ;
;   Recovery Data Delay Summary                        ; Not Found   ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Pass        ;
;   Max Clock Skew Summary                             ; Not Found   ;
;   Net Delay Summary                                  ; Pass        ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
;   Design Assistant Summary                           ; High        ;
+------------------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                 ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                           ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
; 30.99 MHz  ; 30.99 MHz       ; altera_reserved_tck                                                                                  ;      ; Slow 900mV 100C Model           ;
; 148.35 MHz ; 148.35 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 166.75 MHz ; 166.75 MHz      ; clk_fpga_100m                                                                                        ;      ; Slow 900mV 100C Model           ;
; 186.43 MHz ; 186.43 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 202.14 MHz ; 202.14 MHz      ; clk_50                                                                                               ;      ; Slow 900mV 100C Model           ;
; 230.26 MHz ; 230.26 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 230.26 MHz ; 230.26 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 243.25 MHz ; 243.25 MHz      ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ;      ; Slow 900mV 100C Model           ;
; 246.85 MHz ; 246.85 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 246.85 MHz ; 246.85 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 251.07 MHz ; 251.07 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 251.07 MHz ; 251.07 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 254.84 MHz ; 254.84 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 254.84 MHz ; 254.84 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 271.0 MHz  ; 271.0 MHz       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 280.43 MHz ; 280.43 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 295.86 MHz ; 295.86 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 295.86 MHz ; 295.86 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 297.09 MHz ; 297.09 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 297.09 MHz ; 297.09 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 298.33 MHz ; 298.33 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ;      ; Slow 900mV 100C Model           ;
; 304.32 MHz ; 304.32 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 305.25 MHz ; 305.25 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 321.54 MHz ; 321.54 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ;      ; Slow 900mV 100C Model           ;
; 323.1 MHz  ; 323.1 MHz       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 323.1 MHz  ; 323.1 MHz       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 329.82 MHz ; 329.82 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 329.82 MHz ; 329.82 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ;      ; Slow 900mV 100C Model           ;
; 379.79 MHz ; 379.79 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 384.47 MHz ; 384.47 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 416.15 MHz ; 416.15 MHz      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 467.07 MHz ; 467.07 MHz      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ;      ; Slow 900mV 100C Model           ;
; 480.77 MHz ; 480.77 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 480.77 MHz ; 480.77 MHz      ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 482.63 MHz ; 482.63 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 482.63 MHz ; 482.63 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 488.28 MHz ; 488.28 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 488.28 MHz ; 488.28 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 495.29 MHz ; 495.29 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 495.29 MHz ; 495.29 MHz      ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 501.0 MHz  ; 501.0 MHz       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ;      ; Slow 900mV 0C Model             ;
; 501.0 MHz  ; 501.0 MHz       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ;      ; Slow 900mV 0C Model             ;
; 512.03 MHz ; 512.03 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 512.03 MHz ; 512.03 MHz      ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 514.93 MHz ; 514.93 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ;      ; Slow 900mV 0C Model             ;
; 514.93 MHz ; 514.93 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ;      ; Slow 900mV 0C Model             ;
; 528.82 MHz ; 528.82 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
; 528.82 MHz ; 528.82 MHz      ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.402  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.410  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.434  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.463  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.486  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.529  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.540  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.591  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.621  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.913  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.981  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 1.040  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.584  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.598  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.869  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.932  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_int_osc_clk                                                                                   ; 3.543  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.889  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; 4.003  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.126  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.134  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.158  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.187  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.210  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.253  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.264  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.315  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 4.698  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.069  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.141  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.173  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.361  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.371  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.429  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.488  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.633  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.032  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.046  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.317  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.380  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 14.807 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; 15.053 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 16.184 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 17.982 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 18.196 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.310 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.714 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.724 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.890 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; clk_fpga_100m                                                                                        ; 0.024 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.024 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.024 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.034 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.034 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.052 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.056 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.056 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; 0.060 ; 0.000         ; 0                  ; 2 Slow vid2 100C Model          ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.081 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.081 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.083 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.083 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.083 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.086 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.095 ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.098 ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.114 ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.115 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.115 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.117 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.121 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.121 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.123 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.123 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.127 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.128 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.131 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.134 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.134 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.135 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.135 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.136 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.136 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_int_osc_clk                                                                                   ; 0.138 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.139 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.139 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.140 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.140 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; 0.141 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.142 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.142 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.142 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.143 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.143 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.143 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.146 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.149 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.149 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 0.158 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 0.158 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1.369   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1.406   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1.510   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1.571   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.178   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.329   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.396   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.537   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.580   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.794   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.978   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 3.221   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 5.093   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 5.130   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 5.234   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 5.295   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; clk_fpga_100m                                                                                        ; 5.821   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 5.987   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 9.626   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 9.777   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 9.798   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 9.827   ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 9.844   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.985   ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 10.028  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 10.242  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 10.426  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 10.669  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; 14.694  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18.056  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 19.100  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 19.446  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 19.866  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 32.665  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.441  ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.735  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.775  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 62.984  ; 0.000         ; 0                  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 101.731 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 101.731 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 101.792 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 101.792 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 101.910 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 101.910 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 102.296 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 102.548 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 102.548 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 102.659 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 102.659 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 102.688 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 102.688 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 102.772 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 102.772 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 102.904 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 102.904 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 102.925 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 102.946 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 102.946 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 103.641 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 103.641 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 104.422 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 104.422 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 104.492 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 104.692 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 104.749 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 104.749 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 105.183 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 105.183 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; Clock                                                                                                ; Slack   ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
; clk_fpga_100m                                                                                        ; 0.166   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.204   ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.221   ; 0.000         ; 0                  ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.237   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.237   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.250   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; 0.257   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.257   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.257   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.263   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.263   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.264   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; 0.268   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.274   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.274   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.277   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.277   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.277   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.278   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.278   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.280   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.280   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.283   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.283   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.286   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.286   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.286   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.292   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.299   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.299   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.303   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.314   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.314   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.322   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.325   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.343   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.362   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.362   ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 203.540 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 203.540 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 203.785 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 203.785 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 203.881 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 203.967 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 204.035 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 204.035 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 204.497 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 204.497 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 205.118 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 205.118 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 205.176 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 205.176 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 205.190 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 205.190 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 205.192 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 205.257 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 205.257 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 205.344 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 205.344 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 205.396 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 205.396 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 205.577 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 205.724 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 205.738 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 205.738 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 205.747 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 205.862 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 205.862 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+---------+---------------+--------------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; Clock                                                                                                ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 0.368  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 0.407  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.752  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.753  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.754  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.764  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.769  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; refclk_qsfp_p                                                                                        ; 0.775  ; 0.000         ; 0                  ; High Pulse ; 2 Slow vid2 100C Model          ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.779  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.788  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.820  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; altera_int_osc_clk                                                                                   ; 0.936  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1.299  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1.299  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1.299  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1.299  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1.338  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1.338  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1.338  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1.338  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 1.996  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 1.997  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.000  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.016  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2.016  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.048  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.066  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2.073  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 2.441  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 2.441  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 2.480  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 2.480  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 2.614  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 2.615  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 2.616  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 2.626  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 2.631  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 2.641  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 2.650  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 2.682  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; refclk_sdi_p                                                                                         ; 3.367  ; 0.000         ; 0                  ; High Pulse ; 2 Slow vid2 100C Model          ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.375  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; clk_fpga_100m                                                                                        ; 4.170  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 4.886  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 4.914  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 4.919  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 4.969  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 5.720  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 5.721  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 5.724  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 5.740  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 5.740  ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 5.772  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 5.790  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 5.797  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; 9.170  ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 10.291 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 10.300 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 10.345 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 10.365 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; 17.885 ; 0.000         ; 0                  ; High Pulse ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.609 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.611 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.616 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 31.619 ; 0.000         ; 0                  ; Low Pulse  ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
2 Slow vid2 100C Model
2 Slow vid2 0C Model
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary 2 Slow vid2 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.351  ; 1.985         ; 0.634       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.355  ; 1.985         ; 0.630       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.376  ; 1.985         ; 0.609       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.381  ; 1.985         ; 0.604       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.433  ; 1.985         ; 0.552       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.438  ; 1.985         ; 0.547       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.443  ; 1.985         ; 0.542       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.461  ; 1.985         ; 0.524       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.328  ; 3.971         ; 0.643       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.344  ; 3.971         ; 0.627       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.358  ; 3.971         ; 0.613       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.381  ; 3.971         ; 0.590       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.392  ; 3.971         ; 0.579       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.431  ; 3.971         ; 0.540       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.453  ; 3.971         ; 0.518       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.530  ; 3.971         ; 0.441       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.448  ; 8.000         ; 0.552       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.456  ; 8.000         ; 0.544       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.489  ; 8.000         ; 0.511       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.520  ; 8.000         ; 0.480       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.528  ; 8.000         ; 0.472       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.536  ; 8.000         ; 0.464       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.540  ; 8.000         ; 0.460       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.579  ; 8.000         ; 0.421       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.580  ; 8.000         ; 0.420       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.588  ; 8.000         ; 0.412       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.607  ; 8.000         ; 0.393       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.613  ; 8.000         ; 0.387       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.619  ; 8.000         ; 0.381       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.623  ; 8.000         ; 0.377       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.634  ; 8.000         ; 0.366       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.655  ; 8.000         ; 0.345       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.660  ; 8.000         ; 0.340       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.661  ; 8.000         ; 0.339       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.666  ; 8.000         ; 0.334       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.694  ; 8.000         ; 0.306       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 8.045  ; 8.619         ; 0.574       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.090  ; 8.619         ; 0.529       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.138  ; 8.619         ; 0.481       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.167  ; 8.619         ; 0.452       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.239 ; 16.000        ; 0.761       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.240 ; 16.000        ; 0.760       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.325 ; 16.000        ; 0.675       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.334 ; 16.000        ; 0.666       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.363 ; 16.000        ; 0.637       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.363 ; 16.000        ; 0.637       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.403 ; 16.000        ; 0.597       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.416 ; 16.000        ; 0.584       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.420 ; 16.000        ; 0.580       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.443 ; 16.000        ; 0.557       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.459 ; 16.000        ; 0.541       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.479 ; 16.000        ; 0.521       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.481 ; 16.000        ; 0.519       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.526 ; 16.000        ; 0.474       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.599 ; 16.000        ; 0.401       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.646 ; 16.000        ; 0.354       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.640 ; 17.238        ; 0.598       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.665 ; 17.238        ; 0.573       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.673 ; 17.238        ; 0.565       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.696 ; 17.238        ; 0.542       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary 2 Slow vid2 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.349  ; 1.985         ; 0.636       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.366  ; 1.985         ; 0.619       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.384  ; 1.985         ; 0.601       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.384  ; 1.985         ; 0.601       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.416  ; 1.985         ; 0.569       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.429  ; 1.985         ; 0.556       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.438  ; 1.985         ; 0.547       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.466  ; 1.985         ; 0.519       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.317  ; 3.971         ; 0.654       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.329  ; 3.971         ; 0.642       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.365  ; 3.971         ; 0.606       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.384  ; 3.971         ; 0.587       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.390  ; 3.971         ; 0.581       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.433  ; 3.971         ; 0.538       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.443  ; 3.971         ; 0.528       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.518  ; 3.971         ; 0.453       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.443  ; 8.000         ; 0.557       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.459  ; 8.000         ; 0.541       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.491  ; 8.000         ; 0.509       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.523  ; 8.000         ; 0.477       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.534  ; 8.000         ; 0.466       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.544  ; 8.000         ; 0.456       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.545  ; 8.000         ; 0.455       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.569  ; 8.000         ; 0.431       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.571  ; 8.000         ; 0.429       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.594  ; 8.000         ; 0.406       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.597  ; 8.000         ; 0.403       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.616  ; 8.000         ; 0.384       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.619  ; 8.000         ; 0.381       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.630  ; 8.000         ; 0.370       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.641  ; 8.000         ; 0.359       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.652  ; 8.000         ; 0.348       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.660  ; 8.000         ; 0.340       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.666  ; 8.000         ; 0.334       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.669  ; 8.000         ; 0.331       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.685  ; 8.000         ; 0.315       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 8.037  ; 8.619         ; 0.582       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.063  ; 8.619         ; 0.556       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.133  ; 8.619         ; 0.486       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.171  ; 8.619         ; 0.448       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.243 ; 16.000        ; 0.757       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.244 ; 16.000        ; 0.756       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.322 ; 16.000        ; 0.678       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.335 ; 16.000        ; 0.665       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.364 ; 16.000        ; 0.636       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.368 ; 16.000        ; 0.632       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.417 ; 16.000        ; 0.583       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.424 ; 16.000        ; 0.576       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.430 ; 16.000        ; 0.570       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.441 ; 16.000        ; 0.559       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.465 ; 16.000        ; 0.535       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.487 ; 16.000        ; 0.513       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.488 ; 16.000        ; 0.512       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.502 ; 16.000        ; 0.498       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.609 ; 16.000        ; 0.391       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.665 ; 16.000        ; 0.335       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.623 ; 17.238        ; 0.615       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.666 ; 17.238        ; 0.572       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.673 ; 17.238        ; 0.565       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.694 ; 17.238        ; 0.544       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.240  ; 1.985         ; 0.745       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.255  ; 1.985         ; 0.730       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.261  ; 1.985         ; 0.724       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.272  ; 1.985         ; 0.713       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.334  ; 1.985         ; 0.651       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.349  ; 1.985         ; 0.636       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.365  ; 1.985         ; 0.620       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.386  ; 1.985         ; 0.599       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.224  ; 3.971         ; 0.747       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.248  ; 3.971         ; 0.723       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.282  ; 3.971         ; 0.689       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.288  ; 3.971         ; 0.683       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.300  ; 3.971         ; 0.671       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.335  ; 3.971         ; 0.636       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.371  ; 3.971         ; 0.600       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.441  ; 3.971         ; 0.530       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.336  ; 8.000         ; 0.664       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.370  ; 8.000         ; 0.630       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.401  ; 8.000         ; 0.599       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.420  ; 8.000         ; 0.580       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.425  ; 8.000         ; 0.575       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.454  ; 8.000         ; 0.546       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.455  ; 8.000         ; 0.545       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.482  ; 8.000         ; 0.518       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.491  ; 8.000         ; 0.509       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.511  ; 8.000         ; 0.489       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.532  ; 8.000         ; 0.468       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.537  ; 8.000         ; 0.463       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.539  ; 8.000         ; 0.461       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.541  ; 8.000         ; 0.459       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.558  ; 8.000         ; 0.442       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.577  ; 8.000         ; 0.423       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.586  ; 8.000         ; 0.414       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.587  ; 8.000         ; 0.413       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.588  ; 8.000         ; 0.412       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.623  ; 8.000         ; 0.377       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.954  ; 8.619         ; 0.665       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.996  ; 8.619         ; 0.623       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.039  ; 8.619         ; 0.580       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.091  ; 8.619         ; 0.528       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.132 ; 16.000        ; 0.868       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.155 ; 16.000        ; 0.845       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.209 ; 16.000        ; 0.791       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.240 ; 16.000        ; 0.760       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.250 ; 16.000        ; 0.750       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.252 ; 16.000        ; 0.748       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.283 ; 16.000        ; 0.717       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.305 ; 16.000        ; 0.695       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.327 ; 16.000        ; 0.673       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.365 ; 16.000        ; 0.635       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.367 ; 16.000        ; 0.633       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.377 ; 16.000        ; 0.623       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.398 ; 16.000        ; 0.602       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.438 ; 16.000        ; 0.562       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.519 ; 16.000        ; 0.481       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.566 ; 16.000        ; 0.434       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.559 ; 17.238        ; 0.679       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.565 ; 17.238        ; 0.673       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.578 ; 17.238        ; 0.660       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.608 ; 17.238        ; 0.630       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Slow 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.265  ; 1.985         ; 0.720       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.289  ; 1.985         ; 0.696       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.289  ; 1.985         ; 0.696       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.295  ; 1.985         ; 0.690       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.339  ; 1.985         ; 0.646       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.353  ; 1.985         ; 0.632       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.358  ; 1.985         ; 0.627       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.398  ; 1.985         ; 0.587       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.239  ; 3.971         ; 0.732       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.255  ; 3.971         ; 0.716       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.283  ; 3.971         ; 0.688       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.293  ; 3.971         ; 0.678       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.316  ; 3.971         ; 0.655       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.351  ; 3.971         ; 0.620       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.374  ; 3.971         ; 0.597       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.437  ; 3.971         ; 0.534       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.353  ; 8.000         ; 0.647       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.370  ; 8.000         ; 0.630       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.427  ; 8.000         ; 0.573       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.438  ; 8.000         ; 0.562       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.447  ; 8.000         ; 0.553       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.472  ; 8.000         ; 0.528       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.477  ; 8.000         ; 0.523       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.481  ; 8.000         ; 0.519       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.506  ; 8.000         ; 0.494       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.513  ; 8.000         ; 0.487       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.540  ; 8.000         ; 0.460       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.544  ; 8.000         ; 0.456       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.550  ; 8.000         ; 0.450       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.555  ; 8.000         ; 0.445       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.569  ; 8.000         ; 0.431       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.585  ; 8.000         ; 0.415       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.598  ; 8.000         ; 0.402       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.599  ; 8.000         ; 0.401       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.607  ; 8.000         ; 0.393       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.629  ; 8.000         ; 0.371       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.952  ; 8.619         ; 0.667       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 7.990  ; 8.619         ; 0.629       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.049  ; 8.619         ; 0.570       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.105  ; 8.619         ; 0.514       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.154 ; 16.000        ; 0.846       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.159 ; 16.000        ; 0.841       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.233 ; 16.000        ; 0.767       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.243 ; 16.000        ; 0.757       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.265 ; 16.000        ; 0.735       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.267 ; 16.000        ; 0.733       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.303 ; 16.000        ; 0.697       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.321 ; 16.000        ; 0.679       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.338 ; 16.000        ; 0.662       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.368 ; 16.000        ; 0.632       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.385 ; 16.000        ; 0.615       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.402 ; 16.000        ; 0.598       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.403 ; 16.000        ; 0.597       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.436 ; 16.000        ; 0.564       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.525 ; 16.000        ; 0.475       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.586 ; 16.000        ; 0.414       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.555 ; 17.238        ; 0.683       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.576 ; 17.238        ; 0.662       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.588 ; 17.238        ; 0.650       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.607 ; 17.238        ; 0.631       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast 900mV 100C Model                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.365  ; 1.985         ; 0.620       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.370  ; 1.985         ; 0.615       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.386  ; 1.985         ; 0.599       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.408  ; 1.985         ; 0.577       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.465  ; 1.985         ; 0.520       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.471  ; 1.985         ; 0.514       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.485  ; 1.985         ; 0.500       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.491  ; 1.985         ; 0.494       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.367  ; 3.971         ; 0.604       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.375  ; 3.971         ; 0.596       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.387  ; 3.971         ; 0.584       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.393  ; 3.971         ; 0.578       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.413  ; 3.971         ; 0.558       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.437  ; 3.971         ; 0.534       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.491  ; 3.971         ; 0.480       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.562  ; 3.971         ; 0.409       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.479  ; 8.000         ; 0.521       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.487  ; 8.000         ; 0.513       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.512  ; 8.000         ; 0.488       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.546  ; 8.000         ; 0.454       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.561  ; 8.000         ; 0.439       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.562  ; 8.000         ; 0.438       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.575  ; 8.000         ; 0.425       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.586  ; 8.000         ; 0.414       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.624  ; 8.000         ; 0.376       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.635  ; 8.000         ; 0.365       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.635  ; 8.000         ; 0.365       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.643  ; 8.000         ; 0.357       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.645  ; 8.000         ; 0.355       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.655  ; 8.000         ; 0.345       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.663  ; 8.000         ; 0.337       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.675  ; 8.000         ; 0.325       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.684  ; 8.000         ; 0.316       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.691  ; 8.000         ; 0.309       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.698  ; 8.000         ; 0.302       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.722  ; 8.000         ; 0.278       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 8.099  ; 8.619         ; 0.520       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.128  ; 8.619         ; 0.491       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.149  ; 8.619         ; 0.470       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.178  ; 8.619         ; 0.441       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.279 ; 16.000        ; 0.721       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.308 ; 16.000        ; 0.692       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.356 ; 16.000        ; 0.644       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.358 ; 16.000        ; 0.642       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.363 ; 16.000        ; 0.637       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.398 ; 16.000        ; 0.602       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.454 ; 16.000        ; 0.546       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.455 ; 16.000        ; 0.545       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.467 ; 16.000        ; 0.533       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.471 ; 16.000        ; 0.529       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.473 ; 16.000        ; 0.527       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.475 ; 16.000        ; 0.525       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.512 ; 16.000        ; 0.488       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.574 ; 16.000        ; 0.426       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.624 ; 16.000        ; 0.376       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.670 ; 16.000        ; 0.330       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.676 ; 17.238        ; 0.562       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.704 ; 17.238        ; 0.534       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.705 ; 17.238        ; 0.533       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.743 ; 17.238        ; 0.495       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Max Skew Summary Fast 900mV 0C Model                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; Name         ; Slack  ; Required Skew ; Actual Skew ; From Node                                                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock ; Latch Clock ; Options ; SDC Location                                      ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+
; set_max_skew ; 1.407  ; 1.985         ; 0.578       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.413  ; 1.985         ; 0.572       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.438  ; 1.985         ; 0.547       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.459  ; 1.985         ; 0.526       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 1.506  ; 1.985         ; 0.479       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.513  ; 1.985         ; 0.472       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.516  ; 1.985         ; 0.469       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 1.521  ; 1.985         ; 0.464       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                      ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.413  ; 3.971         ; 0.558       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.414  ; 3.971         ; 0.557       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.437  ; 3.971         ; 0.534       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.462  ; 3.971         ; 0.509       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 3.462  ; 3.971         ; 0.509       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.472  ; 3.971         ; 0.499       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.515  ; 3.971         ; 0.456       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 3.582  ; 3.971         ; 0.389       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]        ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 7.499  ; 8.000         ; 0.501       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.528  ; 8.000         ; 0.472       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.550  ; 8.000         ; 0.450       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.564  ; 8.000         ; 0.436       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.589  ; 8.000         ; 0.411       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.594  ; 8.000         ; 0.406       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.595  ; 8.000         ; 0.405       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.611  ; 8.000         ; 0.389       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.639  ; 8.000         ; 0.361       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.641  ; 8.000         ; 0.359       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.656  ; 8.000         ; 0.344       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.660  ; 8.000         ; 0.340       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.661  ; 8.000         ; 0.339       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.675  ; 8.000         ; 0.325       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.679  ; 8.000         ; 0.321       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.695  ; 8.000         ; 0.305       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|in_wr_ptr_gray[*]}]                                                             ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|write_crosser|sync[*].u|din_s1}]                                                      ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:40      ;
; set_max_skew ; 7.695  ; 8.000         ; 0.305       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.700  ; 8.000         ; 0.300       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 7.708  ; 8.000         ; 0.292       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 7.729  ; 8.000         ; 0.271       ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|out_rd_ptr_gray[*]}]                                                            ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_crosser|sync[*].u|din_s1}]                                                       ;              ;             ;         ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:44      ;
; set_max_skew ; 8.137  ; 8.619         ; 0.482       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 8.147  ; 8.619         ; 0.472       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.168  ; 8.619         ; 0.451       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 8.220  ; 8.619         ; 0.399       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 15.330 ; 16.000        ; 0.670       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.363 ; 16.000        ; 0.637       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.385 ; 16.000        ; 0.615       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.408 ; 16.000        ; 0.592       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.421 ; 16.000        ; 0.579       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.451 ; 16.000        ; 0.549       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.498 ; 16.000        ; 0.502       ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.501 ; 16.000        ; 0.499       ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                         ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.504 ; 16.000        ; 0.496       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.507 ; 16.000        ; 0.493       ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.509 ; 16.000        ; 0.491       ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.509 ; 16.000        ; 0.491       ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.554 ; 16.000        ; 0.446       ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.586 ; 16.000        ; 0.414       ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                         ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.658 ; 16.000        ; 0.342       ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                        ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 15.694 ; 16.000        ; 0.306       ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                        ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ;              ;             ;         ; altera_avalon_st_handshake_clock_crosser.sdc:85   ;
; set_max_skew ; 16.723 ; 17.238        ; 0.515       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.745 ; 17.238        ; 0.493       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]         ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ;              ;             ;         ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:30 ;
; set_max_skew ; 16.751 ; 17.238        ; 0.487       ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
; set_max_skew ; 16.781 ; 17.238        ; 0.457       ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ;              ;             ;         ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:30 ;
+--------------+--------+---------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+---------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Net Delay Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                            ; To                                                                                                                                                              ; Type ; SDC Location                                      ; Worst-Case Operating Conditions ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+
; set_net_delay ; 1.164  ; 1.985    ; 0.821  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.176  ; 1.985    ; 0.809  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.189  ; 1.985    ; 0.796  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.195  ; 1.985    ; 0.790  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.214  ; 1.985    ; 0.771  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                     ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 0C Model             ;
; set_net_delay ; 1.240  ; 1.985    ; 0.745  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.260  ; 1.985    ; 0.725  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.355  ; 1.985    ; 0.630  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]              ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.433  ; 1.985    ; 0.552  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.446  ; 1.985    ; 0.539  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.458  ; 1.985    ; 0.527  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.466  ; 1.985    ; 0.519  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.470  ; 1.985    ; 0.515  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.480  ; 1.985    ; 0.505  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.494  ; 1.985    ; 0.491  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 1.501  ; 1.985    ; 0.484  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.129  ; 3.971    ; 0.842  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.151  ; 3.971    ; 0.820  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.168  ; 3.971    ; 0.803  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.186  ; 3.971    ; 0.785  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.194  ; 3.971    ; 0.777  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.215  ; 3.971    ; 0.756  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.234  ; 3.971    ; 0.737  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]       ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 0C Model             ;
; set_net_delay ; 3.261  ; 3.971    ; 0.710  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                            ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.318  ; 3.971    ; 0.653  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.391  ; 3.971    ; 0.580  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.427  ; 3.971    ; 0.544  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.438  ; 3.971    ; 0.533  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.458  ; 3.971    ; 0.513  ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.461  ; 3.971    ; 0.510  ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; [get_keepers {q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]               ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.485  ; 3.971    ; 0.486  ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 3.488  ; 3.971    ; 0.483  ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; [get_keepers {q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.127  ; 8.000    ; 0.873  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.129  ; 8.000    ; 0.871  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.132  ; 8.000    ; 0.868  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.136  ; 8.000    ; 0.864  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.140  ; 8.000    ; 0.860  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.141  ; 8.000    ; 0.859  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                                               ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.151  ; 8.000    ; 0.849  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.166  ; 8.000    ; 0.834  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.184  ; 8.000    ; 0.816  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.197  ; 8.000    ; 0.803  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                               ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.201  ; 8.000    ; 0.799  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.204  ; 8.000    ; 0.796  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.218  ; 8.000    ; 0.782  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.255  ; 8.000    ; 0.745  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.273  ; 8.000    ; 0.727  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.287  ; 8.000    ; 0.713  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.289  ; 8.000    ; 0.711  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                               ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                              ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.315  ; 8.000    ; 0.685  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.318  ; 8.000    ; 0.682  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.361  ; 8.000    ; 0.639  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.363  ; 8.000    ; 0.637  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer*}]                                              ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer*}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.364  ; 8.000    ; 0.636  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.364  ; 8.000    ; 0.636  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.396  ; 8.000    ; 0.604  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.402  ; 8.000    ; 0.598  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.407  ; 8.000    ; 0.593  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.409  ; 8.000    ; 0.591  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                                ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.409  ; 8.000    ; 0.591  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 0C Model             ;
; set_net_delay ; 7.412  ; 8.000    ; 0.588  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 7.416  ; 8.000    ; 0.584  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.424  ; 8.000    ; 0.576  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.427  ; 8.000    ; 0.573  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.432  ; 8.000    ; 0.568  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.440  ; 8.000    ; 0.560  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.445  ; 8.000    ; 0.555  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.445  ; 8.000    ; 0.555  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.448  ; 8.000    ; 0.552  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.451  ; 8.000    ; 0.549  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.456  ; 8.000    ; 0.544  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                                ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.458  ; 8.000    ; 0.542  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.462  ; 8.000    ; 0.538  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.473  ; 8.000    ; 0.527  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.488  ; 8.000    ; 0.512  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped_n}]                    ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.490  ; 8.000    ; 0.510  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.496  ; 8.000    ; 0.504  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.530  ; 8.000    ; 0.470  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_toggle}]                                               ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.555  ; 8.000    ; 0.445  ; [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}]                                                                                                           ; [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]                                              ; max  ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:34      ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.720  ; 8.000    ; 0.280  ; [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}]                                                                                                          ; [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]                                               ; max  ; alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc:35      ; Fast 900mV 100C Model           ;
; set_net_delay ; 7.825  ; 8.619    ; 0.794  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                      ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.826  ; 8.619    ; 0.793  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]               ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.837  ; 8.619    ; 0.782  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]               ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 7.876  ; 8.619    ; 0.743  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]                      ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.053  ; 8.619    ; 0.566  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.094  ; 8.619    ; 0.525  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.094  ; 8.619    ; 0.525  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 8.101  ; 8.619    ; 0.518  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.181 ; 16.000   ; 0.819  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.218 ; 16.000   ; 0.782  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.233 ; 16.000   ; 0.767  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.235 ; 16.000   ; 0.765  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.242 ; 16.000   ; 0.758  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.268 ; 16.000   ; 0.732  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.271 ; 16.000   ; 0.729  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.278 ; 16.000   ; 0.722  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.291 ; 16.000   ; 0.709  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.294 ; 16.000   ; 0.706  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.300 ; 16.000   ; 0.700  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.312 ; 16.000   ; 0.688  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.318 ; 16.000   ; 0.682  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.324 ; 16.000   ; 0.676  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.327 ; 16.000   ; 0.673  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.329 ; 16.000   ; 0.671  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.341 ; 16.000   ; 0.659  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.357 ; 16.000   ; 0.643  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.360 ; 16.000   ; 0.640  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.360 ; 16.000   ; 0.640  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.370 ; 16.000   ; 0.630  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.379 ; 16.000   ; 0.621  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.380 ; 16.000   ; 0.620  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                 ; [get_registers {q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.381 ; 16.000   ; 0.619  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer*}]                                           ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer*}]                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.391 ; 16.000   ; 0.609  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.391 ; 16.000   ; 0.609  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.393 ; 16.000   ; 0.607  ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                                     ; [get_registers {q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.394 ; 16.000   ; 0.606  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.397 ; 16.000   ; 0.603  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.398 ; 16.000   ; 0.602  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.402 ; 16.000   ; 0.598  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.404 ; 16.000   ; 0.596  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer*}]                                                           ; [get_registers {q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer*}]                                                          ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.408 ; 16.000   ; 0.592  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                            ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.420 ; 16.000   ; 0.580  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.420 ; 16.000   ; 0.580  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer*}]                                          ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer*}]                                         ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.427 ; 16.000   ; 0.573  ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                     ; [get_registers {q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                 ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.430 ; 16.000   ; 0.570  ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.448 ; 16.000   ; 0.552  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.452 ; 16.000   ; 0.548  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.461 ; 16.000   ; 0.539  ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                ; [get_registers {q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.465 ; 16.000   ; 0.535  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 0C Model             ;
; set_net_delay ; 15.477 ; 16.000   ; 0.523  ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_toggle}]                                                            ; [get_registers {q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.478 ; 16.000   ; 0.522  ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                 ; [get_registers {q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.484 ; 16.000   ; 0.516  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_toggle_flopped_n}]                    ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_to_in_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.494 ; 16.000   ; 0.506  ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_toggle}]                                           ; [get_registers {q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_to_out_synchronizer|din_s1}]                            ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 15.514 ; 16.000   ; 0.486  ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_toggle_flopped_n}]                                    ; [get_registers {q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_to_in_synchronizer|din_s1}]                                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:118  ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.519 ; 17.238   ; 0.719  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]        ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.530 ; 17.238   ; 0.708  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                             ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.537 ; 17.238   ; 0.701  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|*rdptr_g*}]                             ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.539 ; 17.238   ; 0.699  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|delayed_wrptr_g*}]        ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:33 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.698 ; 17.238   ; 0.540  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.717 ; 17.238   ; 0.521  ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.748 ; 17.238   ; 0.490  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rx_fifo|xcvr_test_system_fifo_1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe*|dffe*}]  ; max  ; xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 16.756 ; 17.238   ; 0.482  ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; [get_keepers {q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|tx_fifo|rx_fifo_0|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe*|dffe*}]                ; max  ; xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc:45 ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.701 ; 33.333   ; 0.632  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                              ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.710 ; 33.333   ; 0.623  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_buffer*}]                              ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|out_data_buffer*}]                             ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:83   ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.738 ; 33.333   ; 0.595  ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]                               ; [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|host_link_jtag|jtag|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
; set_net_delay ; 32.756 ; 33.333   ; 0.577  ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_data_toggle}]                               ; [get_registers {q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|in_to_out_synchronizer|din_s1}]                ; max  ; altera_avalon_st_handshake_clock_crosser.sdc:100  ; Slow 900mV 100C Model           ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+---------------------------------------------------+---------------------------------+


------------------------------------------------
; Metastability Summary 2 Slow vid2 100C Model ;
------------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.870 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



----------------------------------------------
; Metastability Summary 2 Slow vid2 0C Model ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.868 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.586 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.650 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 2.949 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

Number of Synchronizer Chains Found: 1425
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 840, or 58.9%

Worst Case Available Settling Time: 3.210 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; user_led_g(0)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(1)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(2)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_rstn           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_g(3)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lt_io_scl           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(0)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(1)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(2)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led_r(3)       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_tx_sd_hdn       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf0_bypass      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf1_auto_sleep  ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_mf2_mute        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_clk148_up       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdi_clk148_down     ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_scl            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_mod_seln       ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_lp_mode        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lt_io_sda           ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; qsfp_sda            ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~INIT_DONE~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~CONF_DONE~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~SEU_ERROR~         ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_AVST_READY~ ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~CVP_CONFDONE~      ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~PWRMGT_SCL~        ; 1.8 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; user_dipsw(0)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(1)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(2)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_dipsw(3)       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(0)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(1)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; user_pb(2)          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_interruptn     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_mod_prsn       ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; lt_io_sda           ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; qsfp_sda            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; cpu_resetn          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_50              ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_fpga_100m       ; LVDS         ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tck ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; refclk_sdi_p        ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_qsfp_p       ; LVDS         ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_OSC_CLK_1~  ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL0~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL1~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_MSEL2~      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; clk_fpga_100m(n)    ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_sdi_p(n)     ; LVDS         ; 1440 ps         ; 1440 ps         ;
; refclk_qsfp_p(n)    ; LVDS         ; 1440 ps         ; 1440 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; user_led_g(0)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_g(1)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_g(2)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; qsfp_rstn           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; user_led_g(3)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; lt_io_scl           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; user_led_r(0)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; user_led_r(1)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; user_led_r(2)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; user_led_r(3)       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; sdi_tx_sd_hdn       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; sdi_mf0_bypass      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; sdi_mf1_auto_sleep  ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; sdi_mf2_mute        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; sdi_clk148_up       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; sdi_clk148_down     ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0129 V           ; 0.134 V                              ; 0.127 V                              ; 6.82e-10 s                  ; 6.67e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0129 V          ; 0.134 V                             ; 0.127 V                             ; 6.82e-10 s                 ; 6.67e-10 s                 ; No                        ; No                        ;
; qsfp_scl            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; qsfp_mod_seln       ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; qsfp_lp_mode        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0131 V           ; 0.136 V                              ; 0.129 V                              ; 6.84e-10 s                  ; 6.68e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0131 V          ; 0.136 V                             ; 0.129 V                             ; 6.84e-10 s                 ; 6.68e-10 s                 ; No                        ; No                        ;
; lt_io_sda           ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.0119 V           ; 0.131 V                              ; 0.123 V                              ; 6.77e-10 s                  ; 6.63e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.0119 V          ; 0.131 V                             ; 0.123 V                             ; 6.77e-10 s                 ; 6.63e-10 s                 ; No                        ; No                        ;
; qsfp_sda            ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 1.24e-05 V                   ; 1.72 V              ; -0.012 V            ; 0.132 V                              ; 0.125 V                              ; 6.79e-10 s                  ; 6.64e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 1.24e-05 V                  ; 1.72 V             ; -0.012 V           ; 0.132 V                             ; 0.125 V                             ; 6.79e-10 s                 ; 6.64e-10 s                 ; No                        ; No                        ;
; ~INIT_DONE~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~PWRMGT_SDA~        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~CONF_DONE~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~SEU_ERROR~         ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.156 V            ; 0.415 V                              ; 0.361 V                              ; 2.28e-10 s                  ; 2.42e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.156 V           ; 0.415 V                             ; 0.361 V                             ; 2.28e-10 s                 ; 2.42e-10 s                 ; No                        ; No                        ;
; ~ALTERA_AVST_READY~ ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~CVP_CONFDONE~      ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
; ~PWRMGT_SCL~        ; 1.8 V        ; 0 s                 ; 0 s                 ; 1.71 V                       ; 4.86e-06 V                   ; 1.88 V              ; -0.155 V            ; 0.414 V                              ; 0.363 V                              ; 2.29e-10 s                  ; 2.43e-10 s                  ; No                         ; No                         ; 1.71 V                      ; 4.86e-06 V                  ; 1.88 V             ; -0.155 V           ; 0.414 V                             ; 0.363 V                             ; 2.29e-10 s                 ; 2.43e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; altera_int_osc_clk                                                                                   ; 1          ; 1          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 3.543            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.051           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.719           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.073           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.592           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.051           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.719           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.073           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.592           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.512            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.153           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.671           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.998           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.854           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.153           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.671           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.998           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.854           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.501            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.285           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.562           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.145           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.542           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.285           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.562           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.145           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.542           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.498            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.968           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.990           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.103           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.801           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.968           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.990           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.103           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.801           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 7.436            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.906           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.030           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.943           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.975           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.153           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.666           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.237           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 98.625           ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 1395       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 3.889            ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 11398      ; 127        ; 6        ; 0        ; Intra-Clock (Timed Safe)  ; 4.698            ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; clk_50                                                                                               ; 30572      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 15.053           ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 25946      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.003            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 3004       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.069            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 927        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.253            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2304       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.380            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.134            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 3004       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.621            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 927        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.529            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2304       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.932            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.410            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 198        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.724           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2828       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.361            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 965        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.210            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 1993       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.317            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1799       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.126            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2828       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.913            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 965        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.486            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1993       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.869            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1799       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.402            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 115        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.310           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 3041       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.429            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 977        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.158            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 1994       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.032            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1843       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.187            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 3041       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.981            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 977        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.434            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1994       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.584            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1843       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.463            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 68         ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.714           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2617       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.488            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 952        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.264            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2035       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.046            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1724       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 4.315            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2617       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.040            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 952        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.540            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2035       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 1.598            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1724       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.591            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 129        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 60.890           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2540       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 14.807           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 930        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.633            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2031       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 18.196           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1724       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.173            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2525       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 16.184           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 928        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.371            ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2161       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 17.982           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 8.141            ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; false path ; false path ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; clk_fpga_100m                                                                                        ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; clk_50                                                                                               ; false path ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 40         ; 0          ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; altera_int_osc_clk                                                                                   ; 1          ; 1          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.138            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.745           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.098          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.626           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.123          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.745           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.098          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.626           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.123          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.149            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.718           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.129          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.936           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.052          ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.718           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.129          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.936           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.052          ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.156            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.669           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.150          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.597           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.142          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.669           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.150          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.597           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.142          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.157            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.021          ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.951           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.770           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.124          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.021          ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.951           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.770           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.124          ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 2          ; 2          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 0.187            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.004          ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.946           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.964           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.044          ; Slow vid2 100C Model            ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.655           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 18         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.152          ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 99.601           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 20         ; 0          ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; 100.184          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 1448       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.131            ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 10020      ; 127        ; 4        ; 0        ; Intra-Clock (Timed Safe)  ; 0.141            ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; clk_50                                                                                               ; 29783      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.060            ; Slow vid2 100C Model            ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 25455      ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.024            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2693       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.134            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 942        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.115            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2399       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.135            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.143            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2693       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.134            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 942        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.115            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2399       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.135            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.143            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 224        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.127            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2621       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.140            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 933        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.081            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2086       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.024            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1779       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.149            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 4          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.158            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2621       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.140            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 933        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.081            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2086       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.024            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1779       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.149            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 4          ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.158            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 131        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.095            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2589       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.136            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 974        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.083            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2034       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.056            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1768       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.142            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2589       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.136            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 974        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.083            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2034       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.056            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1768       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.142            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 81         ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.117            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 2495       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.123            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 939        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.121            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 2068       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.034            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.139            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 2495       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.123            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 939        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.121            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 2068       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.034            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.139            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 65         ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.098            ; Fast 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2617       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.142            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 952        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.086            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2086       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.052            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.143            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 2583       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.128            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 958        ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.114            ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 2359       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.083            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1704       ; 0          ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.146            ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.744          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.772          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.749          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.548          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.744          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.772          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.749          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.548          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.628          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.688          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.422          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.659          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.628          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.688          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.422          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.659          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.944          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.904          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 105.183          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.946          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.944          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.904          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 105.183          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.946          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.226          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.731          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.641          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.792          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.226          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.731          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.641          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.792          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.511          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.910          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.692          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.925          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 103.911          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 101.910          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 104.492          ; Slow 900mV 100C Model           ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 102.296          ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 702        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.987            ; Slow 900mV 100C Model           ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 596        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 32.665           ; Slow 900mV 100C Model           ;
; clk_50                                                                                               ; clk_50                                                                                               ; 4477       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 14.694           ; Slow 900mV 100C Model           ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 3633       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.821            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.777            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.234            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 10.669           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.329            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.510            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 3.221            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 81         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.775           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.626            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.130            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.985            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.178            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.406            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.537            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.441           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.844            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.093            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 10.242           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.396            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.369            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.794            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 57         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.984           ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 10.426           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 5.295            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 10.028           ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.978            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 1.571            ; Slow 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 2.580            ; Slow 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 59         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 62.735           ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.446           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.798            ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.866           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 18.056           ; Slow 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 9.827            ; Slow 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 19.100           ; Slow 900mV 100C Model           ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; From Clock                                                                                           ; To Clock                                                                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification   ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.744          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.190          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.785          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.396          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.744          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.190          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.785          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.396          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.828          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.257          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.035          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.344          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.828          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.257          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.035          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.344          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.635          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.118          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.540          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.176          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.635          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.118          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.540          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.176          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.620          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.738          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.497          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.862          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.620          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.738          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.497          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.862          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.564          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.747          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.881          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.192          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 204.258          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.724          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 203.967          ; Fast 900mV 0C Model             ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; 1          ; 0        ; 0        ; 0        ; Asynchronous (Timed Unsafe) ; 205.577          ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; altera_reserved_tck                                                                                  ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; clk_fpga_100m                                                                                        ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_50                                                                                               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; altera_reserved_tck                                                                                  ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; clk_50                                                                                               ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; clk_fpga_100m                                                                                        ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)         ; --               ; --                              ;
; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 702        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.264            ; Fast 900mV 0C Model             ;
; altera_reserved_tck                                                                                  ; altera_reserved_tck                                                                                  ; 596        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.268            ; Fast 900mV 0C Model             ;
; clk_50                                                                                               ; clk_50                                                                                               ; 4477       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.257            ; Fast 900mV 0C Model             ;
; clk_fpga_100m                                                                                        ; clk_fpga_100m                                                                                        ; 3633       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.166            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.263            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.286            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.314            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.263            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.286            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.314            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 81         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.277            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.277            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.362            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.299            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.277            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.362            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.299            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 61         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.292            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.283            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.237            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.280            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 797        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.283            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.237            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.280            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 57         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.204            ; Fast 900mV 100C Model           ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.274            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.257            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.278            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 796        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.274            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.257            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.278            ; Fast 900mV 0C Model             ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 59         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.221            ; Fast 900mV 100C Model           ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.286            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.343            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.303            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 795        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.250            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 35         ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.325            ; Fast 900mV 0C Model             ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 400        ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)    ; 0.322            ; Fast 900mV 0C Model             ;
+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+-----------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.3.0 Build 104 09/20/2023 SC Pro Edition
    Info: Processing started: Fri Feb  2 19:36:53 2024
    Info: System process ID: 1004
Info: Command: quartus_sta qts_qsfp_sdi -c qts_qsfp_sdi --mode=finalize
Info: Using INI file C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/quartus.ini
Info: The application is running in 'DNI' mode.
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:08.
Info (22889): This design was generated using the DNI flow.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa
        Info (332166): if {[get_collection_size [get_clocks altera_int_osc_clk -nowarn]] == 0} {create_clock -name altera_int_osc_clk -period 4.000 [get_nodes [get_entity_instances {altera_internal_oscillator_atom}]*|oscillator_dut~oscillator_clock]}; set alt_xcvr_reset_seq_entity_inst [get_entity_instances {altera_xcvr_reset_sequencer_s10}]; set alt_xcvr_reset_seq_entity_inst_list [split $alt_xcvr_reset_seq_entity_inst |]; set alt_xcvr_reset_seq_entity_inst_list  [lreplace $alt_xcvr_reset_seq_entity_inst_list end end]; set alt_xcvr_reset_seq_entity_inst_final_name [join $alt_xcvr_reset_seq_entity_inst_list |]; if { [get_collection_size [get_nodes -nowarn $alt_xcvr_reset_seq_entity_inst_final_name*alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk]] > 0 } { create_generated_clock -name ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk -divide_by 2 -source [get_nodes [get_entity_instances {altera_internal_oscillator_atom}]*|oscillator_dut~oscillator_clock] [get_pins -compat -nowarn $alt_xcvr_reset_seq_entity_inst_final_name*alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q] }
    Info (332165): Entity sld_synchronizer_no_reset
        Info (332166): set_false_path -to [get_keepers {*sld_synchronizer_no_reset:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:01.
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_tx_fifo/fifo_1923/synth/xcvr_test_system_tx_fifo_fifo_1923_bynk7da.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_rx_fifo/fifo_1923/synth/xcvr_test_system_rx_fifo_fifo_1923_lpyfjcq.sdc'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/sdi_xcvr_test/sdi_xcvr_test_xcvr_native_s10_htile_0/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_5rlvnya.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_reset_control_s10_0/altera_xcvr_reset_control_s10_1911/synth/alt_xcvr_reset_s10.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_global_constraints_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (18794): Reading SDC File: 'ip/qsfp_xcvr_test/qsfp_xcvr_test_xcvr_native_s10_htile_1/altera_xcvr_native_s10_htile_1930/synth/alt_xcvr_native_re_cal_chnl_wuzufqy.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1'
Info (332104): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'ip/q_sys/q_sys_master_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'qts_qsfp_sdi.sdc'
Warning (19049): The derive_pll_clocks command is not supported in this family.
    Info (19050): This command is deprecated because all PLL clocks are automatically generated by the SDC files generated alongside the PLL IP. No user action is required.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(19): *|freq_counter:freq_counter_0|slow_clk could not be matched with a port or pin or register or keeper or net or node or combinational node File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
Critical Warning (332049): Ignored create_generated_clock at qts_qsfp_sdi.sdc(19): Argument <targets> is not an object ID File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
    Info (332050): create_generated_clock -name slow_clk -source [get_ports clk_50] -divide_by 2 {*|freq_counter:freq_counter_0|slow_clk} File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 19
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(61): slow_clk could not be matched with a clock File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
Warning (332049): Ignored set_clock_groups at qts_qsfp_sdi.sdc(61): Argument -group with value [get_clocks { slow_clk }] contains zero elements File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
    Info (332050): set_clock_groups -asynchronous -group [get_clocks { slow_clk }] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 61
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(67): altera_reserved_ntrst could not be matched with a port File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(67): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
    Info (332050): set_false_path -from [get_ports {altera_reserved_ntrst}] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 67
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(70): user_dipsw[*] could not be matched with a port File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(70): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
    Info (332050): set_false_path -from [get_ports {user_dipsw[*]}] File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 70
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(71): user_pb[*] could not be matched with a keeper File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(71): Argument <from> is an empty collection File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
    Info (332050): set_false_path -from [get_keepers {user_pb[*]}]  File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 71
Warning (332174): Ignored filter at qts_qsfp_sdi.sdc(75): qsfp_mod_prsn could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
Warning (332049): Ignored set_false_path at qts_qsfp_sdi.sdc(75): Argument <to> is not an object ID File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
    Info (332050): set_false_path -from * -to qsfp_mod_prsn File: C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/qts_qsfp_sdi.sdc Line: 75
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'xcvr_test_system/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'sdi_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'sdi_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'qsfp_xcvr_test/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|master_0|master_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|master_0|master_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_1|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_3|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_3|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|qsfp_xcvr_test_4|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|qsfp_xcvr_test_4|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_0|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_0|rst_controller_001|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller|*
Info (18794): Reading SDC File: 'qsfp_xcvr_test/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'q_sys_i|sdi_xcvr_test_1|rst_controller_001'
Info: Following instance found in the design -  q_sys_i|sdi_xcvr_test_1|rst_controller_001|*
Info (332104): Reading SDC File: 'q_sys/hs_clk_xer_1940/synth/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/data_pattern_generator.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_generator_0/data_pattern_generator_core_10/synth/reset_controller.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/data_pattern_checker.sdc'
Info (332104): Reading SDC File: 'ip/xcvr_test_system/xcvr_test_system_data_pattern_checker_0/data_pattern_checker_core_10/synth/reset_controller.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_internal_oscillator_atom_1911/synth/altera_internal_oscillator_atom.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_jtag_dc_streaming_191/synth/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_reset_controller_1922/synth/altera_reset_controller.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0'
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (18794): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0/st_dc_fifo_1950/synth/alt_sld_fab_0_st_dc_fifo_1950_w4zc75y.sdc'
Info (332104): Reading SDC File: 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/dni/sandboxes/1904_0/sld/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:03.
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tdi" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-fall input delay
Warning (332070): Port "altera_reserved_tms" relative to the falling edge of clock "altera_reserved_tck" does not specify a min-rise input delay
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 0.402
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.402               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.410               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.434               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.463               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.486               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.529               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.540               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.591               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.621               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     0.913               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     0.981               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.040               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.584               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.598               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.869               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     1.932               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     3.543               0.000         0 altera_int_osc_clk Slow 900mV 100C Model 
    Info (332119):     3.889               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk Slow 900mV 100C Model 
    Info (332119):     4.003               0.000         0 clk_fpga_100m Slow 900mV 100C Model 
    Info (332119):     4.126               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.134               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.158               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.187               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.210               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.253               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.264               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.315               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.698               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
    Info (332119):     8.069               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     8.141               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.173               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.361               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     8.371               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     8.429               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     8.488               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     8.633               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     9.032               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.046               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.317               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.380               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    14.807               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    15.053               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    16.184               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    17.982               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    18.196               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    60.310               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.714               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.724               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    60.890               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.024
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.024               0.000         0 clk_fpga_100m   Slow 900mV 0C Model 
    Info (332119):     0.024               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     0.024               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     0.034               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     0.034               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     0.052               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.056               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.056               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.060               0.000         0     clk_50 2 Slow vid2 100C Model 
    Info (332119):     0.081               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.081               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.083               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.083               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.083               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.086               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.095               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.098               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.114               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.115               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.115               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.117               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.121               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.121               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.123               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.123               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.127               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.128               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.131               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.134               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.134               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.135               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.135               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.136               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.136               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.138               0.000         0 altera_int_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.139               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.139               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.140               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.140               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.141               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.142               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.142               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.142               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.143               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.143               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.143               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.146               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.149               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.149               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.158               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):     0.158               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
Info (332146): Worst-case recovery slack is 1.369
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     1.369               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.406               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.510               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     1.571               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.178               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.329               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.396               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.537               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.580               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.794               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.978               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     3.221               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     5.093               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     5.130               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     5.234               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     5.295               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     5.821               0.000         0 clk_fpga_100m Slow 900mV 100C Model 
    Info (332119):     5.987               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk Slow 900mV 100C Model 
    Info (332119):     9.626               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.777               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.798               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     9.827               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     9.844               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.985               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    10.028               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    10.242               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    10.426               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    10.669               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    14.694               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    18.056               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.100               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.446               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    19.866               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    32.665               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
    Info (332119):    62.441               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    62.735               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):    62.775               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):    62.984               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Slow 900mV 0C Model 
    Info (332119):   101.731               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.731               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.792               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.792               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.910               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   101.910               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.296               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.548               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.548               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.659               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.659               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.688               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.688               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.772               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.772               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.904               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.904               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.925               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.946               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   102.946               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0 Slow 900mV 100C Model 
    Info (332119):   103.641               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   103.641               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.422               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.422               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.492               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.692               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.749               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   104.749               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   105.183               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):   105.183               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.166
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.166               0.000         0 clk_fpga_100m   Fast 900mV 0C Model 
    Info (332119):     0.204               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.221               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Fast 900mV 100C Model 
    Info (332119):     0.237               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.237               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.250               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.257               0.000         0     clk_50   Fast 900mV 0C Model 
    Info (332119):     0.257               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.257               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.263               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.263               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.264               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Fast 900mV 0C Model 
    Info (332119):     0.268               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
    Info (332119):     0.274               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.274               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.277               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.277               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.277               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.278               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.278               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.280               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.280               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.283               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.283               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.286               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.286               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.286               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.292               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   Fast 900mV 0C Model 
    Info (332119):     0.299               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.299               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.303               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.314               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.314               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.322               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   Fast 900mV 0C Model 
    Info (332119):     0.325               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.343               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.362               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):     0.362               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.540               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.540               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.785               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.785               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.881               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   203.967               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.035               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.035               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.497               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   204.497               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0   Fast 900mV 0C Model 
    Info (332119):   205.118               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.118               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.176               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.176               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.190               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.190               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.192               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.257               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.257               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.344               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.344               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.396               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.396               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.577               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.724               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.738               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.738               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.747               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.862               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
    Info (332119):   205.862               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Fast 900mV 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.368
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.368               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.407               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     0.752               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.753               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.754               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.764               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.769               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     0.775               0.000         0 refclk_qsfp_p 2 Slow vid2 100C Model 
    Info (332119):     0.779               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.788               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.820               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     0.936               0.000         0 altera_int_osc_clk   Slow 900mV 0C Model 
    Info (332119):     1.299               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.299               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.299               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.299               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.338               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.338               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.338               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.338               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     1.996               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     1.997               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.000               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.016               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.016               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     2.048               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.066               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.073               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     2.441               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.441               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.480               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.480               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0   Slow 900mV 0C Model 
    Info (332119):     2.614               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.615               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.616               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.626               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     2.631               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     2.641               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.650               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     2.682               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     3.367               0.000         0 refclk_sdi_p 2 Slow vid2 100C Model 
    Info (332119):     3.375               0.000         0 ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk   Slow 900mV 0C Model 
    Info (332119):     4.170               0.000         0 clk_fpga_100m   Slow 900mV 0C Model 
    Info (332119):     4.886               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.914               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0 Slow 900mV 100C Model 
    Info (332119):     4.919               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     4.969               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0   Slow 900mV 0C Model 
    Info (332119):     5.720               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     5.721               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     5.724               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     5.740               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     5.740               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):     5.772               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     5.790               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     5.797               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):     9.170               0.000         0     clk_50 Slow 900mV 100C Model 
    Info (332119):    10.291               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):    10.300               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   Slow 900mV 0C Model 
    Info (332119):    10.345               0.000         0 q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    10.365               0.000         0 q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0 Slow 900mV 100C Model 
    Info (332119):    17.885               0.000         0 altera_reserved_tck   Slow 900mV 0C Model 
    Info (332119):    31.609               0.000         0 q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.611               0.000         0 q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.616               0.000         0 q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
    Info (332119):    31.619               0.000         0 q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 Slow 900mV 100C Model 
Info (332114): Report Metastability (2 Slow vid2 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.870 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (2 Slow vid2 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.868 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.586 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Slow 900mV 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.650 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 100C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 2.949 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 288.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332114): Report Metastability (Fast 900mV 0C Model): Found 1425 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): MTBF(design) = 1 / SUM(1 / MTBF(synchronizer chain))

    Info (332114): Number of Synchronizer Chains Found: 1425
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 840, or 58.9%
    Info (332114): 
Worst Case Available Settling Time: 3.210 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 78.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 72 of 86 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 9 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 2 of 34 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 3 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report 'C:/Users/Haas1S/Downloads/stratix/qts_qsfp_sdi/qts_qsfp_sdi/output_files/qts_qsfp_sdi.tq.drc.signoff.rpt' for more information
Info (24095): Timing requirements were met
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 6571 megabytes
    Info: Processing ended: Fri Feb  2 19:37:17 2024
    Info: Elapsed time: 00:00:24
    Info: System process ID: 1004
Info (19538): Reading SDC files took 00:00:03 cumulatively in this process.


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 0     ; 0    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 0     ; 0    ;
+---------------------------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                                             ; Clock                                                                                                ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+
; altera_reserved_tck                                                                                                                                                                                                                                                ; altera_reserved_tck                                                                                  ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc|oscillator_dut~oscillator_clock                                                                                                                                                                                      ; altera_int_osc_clk                                                                                   ; Base      ; Constrained ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|s10xcvrfabric|alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa_divided_osc_clk|q                                                                                                                                   ; ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; Generated ; Constrained ;
; clk_50                                                                                                                                                                                                                                                             ; clk_50                                                                                               ; Base      ; Constrained ;
; clk_fpga_100m                                                                                                                                                                                                                                                      ; clk_fpga_100m                                                                                        ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                                                                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source       ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pma_parallel_clk|ch0                          ; Base      ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_clk_source         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_rx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out1_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_clk_out2_dcm   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; Generated ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_clk_source         ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pma_parallel_clk|ch0                                    ; Base      ; Constrained ;
; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; Generated ; Constrained ;
; refclk_qsfp_p                                                                                                                                                                                                                                                      ; refclk_qsfp_p                                                                                        ; Base      ; Constrained ;
; refclk_sdi_p                                                                                                                                                                                                                                                       ; refclk_sdi_p                                                                                         ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                                      ; 0.402  ; 0.024 ; 1.369    ; 0.166   ; 0.368               ;
;  ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 3.889  ; 0.131 ; 5.987    ; 0.264   ; 3.375               ;
;  altera_int_osc_clk                                                                                   ; 3.543  ; 0.138 ; N/A      ; N/A     ; 0.936               ;
;  altera_reserved_tck                                                                                  ; 4.698  ; 0.141 ; 32.665   ; 0.268   ; 17.885              ;
;  clk_50                                                                                               ; 15.053 ; 0.060 ; 14.694   ; 0.257   ; 9.170               ;
;  clk_fpga_100m                                                                                        ; 4.003  ; 0.024 ; 5.821    ; 0.166   ; 4.170               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.069  ; 0.134 ; 9.777    ; 0.263   ; 5.720               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.253  ; 0.115 ; 5.234    ; 0.286   ; 2.616               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.772  ; 205.190 ; 1.299               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.380  ; 0.135 ; 10.669   ; 0.314   ; 5.740               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.134  ; 0.143 ; 104.749  ; 203.785 ; 2.631               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.548  ; 205.396 ; 1.338               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.621  ; 0.134 ; 2.329    ; 0.263   ; 1.996               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.529  ; 0.115 ; 1.510    ; 0.286   ; 0.754               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.772  ; 205.190 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.932  ; 0.135 ; 3.221    ; 0.314   ; 2.016               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.410  ; 0.143 ; 104.749  ; 203.785 ; 0.769               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.548  ; 205.396 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.724 ; 0.127 ; 62.775   ; 0.277   ; 31.616              ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.361  ; 0.140 ; 9.626    ; 0.277   ; 5.724               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.210  ; 0.081 ; 5.130    ; 0.362   ; 2.615               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.688  ; 205.257 ; 1.299               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.317  ; 0.024 ; 9.985    ; 0.299   ; 5.790               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.126  ; 0.149 ; 104.422  ; 204.035 ; 2.682               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; 0.158 ; 102.659  ; 205.344 ; 1.338               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.913  ; 0.140 ; 2.178    ; 0.277   ; 2.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.486  ; 0.081 ; 1.406    ; 0.362   ; 0.753               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.688  ; 205.257 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.869  ; 0.024 ; 2.537    ; 0.299   ; 2.066               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.402  ; 0.149 ; 104.422  ; 204.035 ; 0.820               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; 0.158 ; 102.659  ; 205.344 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.310 ; 0.095 ; 62.441   ; 0.292   ; 31.619              ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.429  ; 0.136 ; 9.844    ; 0.283   ; 5.721               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.158  ; 0.083 ; 5.093    ; 0.237   ; 2.614               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.904  ; 205.118 ; 1.299               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.032  ; 0.056 ; 10.242   ; 0.280   ; 5.772               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.187  ; 0.142 ; 105.183  ; 203.540 ; 2.626               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.946  ; 205.176 ; 1.338               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.981  ; 0.136 ; 2.396    ; 0.283   ; 1.997               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.434  ; 0.083 ; 1.369    ; 0.237   ; 0.752               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.904  ; 205.118 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.584  ; 0.056 ; 2.794    ; 0.280   ; 2.048               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.463  ; 0.142 ; 105.183  ; 203.540 ; 0.764               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 102.946  ; 205.176 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.714 ; 0.117 ; 62.984   ; 0.204   ; 31.609              ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 8.488  ; 0.123 ; 10.426   ; 0.274   ; 5.740               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 4.264  ; 0.121 ; 5.295    ; 0.257   ; 2.641               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 101.731  ; 205.738 ; 1.299               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 9.046  ; 0.034 ; 10.028   ; 0.278   ; 5.797               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 4.315  ; 0.139 ; 103.641  ; 204.497 ; 2.650               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 101.792  ; 205.862 ; 1.338               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 1.040  ; 0.123 ; 2.978    ; 0.274   ; 2.016               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.540  ; 0.121 ; 1.571    ; 0.257   ; 0.779               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 101.731  ; 205.738 ; 0.368               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 1.598  ; 0.034 ; 2.580    ; 0.278   ; 2.073               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.591  ; 0.139 ; 103.641  ; 204.497 ; 0.788               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 101.792  ; 205.862 ; 0.407               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 60.890 ; 0.098 ; 62.735   ; 0.221   ; 31.611              ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 14.807 ; 0.142 ; 19.446   ; 0.286   ; 10.300              ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.633  ; 0.086 ; 9.798    ; 0.343   ; 4.919               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.910  ; 205.747 ; 2.441               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 18.196 ; 0.052 ; 19.866   ; 0.303   ; 10.365              ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.173  ; 0.143 ; 104.692  ; 203.881 ; 4.969               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 102.925  ; 205.192 ; 2.480               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 16.184 ; 0.128 ; 18.056   ; 0.250   ; 10.291              ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 8.371  ; 0.114 ; 9.827    ; 0.325   ; 4.886               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 101.910  ; 205.724 ; 2.441               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 17.982 ; 0.083 ; 19.100   ; 0.322   ; 10.345              ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 8.141  ; 0.146 ; 104.492  ; 203.967 ; 4.914               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 102.296  ; 205.577 ; 2.480               ;
;  refclk_qsfp_p                                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.775               ;
;  refclk_sdi_p                                                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 3.367               ;
; Design-wide TNS                                                                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ALTERA_INSERTED_INTOSC_FOR_TRS|divided_osc_clk                                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_int_osc_clk                                                                                   ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50                                                                                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_fpga_100m                                                                                        ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0                                   ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout|ch0                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_pcs_x2_clk|ch0                                ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout|ch0                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_pcs_x2_clk|ch0                                          ; N/A    ; N/A   ; 0.000    ; 0.000   ; 0.000               ;
;  refclk_qsfp_p                                                                                        ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  refclk_sdi_p                                                                                         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 14 of 86 Rules Failed                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 192        ; 0      ; synchronizer                                   ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 43         ; 0      ; reset-usage, reset-reachability                ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 30         ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 12         ; 0      ; synchronizer                                   ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 8          ; 0      ; synchronizer                                   ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 6          ; 0      ; sdc                                            ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 3          ; 0      ; synchronizer                                   ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 2          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 1          ; 0      ; sdc, system                                    ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 189        ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 6          ; 0      ; sdc                                            ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 18         ; 0      ; synchronizer, false-positive-synchronizer      ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 6          ; 0      ; reset-usage                                    ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	192
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------+-----------------------+--------+
; From                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; To                                                                                         ; From Clock                                                                                                                                       ; To Clock ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                       ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31] ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38] [+ 3 more]                            ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[0]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[10]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[11]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[12]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[13]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[14]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[15]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[16]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[17]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[18]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[19]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[1]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[20]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[21]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[22]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[23]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[24]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[25]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[26]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[27]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[28]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[29]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[2]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[30]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[31]  ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[3]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[4]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[5]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[6]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[7]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[8]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|full1   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|freq_counter_0_csr_agent_rsp_fifo|mem_used[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[52]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[38]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|mm_interconnect_0|agent_pipeline|gen_inst[0].core|data1[39] [+ 3 more]      ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|csr_readdata[9]   ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50   ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	43
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; Reset Chain Register Heads                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Reset Sources                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Data Clock Domain                                                                                                                                ; Reset Clock Domain                           ; Number of Reconvergent Registers ; Sample Reconvergent Register                                                                                                                                                                                                                 ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync|sld_reset_synchronizer_int_chain[5]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_from_comm_d1   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_fpga_100m                                                                                                                                    ; altera_reserved_tck   clk_50   clk_fpga_100m ; 216                              ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|altera_syncram_impl1|ram_block2a28~reg0 ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|read_reset_sync|altera_reset_synchronizer_int_chain[2]   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|write_reset_sync|altera_reset_synchronizer_int_chain[2]   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1   q_sys_i|qsfp_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_1|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|qsfp_xcvr_atx_pll1|q_sys_xcvr_atx_pll_s10_htile_2|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_atx_pll|q_sys_xcvr_atx_pll_s10_htile_0|s10_xcvr_avmm_inst|avmm_atom_insts[0].g_no_hip.ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[0].ct2_xcvr_native_inst|inst_ct1_xcvr_avmm1|avmm_if_soft_logic[0].ct1_xcvr_avmm_soft_logic_inst|sync_r[0]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_reset_0|agent_reset   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|h2t0_fifo|reset_in_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_out_reg   auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|t2h0_fifo|reset_in_reg   q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                  ; clk_fpga_100m                                                                                                                                    ; clk_50   clk_fpga_100m                       ; 5629                             ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|cmd_mux|saved_grant[1]                                                                                                                                                                            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|sink_crosser|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|jtag_phy_embedded_in_jtag_master|normal.jtag_dc_streaming|synchronizer|dreg[1]   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|master_0|master_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; clk_50                                                                                                                                           ; altera_reserved_tck   clk_50   clk_fpga_100m ; 8725                             ; q_sys_i|qsfp_xcvr_test_0|nativephy_loopback_cont_0|nativephy_loopback_cont_0|csr_readdata[0]                                                                                                                                                 ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m                             ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_0|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m                             ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_1|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m                             ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_3|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_3|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 11                               ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|alt_xcvr_resync_reset_div64|resync_chains[0].synchronizer_nocut|din_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|recal_clk_div8|ch0   clk_fpga_100m                             ; clk_50   clk_fpga_100m                       ; 1                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|recal_waitrequest                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|qsfp_xcvr_test_4|default_pma_settings_conf_0|default_pma_settings_conf_0|master_address[2]                                                                                                                                           ;        ;
; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|qsfp_xcvr_test_4|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[38]                                                                                                                                          ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 12                               ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 127                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|rx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|rx_clkout2|ch0   clk_50 ; clk_50                                       ; 121                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                              ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system_reset_n[0]   q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0   clk_50 ; clk_50                                       ; 3                                ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                        ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_0|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 106                              ; q_sys_i|sdi_xcvr_test_1|default_pma_settings_conf_0|sdi_xcvr_test_default_pma_settings_conf_0|master_oen                                                                                                                                     ;        ;
; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; clk_50                                                                                                                                           ; clk_50   clk_fpga_100m                       ; 8                                ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]                                                                                                                                           ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 11                               ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|state.ST_COUNT                                                                                                                 ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 127                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|error_counter[32]                                                                                                              ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|counter_reset_controller|alt_rst_sync_uq1|reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|clr_reg   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|reset_counter_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|rx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 121                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_checker_0|data_pattern_checker_0|data_pattern_checker|snapper|dout[32]                                                                                                               ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|asi_reset_controller|reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system_reset_n[0]   q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0   clk_50                                                                                ; clk_50                                       ; 3                                ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|data_pattern_generator_0|data_pattern_generator_0|data_pattern_generator|inject_error_reg                                                                                                         ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	30
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; Source Nodes                                                                                           ; Synchronization Nodes                                                                                   ; From Clock    ; To Clock      ; Chain Length ; Waived ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+
; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|in_data_buffer[*]                  ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|out_data_buffer[*]                  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]                      ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]                      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*] ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*] ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]     ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]     ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_50        ; clk_fpga_100m ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1            ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|in_data_buffer[*]  ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|out_data_buffer[*]  ; clk_fpga_100m ; clk_50        ; 1 to 2       ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[*]      ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[*]      ; clk_50        ; clk_fpga_100m ; 1            ;        ;
+--------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------+---------------+--------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	12
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------+
; From                                                                                                 ; To                                                                                                    ; From Clock ; To Clock                                                                                                                                ; Reason                ; Waived ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[126] ; q_sys_i|qsfp_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]  ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]  ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[76]  ; q_sys_i|qsfp_xcvr_test_3|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[126] ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]  ; q_sys_i|qsfp_xcvr_test_4|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]  ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                  ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1     ; clk_50     ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_0|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]   ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1      ; clk_50     ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                                                                ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|in_data_buffer[71]   ; q_sys_i|sdi_xcvr_test_1|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|out_data_buffer[46]   ; clk_50     ; clk_fpga_100m                                                                                                                           ; Asynchronous transfer ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms                   ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pulse_1ms_samp_clk_reg1      ; clk_50     ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                                                                ; Asynchronous transfer ;        ;
+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	8
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; Reset Source                                                                                                        ; Reset Source Clock   ; Register Clock                                                                                                                          ; Number of Registers Being Reset ; Sample Register Being Reset                                                           ; Waived ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+
; cpu_resetn                                                                                                          ; Unconstrained domain ; clk_50                                                                                                                                  ; 55                              ; heart_beat_cnt[26]                                                                    ;        ;
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; clk_50               ; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile0|tx_clkout2|ch0   q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|profile1|tx_clkout2|ch0 ; 68                              ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0] ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|tx_clkout2|ch0                                                                                ; 68                              ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  ; clk_50               ; q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|tx_clkout2|ch0                                                                                ; 68                              ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]  ;        ;
; system_reset_n[0]                                                                                                   ; clk_50               ; clk_fpga_100m                                                                                                                           ; 72                              ; q_sys_i|mm_interconnect_0|agent_pipeline_016|gen_inst[1].core|full1                   ;        ;
+---------------------------------------------------------------------------------------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; Bare String Filter                                                                                                                                                                                            ; SDC Command                                                                                                                            ; Analyzer Deduced Type ; Possible Matching Type ; Location                                             ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_wuzufqy.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_wuzufqy.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_wuzufqy.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal[0].alt_xcvr_recal|clk_div8                                                                                          ; foreach_in_collection clk_div8 $recal_clk_div8_col {                                                                                   ; register              ; net                    ; alt_xcvr_native_re_cal_chnl_wuzufqy.sdc:84 (from IP) ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       set clk_div8_node_name [get_node_info -name $clk_div8]                                                                           ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       if {$int_osc_clk_name != ""} {                                                                                                   ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;                                                                                                                                        ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;         create_generated_clock  -name $instance_name|recal_clk_div8|ch$i  -divide_by 8  -source $int_osc_clk_name  $clk_div8_node_name ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;       }; # if statement                                                                                                                ;                       ;                        ;                                                      ;        ;
;                                                                                                                                                                                                               ;      }                                                                                                                                 ;                       ;                        ;                                                      ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*] ; get_fanins $path_to -clock -stop_at_clocks                                                                                             ; keeper                ; cell                   ; intel_signal_tap.sdc:48                              ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+------------------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	3
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                                                                                                       ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; From              ; To                                                                                                ; From Clock ; To Clock      ; Reason                ; Waived ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override  ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|qsfp_xcvr_atx_pll1_reconfig_avmm0_translator|waitrequest_reset_override ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|sdi_xcvr_atx_pll_reconfig_avmm0_translator|waitrequest_reset_override   ; clk_50     ; clk_fpga_100m ; Asynchronous transfer ;        ;
+-------------------+---------------------------------------------------------------------------------------------------+------------+---------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	2
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------+
; TMC-20013 - Partial Input Delay                                                              ;
+---------------------+-----------------------------------------+---------------------+--------+
; Port                ; Reason                                  ; Location            ; Waived ;
+---------------------+-----------------------------------------+---------------------+--------+
; altera_reserved_tdi ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:37 ;        ;
; altera_reserved_tms ; Missing (rise, min) (fall, min) delays. ; qts_qsfp_sdi.sdc:38 ;        ;
+---------------------+-----------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint                          ;
+---------------+---------------------------------------------+--------+
; Port          ; Reason                                      ; Waived ;
+---------------+---------------------------------------------+--------+
; user_led_g[3] ; No output delay was set on the output port. ;        ;
+---------------+---------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	189
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                                                                                            ; Reason                                                                                                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_wuzufqy.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_wuzufqy.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                          ; alt_xcvr_native_global_constraints_wuzufqy.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_ports {user_led_r[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:73                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {qsfp_rstn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; qts_qsfp_sdi.sdc:76                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|din*}] -to [get_keepers {*data_pattern_checker:*|snap_handshake_clock_crosser:*|dout*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; data_pattern_checker.sdc:16                                                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1480 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1481 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1499 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1500 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                             ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1540 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                            ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1541 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                        ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1559 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1560 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                    ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1599 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1600 (from IP)  ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1480 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pma_txpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1481 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1499 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.tx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|pld_pcs_tx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1500 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  200.000                                                                                                                                                                                                                                                                                                                                                                                         ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1540 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_anlg_reset_seq|reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pma_rxpma_rstb}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                        ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1541 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  200.000                                                                                                                                                                                                                                                                                                                                                                                    ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1559 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_non_hip_reset.alt_xcvr_native_reset_seq|g_trs.rx_dig_reset_seq|pcs_reset_out_stage*}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx|pld_pcs_rx_pld_rst_n}]  -200.000                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1560 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_max_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] 200.000                                                                                                                                                                                                                                                                                                                                ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1599 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|rx_prbs_err_snapshot*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_recal_*_rcfg_opt_logic.alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[*].g_prbs_accumulators_enable.prbs_soft_accumulators|avmm_prbs_err_count*}] -200.000                                                                                                                                                                                                                                                                                                                               ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1600 (from IP) ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] 100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser.sdc:67 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_min_delay -from [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}] -to [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}] -100.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser.sdc:68 (from IP)                                           ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_max_delay -from [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_in_reg_acq[*]}] -to [get_registers {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_1|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1|stp_status_bits_out_reg_tck[*]}] 41.667                                                                                                                                                                                                                                                                                                                                                                                                                       ; intel_signal_tap.sdc:72                                                                             ; Exception is fully overridden                                                                         ;        ;
; set_clock_groups -asynchronous -group [get_clocks { altera_reserved_tck }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; qts_qsfp_sdi.sdc:54                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_qsfp_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; qts_qsfp_sdi.sdc:58                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_clock_groups -asynchronous -group [get_clocks { refclk_sdi_p }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qts_qsfp_sdi.sdc:59                                                                                 ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {altera_reserved_ntrst}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; qts_qsfp_sdi.sdc:67                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_ports {user_dipsw[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; qts_qsfp_sdi.sdc:70                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {user_pb[*]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:71                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -to [get_clocks {qsfp_mod_prsn}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:75                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_clock_groups -asynchronous -group [get_clocks { slow_clk }]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; qts_qsfp_sdi.sdc:61                                                                                 ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; create_generated_clock -name {slow_clk} -source [get_ports {clk_50}] -divide_by 2 [get_ports {*|freq_counter:freq_counter_0|slow_clk}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; qts_qsfp_sdi.sdc:19                                                                                 ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_3|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_4|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; alt_xcvr_reset_s10.sdc:35 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -through [get_pins {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]|clrn}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|alt_xcvr_resync_reset|resync_chains[0].synchronizer_nocut|dreg[0]}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; alt_xcvr_reset_s10.sdc:43 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[6].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[3].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[1].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[4].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_reset_control_s10_0|sdi_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:55 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}]       ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1327 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; sdi_xcvr_test_xcvr_native_s10_htile_0_altera_xcvr_native_s10_htile_1930_5rlvnya.sdc:1721 (from IP)  ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_0|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_reset_control_s10_0|qsfp_xcvr_test_xcvr_reset_control_s10_0|g_rx.g_rx[0].g_rx.resync_rx_cal_busy|resync_chains[5].synchronizer_nocut|din_s1}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reset_s10.sdc:65 (from IP)                                                                 ; Exception is fully overridden                                                                         ;        ;
; set_false_path -from [get_registers {q_sys_i|sdi_xcvr_test_1|xcvr_native_s10_0|sdi_xcvr_test_xcvr_native_s10_htile_0|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~aib_tx_internal_div.reg}] -to [get_registers {*|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~*aib_fabric_tx_transfer_clk.reg}]                                                                                                                                                                                                                                                                                                                                                                                            ; alt_xcvr_native_global_constraints_5rlvnya.sdc:108 (from IP)                                        ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_0|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_rx_prbs_err_clr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx~pld_tx_clk1_dcm.reg}] -through [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_tx.inst_ct1_hssi_pldadapt_tx|aib_fabric_tx_data_lpbk*}] -to [get_registers {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_rx.inst_ct1_hssi_pldadapt_rx~aib_fabric_rx_transfer_clk.reg}] ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1327 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_ltr*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_ltd_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -to [get_pins -compatibility_mode {q_sys_i|qsfp_xcvr_test_1|xcvr_native_s10_0|qsfp_xcvr_test_xcvr_native_s10_htile_1|g_xcvr_native_insts[*].ct2_xcvr_native_inst|inst_ct2_xcvr_channel_multi|gen_rev.ct2_xcvr_channel_inst|gen_ct1_hssi_pldadapt_?x.inst_ct1_hssi_pldadapt_?x|pld_pma_rs_lpbk_b*}]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; qsfp_xcvr_test_xcvr_native_s10_htile_1_altera_xcvr_native_s10_htile_1930_wuzufqy.sdc:1721 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                           ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; Empty Collection Filter                ; SDC Command                                                                                                            ; Location            ; Waived ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+
; *|freq_counter:freq_counter_0|slow_clk ; create_generated_clock -name slow_clk -source [get_ports clk_50] -divide_by 2 {*|freq_counter:freq_counter_0|slow_clk} ; qts_qsfp_sdi.sdc:19 ;        ;
;  slow_clk                              ; get_clocks { slow_clk }                                                                                                ; qts_qsfp_sdi.sdc:61 ;        ;
; altera_reserved_ntrst                  ; get_ports {altera_reserved_ntrst}                                                                                      ; qts_qsfp_sdi.sdc:67 ;        ;
; user_dipsw[*]                          ; get_ports {user_dipsw[*]}                                                                                              ; qts_qsfp_sdi.sdc:70 ;        ;
; user_pb[*]                             ; get_keepers {user_pb[*]}                                                                                               ; qts_qsfp_sdi.sdc:71 ;        ;
; qsfp_mod_prsn                          ; set_false_path -from * -to qsfp_mod_prsn                                                                               ; qts_qsfp_sdi.sdc:75 ;        ;
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	18
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                                                                                            ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; From              ; To                                                                                                                                  ; From/To Clock ; Waived ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_001|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_002|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser|async_clock_crosser.clock_xer|alt_rst_req_sync_in_rst|altera_reset_synchronizer_int_chain[1]      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                   ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_004|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_005|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|mm_interconnect_0|crosser_003|async_clock_crosser.clock_xer|alt_rst_req_sync_out_rst|altera_reset_synchronizer_int_chain[1] ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_4|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                     ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|sdi_xcvr_test_1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                      ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
; system_reset_n[0] ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; clk_50        ;        ;
+-------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; Driver                                                                             ; Asynchronous Reset Signal ; Synchronous Reset Signal                                                                   ; Clock Enable Signal                                                                   ; Number of Asynchronous Reset Signals ; Number of Synchronous Reset Signals ; Number of Clock Enable Signals ; Waived ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+
; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_3|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec ; --                        ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR ; q_sys_i|qsfp_xcvr_test_4|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_0|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|pls_1sec  ; --                        ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq_int[0]|SCLR  ; q_sys_i|sdi_xcvr_test_1|xcvr_test_system_0|freq_counter_0|freq_counter_0|freq[0]|ENA  ; 0                                    ; 32                                  ; 32                             ;        ;
+------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------+--------------------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; Assignment                                                                                   ; Reason                                                 ; Location                                                      ; Waived ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+
; [get_nodes {auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|intosc*|oscillator_dut~oscillator_clock}] ; Target contains node other than top level input ports. ; alt_sld_fab_0_altera_xcvr_reset_sequencer_s10_191_svx7koa.v:3 ;        ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------+---------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


