
oled_dht11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000014fc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800168c  0800168c  0000268c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001b0c  08001b0c  00003050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08001b0c  08001b0c  00002b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001b14  08001b14  00003050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b14  08001b14  00002b14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001b18  08001b18  00002b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08001b1c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003050  2**0
                  CONTENTS
 10 .bss          00000168  20000050  20000050  00003050  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001b8  200001b8  00003050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00003050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001cdc  00000000  00000000  00003080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000009ce  00000000  00000000  00004d5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000200  00000000  00000000  00005730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000014d  00000000  00000000  00005930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a1e  00000000  00000000  00005a7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000027e0  00000000  00000000  0001e49b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008ba81  00000000  00000000  00020c7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ac6fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a88  00000000  00000000  000ac740  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000ad1c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004a  00000000  00000000  000ad1ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000050 	.word	0x20000050
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001674 	.word	0x08001674

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000054 	.word	0x20000054
 80001cc:	08001674 	.word	0x08001674

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <delay_us>:
#define DHT_PORT GPIOB
#define DHT_PIN  9

// microsecond delay using simple loop (accurate at 16MHz)
static void delay_us(uint32_t us)
{
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
    for(uint32_t i=0; i<us*16; i++);
 8000278:	2300      	movs	r3, #0
 800027a:	60fb      	str	r3, [r7, #12]
 800027c:	e002      	b.n	8000284 <delay_us+0x14>
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	3301      	adds	r3, #1
 8000282:	60fb      	str	r3, [r7, #12]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	011b      	lsls	r3, r3, #4
 8000288:	68fa      	ldr	r2, [r7, #12]
 800028a:	429a      	cmp	r2, r3
 800028c:	d3f7      	bcc.n	800027e <delay_us+0xe>
}
 800028e:	bf00      	nop
 8000290:	bf00      	nop
 8000292:	3714      	adds	r7, #20
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr

0800029c <DHT_SetPinOutput>:

static void DHT_SetPinOutput(void)
{
 800029c:	b480      	push	{r7}
 800029e:	af00      	add	r7, sp, #0
    DHT_PORT->MODER &= ~(3U << (DHT_PIN*2));
 80002a0:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <DHT_SetPinOutput+0x28>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4a07      	ldr	r2, [pc, #28]	@ (80002c4 <DHT_SetPinOutput+0x28>)
 80002a6:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80002aa:	6013      	str	r3, [r2, #0]
    DHT_PORT->MODER |=  (1U << (DHT_PIN*2));  // output
 80002ac:	4b05      	ldr	r3, [pc, #20]	@ (80002c4 <DHT_SetPinOutput+0x28>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a04      	ldr	r2, [pc, #16]	@ (80002c4 <DHT_SetPinOutput+0x28>)
 80002b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002b6:	6013      	str	r3, [r2, #0]
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	40020400 	.word	0x40020400

080002c8 <DHT_SetPinInput>:

static void DHT_SetPinInput(void)
{
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
    DHT_PORT->MODER &= ~(3U << (DHT_PIN*2));  // input
 80002cc:	4b05      	ldr	r3, [pc, #20]	@ (80002e4 <DHT_SetPinInput+0x1c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	4a04      	ldr	r2, [pc, #16]	@ (80002e4 <DHT_SetPinInput+0x1c>)
 80002d2:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 80002d6:	6013      	str	r3, [r2, #0]
}
 80002d8:	bf00      	nop
 80002da:	46bd      	mov	sp, r7
 80002dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e0:	4770      	bx	lr
 80002e2:	bf00      	nop
 80002e4:	40020400 	.word	0x40020400

080002e8 <DHT11_Init>:

void DHT11_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80002ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000318 <DHT11_Init+0x30>)
 80002ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002f0:	4a09      	ldr	r2, [pc, #36]	@ (8000318 <DHT11_Init+0x30>)
 80002f2:	f043 0302 	orr.w	r3, r3, #2
 80002f6:	6313      	str	r3, [r2, #48]	@ 0x30
    DHT_SetPinOutput();
 80002f8:	f7ff ffd0 	bl	800029c <DHT_SetPinOutput>
    DHT_PORT->OTYPER &= ~(1U<<DHT_PIN);
 80002fc:	4b07      	ldr	r3, [pc, #28]	@ (800031c <DHT11_Init+0x34>)
 80002fe:	685b      	ldr	r3, [r3, #4]
 8000300:	4a06      	ldr	r2, [pc, #24]	@ (800031c <DHT11_Init+0x34>)
 8000302:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000306:	6053      	str	r3, [r2, #4]
    DHT_PORT->OSPEEDR |= (3U<<(DHT_PIN*2));
 8000308:	4b04      	ldr	r3, [pc, #16]	@ (800031c <DHT11_Init+0x34>)
 800030a:	689b      	ldr	r3, [r3, #8]
 800030c:	4a03      	ldr	r2, [pc, #12]	@ (800031c <DHT11_Init+0x34>)
 800030e:	f443 2340 	orr.w	r3, r3, #786432	@ 0xc0000
 8000312:	6093      	str	r3, [r2, #8]
}
 8000314:	bf00      	nop
 8000316:	bd80      	pop	{r7, pc}
 8000318:	40023800 	.word	0x40023800
 800031c:	40020400 	.word	0x40020400

08000320 <DHT11_Read>:

DHT11_Data DHT11_Read(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b088      	sub	sp, #32
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
    DHT11_Data data = {0};
 8000328:	f107 0314 	add.w	r3, r7, #20
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
 8000330:	809a      	strh	r2, [r3, #4]
    uint8_t bits[5]={0,0,0,0,0};
 8000332:	f107 030c 	add.w	r3, r7, #12
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	711a      	strb	r2, [r3, #4]

    // Step 1: Start signal
    DHT_SetPinOutput();
 800033c:	f7ff ffae 	bl	800029c <DHT_SetPinOutput>
    DHT_PORT->ODR &= ~(1U<<DHT_PIN);
 8000340:	4b4b      	ldr	r3, [pc, #300]	@ (8000470 <DHT11_Read+0x150>)
 8000342:	695b      	ldr	r3, [r3, #20]
 8000344:	4a4a      	ldr	r2, [pc, #296]	@ (8000470 <DHT11_Read+0x150>)
 8000346:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800034a:	6153      	str	r3, [r2, #20]
    delay_us(18000);                 // low for 18ms
 800034c:	f244 6050 	movw	r0, #18000	@ 0x4650
 8000350:	f7ff ff8e 	bl	8000270 <delay_us>
    DHT_PORT->ODR |= (1U<<DHT_PIN);
 8000354:	4b46      	ldr	r3, [pc, #280]	@ (8000470 <DHT11_Read+0x150>)
 8000356:	695b      	ldr	r3, [r3, #20]
 8000358:	4a45      	ldr	r2, [pc, #276]	@ (8000470 <DHT11_Read+0x150>)
 800035a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800035e:	6153      	str	r3, [r2, #20]
    delay_us(30);                    // high for 20-40us
 8000360:	201e      	movs	r0, #30
 8000362:	f7ff ff85 	bl	8000270 <delay_us>

    // Step 2: Response
    DHT_SetPinInput();
 8000366:	f7ff ffaf 	bl	80002c8 <DHT_SetPinInput>
    delay_us(40);
 800036a:	2028      	movs	r0, #40	@ 0x28
 800036c:	f7ff ff80 	bl	8000270 <delay_us>

    if((DHT_PORT->IDR & (1U<<DHT_PIN))) return data;
 8000370:	4b3f      	ldr	r3, [pc, #252]	@ (8000470 <DHT11_Read+0x150>)
 8000372:	691b      	ldr	r3, [r3, #16]
 8000374:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000378:	2b00      	cmp	r3, #0
 800037a:	d008      	beq.n	800038e <DHT11_Read+0x6e>
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	461a      	mov	r2, r3
 8000380:	f107 0314 	add.w	r3, r7, #20
 8000384:	6818      	ldr	r0, [r3, #0]
 8000386:	6010      	str	r0, [r2, #0]
 8000388:	889b      	ldrh	r3, [r3, #4]
 800038a:	8093      	strh	r3, [r2, #4]
 800038c:	e06b      	b.n	8000466 <DHT11_Read+0x146>
    while(!(DHT_PORT->IDR & (1U<<DHT_PIN)));   // wait until HIGH
 800038e:	bf00      	nop
 8000390:	4b37      	ldr	r3, [pc, #220]	@ (8000470 <DHT11_Read+0x150>)
 8000392:	691b      	ldr	r3, [r3, #16]
 8000394:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000398:	2b00      	cmp	r3, #0
 800039a:	d0f9      	beq.n	8000390 <DHT11_Read+0x70>
    while((DHT_PORT->IDR & (1U<<DHT_PIN)));    // wait until LOW
 800039c:	bf00      	nop
 800039e:	4b34      	ldr	r3, [pc, #208]	@ (8000470 <DHT11_Read+0x150>)
 80003a0:	691b      	ldr	r3, [r3, #16]
 80003a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d1f9      	bne.n	800039e <DHT11_Read+0x7e>

    // Step 3: Read 40 bits
    for(int j=0;j<40;j++)
 80003aa:	2300      	movs	r3, #0
 80003ac:	61fb      	str	r3, [r7, #28]
 80003ae:	e03c      	b.n	800042a <DHT11_Read+0x10a>
    {
        while(!(DHT_PORT->IDR & (1U<<DHT_PIN)));   // wait HIGH
 80003b0:	bf00      	nop
 80003b2:	4b2f      	ldr	r3, [pc, #188]	@ (8000470 <DHT11_Read+0x150>)
 80003b4:	691b      	ldr	r3, [r3, #16]
 80003b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d0f9      	beq.n	80003b2 <DHT11_Read+0x92>

        delay_us(40);
 80003be:	2028      	movs	r0, #40	@ 0x28
 80003c0:	f7ff ff56 	bl	8000270 <delay_us>
        if(DHT_PORT->IDR & (1U<<DHT_PIN))
 80003c4:	4b2a      	ldr	r3, [pc, #168]	@ (8000470 <DHT11_Read+0x150>)
 80003c6:	691b      	ldr	r3, [r3, #16]
 80003c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d022      	beq.n	8000416 <DHT11_Read+0xf6>
            bits[j/8] |= (1 << (7-(j%8)));
 80003d0:	69fb      	ldr	r3, [r7, #28]
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	da00      	bge.n	80003d8 <DHT11_Read+0xb8>
 80003d6:	3307      	adds	r3, #7
 80003d8:	10db      	asrs	r3, r3, #3
 80003da:	461a      	mov	r2, r3
 80003dc:	f102 0320 	add.w	r3, r2, #32
 80003e0:	443b      	add	r3, r7
 80003e2:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80003e6:	b259      	sxtb	r1, r3
 80003e8:	69fb      	ldr	r3, [r7, #28]
 80003ea:	4258      	negs	r0, r3
 80003ec:	f003 0307 	and.w	r3, r3, #7
 80003f0:	f000 0007 	and.w	r0, r0, #7
 80003f4:	bf58      	it	pl
 80003f6:	4243      	negpl	r3, r0
 80003f8:	f1c3 0307 	rsb	r3, r3, #7
 80003fc:	2001      	movs	r0, #1
 80003fe:	fa00 f303 	lsl.w	r3, r0, r3
 8000402:	b25b      	sxtb	r3, r3
 8000404:	430b      	orrs	r3, r1
 8000406:	b25b      	sxtb	r3, r3
 8000408:	b2d9      	uxtb	r1, r3
 800040a:	f102 0320 	add.w	r3, r2, #32
 800040e:	443b      	add	r3, r7
 8000410:	460a      	mov	r2, r1
 8000412:	f803 2c14 	strb.w	r2, [r3, #-20]

        while(DHT_PORT->IDR & (1U<<DHT_PIN));      // wait LOW
 8000416:	bf00      	nop
 8000418:	4b15      	ldr	r3, [pc, #84]	@ (8000470 <DHT11_Read+0x150>)
 800041a:	691b      	ldr	r3, [r3, #16]
 800041c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000420:	2b00      	cmp	r3, #0
 8000422:	d1f9      	bne.n	8000418 <DHT11_Read+0xf8>
    for(int j=0;j<40;j++)
 8000424:	69fb      	ldr	r3, [r7, #28]
 8000426:	3301      	adds	r3, #1
 8000428:	61fb      	str	r3, [r7, #28]
 800042a:	69fb      	ldr	r3, [r7, #28]
 800042c:	2b27      	cmp	r3, #39	@ 0x27
 800042e:	ddbf      	ble.n	80003b0 <DHT11_Read+0x90>
    }

    data.humidity_int = bits[0];
 8000430:	7b3b      	ldrb	r3, [r7, #12]
 8000432:	753b      	strb	r3, [r7, #20]
    data.humidity_dec = bits[1];
 8000434:	7b7b      	ldrb	r3, [r7, #13]
 8000436:	757b      	strb	r3, [r7, #21]
    data.temp_int     = bits[2];
 8000438:	7bbb      	ldrb	r3, [r7, #14]
 800043a:	75bb      	strb	r3, [r7, #22]
    data.temp_dec     = bits[3];
 800043c:	7bfb      	ldrb	r3, [r7, #15]
 800043e:	75fb      	strb	r3, [r7, #23]
    data.checksum     = bits[4];
 8000440:	7c3b      	ldrb	r3, [r7, #16]
 8000442:	763b      	strb	r3, [r7, #24]

    if((bits[0] + bits[2]) == bits[4])
 8000444:	7b3b      	ldrb	r3, [r7, #12]
 8000446:	461a      	mov	r2, r3
 8000448:	7bbb      	ldrb	r3, [r7, #14]
 800044a:	4413      	add	r3, r2
 800044c:	7c3a      	ldrb	r2, [r7, #16]
 800044e:	4293      	cmp	r3, r2
 8000450:	d101      	bne.n	8000456 <DHT11_Read+0x136>
        data.valid = 1;
 8000452:	2301      	movs	r3, #1
 8000454:	767b      	strb	r3, [r7, #25]

    return data;
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	461a      	mov	r2, r3
 800045a:	f107 0314 	add.w	r3, r7, #20
 800045e:	6818      	ldr	r0, [r3, #0]
 8000460:	6010      	str	r0, [r2, #0]
 8000462:	889b      	ldrh	r3, [r3, #4]
 8000464:	8093      	strh	r3, [r2, #4]
}
 8000466:	6878      	ldr	r0, [r7, #4]
 8000468:	3720      	adds	r7, #32
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40020400 	.word	0x40020400

08000474 <delay_ms>:
#include "spi.h"
#include "oled.h"
#include "dht11.h"

static void delay_ms(uint32_t ms)
{
 8000474:	b480      	push	{r7}
 8000476:	b085      	sub	sp, #20
 8000478:	af00      	add	r7, sp, #0
 800047a:	6078      	str	r0, [r7, #4]
    for(uint32_t i=0;i<ms*2000;i++);
 800047c:	2300      	movs	r3, #0
 800047e:	60fb      	str	r3, [r7, #12]
 8000480:	e002      	b.n	8000488 <delay_ms+0x14>
 8000482:	68fb      	ldr	r3, [r7, #12]
 8000484:	3301      	adds	r3, #1
 8000486:	60fb      	str	r3, [r7, #12]
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800048e:	fb02 f303 	mul.w	r3, r2, r3
 8000492:	68fa      	ldr	r2, [r7, #12]
 8000494:	429a      	cmp	r2, r3
 8000496:	d3f4      	bcc.n	8000482 <delay_ms+0xe>
}
 8000498:	bf00      	nop
 800049a:	bf00      	nop
 800049c:	3714      	adds	r7, #20
 800049e:	46bd      	mov	sp, r7
 80004a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a4:	4770      	bx	lr
	...

080004a8 <main>:

int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b08a      	sub	sp, #40	@ 0x28
 80004ac:	af00      	add	r7, sp, #0
    UartInit(115200);
 80004ae:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80004b2:	f000 fb8b 	bl	8000bcc <UartInit>
    UartPuts("UART Ready...\r\n");
 80004b6:	482d      	ldr	r0, [pc, #180]	@ (800056c <main+0xc4>)
 80004b8:	f000 fbfe 	bl	8000cb8 <UartPuts>

    SpiInit();
 80004bc:	f000 fa2c 	bl	8000918 <SpiInit>
    OLED_Init();
 80004c0:	f000 f930 	bl	8000724 <OLED_Init>
    OLED_Clear();
 80004c4:	f000 f9b8 	bl	8000838 <OLED_Clear>

    DHT11_Init();
 80004c8:	f7ff ff0e 	bl	80002e8 <DHT11_Init>
    UartPuts("DHT11 Initialized...\r\n");
 80004cc:	4828      	ldr	r0, [pc, #160]	@ (8000570 <main+0xc8>)
 80004ce:	f000 fbf3 	bl	8000cb8 <UartPuts>

    while(1)
    {
        DHT11_Data d = DHT11_Read();
 80004d2:	f107 0320 	add.w	r3, r7, #32
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff ff22 	bl	8000320 <DHT11_Read>

        OLED_Clear();
 80004dc:	f000 f9ac 	bl	8000838 <OLED_Clear>

        // PAGE 0 → Write Hello Sagar
        OLED_SetCursor(0, 0);
 80004e0:	2100      	movs	r1, #0
 80004e2:	2000      	movs	r0, #0
 80004e4:	f000 f8f6 	bl	80006d4 <OLED_SetCursor>
        OLED_PrintString("Hello Sagar");
 80004e8:	4822      	ldr	r0, [pc, #136]	@ (8000574 <main+0xcc>)
 80004ea:	f000 f9ff 	bl	80008ec <OLED_PrintString>

        if(d.valid)
 80004ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d02a      	beq.n	800054c <main+0xa4>
        {
            char msg[32];

            // PAGE 2 → Temperature
            OLED_SetCursor(2, 0);
 80004f6:	2100      	movs	r1, #0
 80004f8:	2002      	movs	r0, #2
 80004fa:	f000 f8eb 	bl	80006d4 <OLED_SetCursor>
            sprintf(msg, "Temp: %d C", d.temp_int);
 80004fe:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000502:	461a      	mov	r2, r3
 8000504:	463b      	mov	r3, r7
 8000506:	491c      	ldr	r1, [pc, #112]	@ (8000578 <main+0xd0>)
 8000508:	4618      	mov	r0, r3
 800050a:	f000 fc1b 	bl	8000d44 <siprintf>
            OLED_PrintString(msg);
 800050e:	463b      	mov	r3, r7
 8000510:	4618      	mov	r0, r3
 8000512:	f000 f9eb 	bl	80008ec <OLED_PrintString>

            // PAGE 4 → Humidity
            OLED_SetCursor(4, 0);
 8000516:	2100      	movs	r1, #0
 8000518:	2004      	movs	r0, #4
 800051a:	f000 f8db 	bl	80006d4 <OLED_SetCursor>
            sprintf(msg, "Hum : %d %%", d.humidity_int);
 800051e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000522:	461a      	mov	r2, r3
 8000524:	463b      	mov	r3, r7
 8000526:	4915      	ldr	r1, [pc, #84]	@ (800057c <main+0xd4>)
 8000528:	4618      	mov	r0, r3
 800052a:	f000 fc0b 	bl	8000d44 <siprintf>
            OLED_PrintString(msg);
 800052e:	463b      	mov	r3, r7
 8000530:	4618      	mov	r0, r3
 8000532:	f000 f9db 	bl	80008ec <OLED_PrintString>

            // UART Logging
            UartPuts("DHT OK -> ");
 8000536:	4812      	ldr	r0, [pc, #72]	@ (8000580 <main+0xd8>)
 8000538:	f000 fbbe 	bl	8000cb8 <UartPuts>
            UartPuts(msg);
 800053c:	463b      	mov	r3, r7
 800053e:	4618      	mov	r0, r3
 8000540:	f000 fbba 	bl	8000cb8 <UartPuts>
            UartPuts("\r\n");
 8000544:	480f      	ldr	r0, [pc, #60]	@ (8000584 <main+0xdc>)
 8000546:	f000 fbb7 	bl	8000cb8 <UartPuts>
 800054a:	e009      	b.n	8000560 <main+0xb8>
        }
        else
        {
            OLED_SetCursor(2, 0);
 800054c:	2100      	movs	r1, #0
 800054e:	2002      	movs	r0, #2
 8000550:	f000 f8c0 	bl	80006d4 <OLED_SetCursor>
            OLED_PrintString("DHT11 ERROR");
 8000554:	480c      	ldr	r0, [pc, #48]	@ (8000588 <main+0xe0>)
 8000556:	f000 f9c9 	bl	80008ec <OLED_PrintString>

            UartPuts("DHT11 Read Failed\r\n");
 800055a:	480c      	ldr	r0, [pc, #48]	@ (800058c <main+0xe4>)
 800055c:	f000 fbac 	bl	8000cb8 <UartPuts>
        }

        delay_ms(2000);
 8000560:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000564:	f7ff ff86 	bl	8000474 <delay_ms>
    {
 8000568:	e7b3      	b.n	80004d2 <main+0x2a>
 800056a:	bf00      	nop
 800056c:	0800168c 	.word	0x0800168c
 8000570:	0800169c 	.word	0x0800169c
 8000574:	080016b4 	.word	0x080016b4
 8000578:	080016c0 	.word	0x080016c0
 800057c:	080016cc 	.word	0x080016cc
 8000580:	080016d8 	.word	0x080016d8
 8000584:	080016e4 	.word	0x080016e4
 8000588:	080016e8 	.word	0x080016e8
 800058c:	080016f4 	.word	0x080016f4

08000590 <oled_delay_short>:
 #include "oled.h"

/* small delay used for reset/timing */
static void oled_delay_short(void)
{
 8000590:	b480      	push	{r7}
 8000592:	b083      	sub	sp, #12
 8000594:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 20000; i++); /* ~ short */
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
 800059a:	e002      	b.n	80005a2 <oled_delay_short+0x12>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	3301      	adds	r3, #1
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80005a8:	4293      	cmp	r3, r2
 80005aa:	ddf7      	ble.n	800059c <oled_delay_short+0xc>
}
 80005ac:	bf00      	nop
 80005ae:	bf00      	nop
 80005b0:	370c      	adds	r7, #12
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
	...

080005bc <oled_delay_long>:

static void oled_delay_long(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
    for (volatile int i = 0; i < 400000; i++); /* ~ longer */
 80005c2:	2300      	movs	r3, #0
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	e002      	b.n	80005ce <oled_delay_long+0x12>
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	3301      	adds	r3, #1
 80005cc:	607b      	str	r3, [r7, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	4a04      	ldr	r2, [pc, #16]	@ (80005e4 <oled_delay_long+0x28>)
 80005d2:	4293      	cmp	r3, r2
 80005d4:	ddf8      	ble.n	80005c8 <oled_delay_long+0xc>
}
 80005d6:	bf00      	nop
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	00061a7f 	.word	0x00061a7f

080005e8 <OLED_GPIO_Init>:

/* Initialize PB0 (DC) and PB1 (RES) as outputs */
void OLED_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
    UartPuts("OLED: Enabling GPIOB for DC/RES...\r\n");
 80005ec:	481b      	ldr	r0, [pc, #108]	@ (800065c <OLED_GPIO_Init+0x74>)
 80005ee:	f000 fb63 	bl	8000cb8 <UartPuts>
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80005f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000660 <OLED_GPIO_Init+0x78>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a1a      	ldr	r2, [pc, #104]	@ (8000660 <OLED_GPIO_Init+0x78>)
 80005f8:	f043 0302 	orr.w	r3, r3, #2
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PB0 and PB1 -> General purpose output (01) */
    GPIOB->MODER &= ~((3U << (0*2)) | (3U << (1*2)));
 80005fe:	4b19      	ldr	r3, [pc, #100]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	4a18      	ldr	r2, [pc, #96]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000604:	f023 030f 	bic.w	r3, r3, #15
 8000608:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((1U << (0*2)) | (1U << (1*2)));
 800060a:	4b16      	ldr	r3, [pc, #88]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a15      	ldr	r2, [pc, #84]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000610:	f043 0305 	orr.w	r3, r3, #5
 8000614:	6013      	str	r3, [r2, #0]

    /* push-pull */
    GPIOB->OTYPER &= ~((1U<<0) | (1U<<1));
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	4a12      	ldr	r2, [pc, #72]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 800061c:	f023 0303 	bic.w	r3, r3, #3
 8000620:	6053      	str	r3, [r2, #4]

    /* high speed */
    GPIOB->OSPEEDR |= (3U << (0*2)) | (3U << (1*2));
 8000622:	4b10      	ldr	r3, [pc, #64]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000624:	689b      	ldr	r3, [r3, #8]
 8000626:	4a0f      	ldr	r2, [pc, #60]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000628:	f043 030f 	orr.w	r3, r3, #15
 800062c:	6093      	str	r3, [r2, #8]

    /* no pull-up/pull-down */
    GPIOB->PUPDR &= ~((3U << (0*2)) | (3U << (1*2)));
 800062e:	4b0d      	ldr	r3, [pc, #52]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000630:	68db      	ldr	r3, [r3, #12]
 8000632:	4a0c      	ldr	r2, [pc, #48]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	60d3      	str	r3, [r2, #12]

    OLED_DC_LOW();
 800063a:	4b0a      	ldr	r3, [pc, #40]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	4a09      	ldr	r2, [pc, #36]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000640:	f023 0301 	bic.w	r3, r3, #1
 8000644:	6153      	str	r3, [r2, #20]
    OLED_RES_HIGH();
 8000646:	4b07      	ldr	r3, [pc, #28]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 8000648:	695b      	ldr	r3, [r3, #20]
 800064a:	4a06      	ldr	r2, [pc, #24]	@ (8000664 <OLED_GPIO_Init+0x7c>)
 800064c:	f043 0302 	orr.w	r3, r3, #2
 8000650:	6153      	str	r3, [r2, #20]

    UartPuts("OLED: GPIOB configured (PB0=DC, PB1=RES).\r\n");
 8000652:	4805      	ldr	r0, [pc, #20]	@ (8000668 <OLED_GPIO_Init+0x80>)
 8000654:	f000 fb30 	bl	8000cb8 <UartPuts>
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	08001708 	.word	0x08001708
 8000660:	40023800 	.word	0x40023800
 8000664:	40020400 	.word	0x40020400
 8000668:	08001730 	.word	0x08001730

0800066c <OLED_SendCommand>:

/* Send single command byte over SPI */
void OLED_SendCommand(uint8_t cmd)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
    OLED_DC_LOW();          /* command mode */
 8000676:	4b09      	ldr	r3, [pc, #36]	@ (800069c <OLED_SendCommand+0x30>)
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	4a08      	ldr	r2, [pc, #32]	@ (800069c <OLED_SendCommand+0x30>)
 800067c:	f023 0301 	bic.w	r3, r3, #1
 8000680:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 8000682:	f000 f9dd 	bl	8000a40 <SpiCSEnable>
    SpiTransmit(cmd);
 8000686:	79fb      	ldrb	r3, [r7, #7]
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fa1b 	bl	8000ac4 <SpiTransmit>
    SpiCSDisable();
 800068e:	f000 f9e7 	bl	8000a60 <SpiCSDisable>
}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40020400 	.word	0x40020400

080006a0 <OLED_SendData>:

/* Send single data byte over SPI */
void OLED_SendData(uint8_t data)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	4603      	mov	r3, r0
 80006a8:	71fb      	strb	r3, [r7, #7]
    OLED_DC_HIGH();         /* data mode */
 80006aa:	4b09      	ldr	r3, [pc, #36]	@ (80006d0 <OLED_SendData+0x30>)
 80006ac:	695b      	ldr	r3, [r3, #20]
 80006ae:	4a08      	ldr	r2, [pc, #32]	@ (80006d0 <OLED_SendData+0x30>)
 80006b0:	f043 0301 	orr.w	r3, r3, #1
 80006b4:	6153      	str	r3, [r2, #20]
    SpiCSEnable();
 80006b6:	f000 f9c3 	bl	8000a40 <SpiCSEnable>
    SpiTransmit(data);
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fa01 	bl	8000ac4 <SpiTransmit>
    SpiCSDisable();
 80006c2:	f000 f9cd 	bl	8000a60 <SpiCSDisable>
}
 80006c6:	bf00      	nop
 80006c8:	3708      	adds	r7, #8
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	40020400 	.word	0x40020400

080006d4 <OLED_SetCursor>:

/* Set page and column cursor (0..7 pages, 0..127 columns) */
void OLED_SetCursor(uint8_t page, uint8_t column)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	4603      	mov	r3, r0
 80006dc:	460a      	mov	r2, r1
 80006de:	71fb      	strb	r3, [r7, #7]
 80006e0:	4613      	mov	r3, r2
 80006e2:	71bb      	strb	r3, [r7, #6]
    OLED_SendCommand(0xB0 + (page & 0x07));            // set page
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	3b50      	subs	r3, #80	@ 0x50
 80006ee:	b2db      	uxtb	r3, r3
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ffbb 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(column & 0x0F);                   // set low column
 80006f6:	79bb      	ldrb	r3, [r7, #6]
 80006f8:	f003 030f 	and.w	r3, r3, #15
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ffb4 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0x10 | ((column >> 4) & 0x0F));   // set high column
 8000704:	79bb      	ldrb	r3, [r7, #6]
 8000706:	091b      	lsrs	r3, r3, #4
 8000708:	b2db      	uxtb	r3, r3
 800070a:	b25b      	sxtb	r3, r3
 800070c:	f043 0310 	orr.w	r3, r3, #16
 8000710:	b25b      	sxtb	r3, r3
 8000712:	b2db      	uxtb	r3, r3
 8000714:	4618      	mov	r0, r3
 8000716:	f7ff ffa9 	bl	800066c <OLED_SendCommand>
}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
	...

08000724 <OLED_Init>:

/* Initialize SSD1306 via SPI */
void OLED_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
    UartPuts("OLED: Init start...\r\n");
 8000728:	483b      	ldr	r0, [pc, #236]	@ (8000818 <OLED_Init+0xf4>)
 800072a:	f000 fac5 	bl	8000cb8 <UartPuts>

    /* init GPIOs for DC/RES and ensure SPI is initialized by caller or here */
    OLED_GPIO_Init();
 800072e:	f7ff ff5b 	bl	80005e8 <OLED_GPIO_Init>

    UartPuts("OLED: Calling SpiInit()...\r\n");
 8000732:	483a      	ldr	r0, [pc, #232]	@ (800081c <OLED_Init+0xf8>)
 8000734:	f000 fac0 	bl	8000cb8 <UartPuts>
    SpiInit();
 8000738:	f000 f8ee 	bl	8000918 <SpiInit>
    UartPuts("OLED: SpiInit() returned.\r\n");
 800073c:	4838      	ldr	r0, [pc, #224]	@ (8000820 <OLED_Init+0xfc>)
 800073e:	f000 fabb 	bl	8000cb8 <UartPuts>

    /* Reset pulse */
    UartPuts("OLED: Asserting RESET (low) ...\r\n");
 8000742:	4838      	ldr	r0, [pc, #224]	@ (8000824 <OLED_Init+0x100>)
 8000744:	f000 fab8 	bl	8000cb8 <UartPuts>
    OLED_RES_LOW();
 8000748:	4b37      	ldr	r3, [pc, #220]	@ (8000828 <OLED_Init+0x104>)
 800074a:	695b      	ldr	r3, [r3, #20]
 800074c:	4a36      	ldr	r2, [pc, #216]	@ (8000828 <OLED_Init+0x104>)
 800074e:	f023 0302 	bic.w	r3, r3, #2
 8000752:	6153      	str	r3, [r2, #20]
    oled_delay_short();
 8000754:	f7ff ff1c 	bl	8000590 <oled_delay_short>
    OLED_RES_HIGH();
 8000758:	4b33      	ldr	r3, [pc, #204]	@ (8000828 <OLED_Init+0x104>)
 800075a:	695b      	ldr	r3, [r3, #20]
 800075c:	4a32      	ldr	r2, [pc, #200]	@ (8000828 <OLED_Init+0x104>)
 800075e:	f043 0302 	orr.w	r3, r3, #2
 8000762:	6153      	str	r3, [r2, #20]
    oled_delay_long();
 8000764:	f7ff ff2a 	bl	80005bc <oled_delay_long>
    UartPuts("OLED: RESET complete.\r\n");
 8000768:	4830      	ldr	r0, [pc, #192]	@ (800082c <OLED_Init+0x108>)
 800076a:	f000 faa5 	bl	8000cb8 <UartPuts>

    UartPuts("OLED: Sending initialization command sequence...\r\n");
 800076e:	4830      	ldr	r0, [pc, #192]	@ (8000830 <OLED_Init+0x10c>)
 8000770:	f000 faa2 	bl	8000cb8 <UartPuts>

    OLED_SendCommand(0xAE);             // Display OFF
 8000774:	20ae      	movs	r0, #174	@ 0xae
 8000776:	f7ff ff79 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xD5); OLED_SendCommand(0x80); // Set display clock divide ratio
 800077a:	20d5      	movs	r0, #213	@ 0xd5
 800077c:	f7ff ff76 	bl	800066c <OLED_SendCommand>
 8000780:	2080      	movs	r0, #128	@ 0x80
 8000782:	f7ff ff73 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xA8); OLED_SendCommand(0x3F); // Multiplex ratio 1/64
 8000786:	20a8      	movs	r0, #168	@ 0xa8
 8000788:	f7ff ff70 	bl	800066c <OLED_SendCommand>
 800078c:	203f      	movs	r0, #63	@ 0x3f
 800078e:	f7ff ff6d 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xD3); OLED_SendCommand(0x00); // Display offset
 8000792:	20d3      	movs	r0, #211	@ 0xd3
 8000794:	f7ff ff6a 	bl	800066c <OLED_SendCommand>
 8000798:	2000      	movs	r0, #0
 800079a:	f7ff ff67 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0x40);             // Set start line to 0
 800079e:	2040      	movs	r0, #64	@ 0x40
 80007a0:	f7ff ff64 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0x8D); OLED_SendCommand(0x14); // Charge pump ON
 80007a4:	208d      	movs	r0, #141	@ 0x8d
 80007a6:	f7ff ff61 	bl	800066c <OLED_SendCommand>
 80007aa:	2014      	movs	r0, #20
 80007ac:	f7ff ff5e 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0x20); OLED_SendCommand(0x00); // Memory addressing mode: Horizontal
 80007b0:	2020      	movs	r0, #32
 80007b2:	f7ff ff5b 	bl	800066c <OLED_SendCommand>
 80007b6:	2000      	movs	r0, #0
 80007b8:	f7ff ff58 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xA1);             // Segment remap
 80007bc:	20a1      	movs	r0, #161	@ 0xa1
 80007be:	f7ff ff55 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xC8);             // COM output scan direction remapped
 80007c2:	20c8      	movs	r0, #200	@ 0xc8
 80007c4:	f7ff ff52 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xDA); OLED_SendCommand(0x12); // COM pins hardware configuration
 80007c8:	20da      	movs	r0, #218	@ 0xda
 80007ca:	f7ff ff4f 	bl	800066c <OLED_SendCommand>
 80007ce:	2012      	movs	r0, #18
 80007d0:	f7ff ff4c 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0x81); OLED_SendCommand(0xCF); // Contrast
 80007d4:	2081      	movs	r0, #129	@ 0x81
 80007d6:	f7ff ff49 	bl	800066c <OLED_SendCommand>
 80007da:	20cf      	movs	r0, #207	@ 0xcf
 80007dc:	f7ff ff46 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xD9); OLED_SendCommand(0xF1); // Pre-charge period
 80007e0:	20d9      	movs	r0, #217	@ 0xd9
 80007e2:	f7ff ff43 	bl	800066c <OLED_SendCommand>
 80007e6:	20f1      	movs	r0, #241	@ 0xf1
 80007e8:	f7ff ff40 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xDB); OLED_SendCommand(0x40); // VCOMH deselect level
 80007ec:	20db      	movs	r0, #219	@ 0xdb
 80007ee:	f7ff ff3d 	bl	800066c <OLED_SendCommand>
 80007f2:	2040      	movs	r0, #64	@ 0x40
 80007f4:	f7ff ff3a 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xA4);             // Entire display ON (resume)
 80007f8:	20a4      	movs	r0, #164	@ 0xa4
 80007fa:	f7ff ff37 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xA6);             // Normal display (not inverted)
 80007fe:	20a6      	movs	r0, #166	@ 0xa6
 8000800:	f7ff ff34 	bl	800066c <OLED_SendCommand>
    OLED_SendCommand(0xAF);             // Display ON
 8000804:	20af      	movs	r0, #175	@ 0xaf
 8000806:	f7ff ff31 	bl	800066c <OLED_SendCommand>

    UartPuts("OLED: Initialization commands sent.\r\n");
 800080a:	480a      	ldr	r0, [pc, #40]	@ (8000834 <OLED_Init+0x110>)
 800080c:	f000 fa54 	bl	8000cb8 <UartPuts>
    oled_delay_short();
 8000810:	f7ff febe 	bl	8000590 <oled_delay_short>
}
 8000814:	bf00      	nop
 8000816:	bd80      	pop	{r7, pc}
 8000818:	0800175c 	.word	0x0800175c
 800081c:	08001774 	.word	0x08001774
 8000820:	08001794 	.word	0x08001794
 8000824:	080017b0 	.word	0x080017b0
 8000828:	40020400 	.word	0x40020400
 800082c:	080017d4 	.word	0x080017d4
 8000830:	080017ec 	.word	0x080017ec
 8000834:	08001820 	.word	0x08001820

08000838 <OLED_Clear>:

/* Clear full display RAM */
void OLED_Clear(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
    UartPuts("OLED: Clearing display (all pages)...\r\n");
 800083e:	4812      	ldr	r0, [pc, #72]	@ (8000888 <OLED_Clear+0x50>)
 8000840:	f000 fa3a 	bl	8000cb8 <UartPuts>
    for (uint8_t page = 0; page < 8; page++)
 8000844:	2300      	movs	r3, #0
 8000846:	71fb      	strb	r3, [r7, #7]
 8000848:	e014      	b.n	8000874 <OLED_Clear+0x3c>
    {
        OLED_SetCursor(page, 0);
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	2100      	movs	r1, #0
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff40 	bl	80006d4 <OLED_SetCursor>
        for (uint8_t col = 0; col < 128; col++)
 8000854:	2300      	movs	r3, #0
 8000856:	71bb      	strb	r3, [r7, #6]
 8000858:	e005      	b.n	8000866 <OLED_Clear+0x2e>
            OLED_SendData(0x00);
 800085a:	2000      	movs	r0, #0
 800085c:	f7ff ff20 	bl	80006a0 <OLED_SendData>
        for (uint8_t col = 0; col < 128; col++)
 8000860:	79bb      	ldrb	r3, [r7, #6]
 8000862:	3301      	adds	r3, #1
 8000864:	71bb      	strb	r3, [r7, #6]
 8000866:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800086a:	2b00      	cmp	r3, #0
 800086c:	daf5      	bge.n	800085a <OLED_Clear+0x22>
    for (uint8_t page = 0; page < 8; page++)
 800086e:	79fb      	ldrb	r3, [r7, #7]
 8000870:	3301      	adds	r3, #1
 8000872:	71fb      	strb	r3, [r7, #7]
 8000874:	79fb      	ldrb	r3, [r7, #7]
 8000876:	2b07      	cmp	r3, #7
 8000878:	d9e7      	bls.n	800084a <OLED_Clear+0x12>
    }
    UartPuts("OLED: Clear done.\r\n");
 800087a:	4804      	ldr	r0, [pc, #16]	@ (800088c <OLED_Clear+0x54>)
 800087c:	f000 fa1c 	bl	8000cb8 <UartPuts>
}
 8000880:	bf00      	nop
 8000882:	3708      	adds	r7, #8
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	08001848 	.word	0x08001848
 800088c:	08001870 	.word	0x08001870

08000890 <OLED_PrintChar>:

/* Print one 6x8 char */
void OLED_PrintChar(char c)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b084      	sub	sp, #16
 8000894:	af00      	add	r7, sp, #0
 8000896:	4603      	mov	r3, r0
 8000898:	71fb      	strb	r3, [r7, #7]
    if (c < 32 || c > 127) c = '?';
 800089a:	79fb      	ldrb	r3, [r7, #7]
 800089c:	2b1f      	cmp	r3, #31
 800089e:	d903      	bls.n	80008a8 <OLED_PrintChar+0x18>
 80008a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	da01      	bge.n	80008ac <OLED_PrintChar+0x1c>
 80008a8:	233f      	movs	r3, #63	@ 0x3f
 80008aa:	71fb      	strb	r3, [r7, #7]
    uint8_t idx = (uint8_t)(c - 32);
 80008ac:	79fb      	ldrb	r3, [r7, #7]
 80008ae:	3b20      	subs	r3, #32
 80008b0:	72fb      	strb	r3, [r7, #11]
    for (int i = 0; i < 6; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]
 80008b6:	e00f      	b.n	80008d8 <OLED_PrintChar+0x48>
    {
        OLED_SendData(font6x8[idx][i]);
 80008b8:	7afa      	ldrb	r2, [r7, #11]
 80008ba:	490b      	ldr	r1, [pc, #44]	@ (80008e8 <OLED_PrintChar+0x58>)
 80008bc:	4613      	mov	r3, r2
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	4413      	add	r3, r2
 80008c2:	005b      	lsls	r3, r3, #1
 80008c4:	18ca      	adds	r2, r1, r3
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	4413      	add	r3, r2
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f7ff fee7 	bl	80006a0 <OLED_SendData>
    for (int i = 0; i < 6; i++)
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	3301      	adds	r3, #1
 80008d6:	60fb      	str	r3, [r7, #12]
 80008d8:	68fb      	ldr	r3, [r7, #12]
 80008da:	2b05      	cmp	r3, #5
 80008dc:	ddec      	ble.n	80008b8 <OLED_PrintChar+0x28>
    }
}
 80008de:	bf00      	nop
 80008e0:	bf00      	nop
 80008e2:	3710      	adds	r7, #16
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	08001898 	.word	0x08001898

080008ec <OLED_PrintString>:

/* Print ASCII string (no wrapping management) */
void OLED_PrintString(const char *str)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
    while (*str)
 80008f4:	e006      	b.n	8000904 <OLED_PrintString+0x18>
    {
        OLED_PrintChar(*str++);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	1c5a      	adds	r2, r3, #1
 80008fa:	607a      	str	r2, [r7, #4]
 80008fc:	781b      	ldrb	r3, [r3, #0]
 80008fe:	4618      	mov	r0, r3
 8000900:	f7ff ffc6 	bl	8000890 <OLED_PrintChar>
    while (*str)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d1f4      	bne.n	80008f6 <OLED_PrintString+0xa>
    }
}
 800090c:	bf00      	nop
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <SpiInit>:
 #include "spi.h"

void SpiInit(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
    // ---- Enable Clocks ----
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;  // PA5 PA6 PA7
 800091c:	4b43      	ldr	r3, [pc, #268]	@ (8000a2c <SpiInit+0x114>)
 800091e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000920:	4a42      	ldr	r2, [pc, #264]	@ (8000a2c <SpiInit+0x114>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;  // PE3 CS
 8000928:	4b40      	ldr	r3, [pc, #256]	@ (8000a2c <SpiInit+0x114>)
 800092a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800092c:	4a3f      	ldr	r2, [pc, #252]	@ (8000a2c <SpiInit+0x114>)
 800092e:	f043 0310 	orr.w	r3, r3, #16
 8000932:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;   // SPI1 clock
 8000934:	4b3d      	ldr	r3, [pc, #244]	@ (8000a2c <SpiInit+0x114>)
 8000936:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000938:	4a3c      	ldr	r2, [pc, #240]	@ (8000a2c <SpiInit+0x114>)
 800093a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800093e:	6453      	str	r3, [r2, #68]	@ 0x44

    // ---- Configure PE3 as CS ----
    GPIOE->MODER &= ~(3 << (3 * 2));
 8000940:	4b3b      	ldr	r3, [pc, #236]	@ (8000a30 <SpiInit+0x118>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a3a      	ldr	r2, [pc, #232]	@ (8000a30 <SpiInit+0x118>)
 8000946:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800094a:	6013      	str	r3, [r2, #0]
    GPIOE->MODER |=  (1 << (3 * 2));  // Output
 800094c:	4b38      	ldr	r3, [pc, #224]	@ (8000a30 <SpiInit+0x118>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a37      	ldr	r2, [pc, #220]	@ (8000a30 <SpiInit+0x118>)
 8000952:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000956:	6013      	str	r3, [r2, #0]
    GPIOE->OTYPER &= ~(1 << 3);
 8000958:	4b35      	ldr	r3, [pc, #212]	@ (8000a30 <SpiInit+0x118>)
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	4a34      	ldr	r2, [pc, #208]	@ (8000a30 <SpiInit+0x118>)
 800095e:	f023 0308 	bic.w	r3, r3, #8
 8000962:	6053      	str	r3, [r2, #4]
    GPIOE->OSPEEDR |= (3 << (3 * 2)); // High speed
 8000964:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <SpiInit+0x118>)
 8000966:	689b      	ldr	r3, [r3, #8]
 8000968:	4a31      	ldr	r2, [pc, #196]	@ (8000a30 <SpiInit+0x118>)
 800096a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800096e:	6093      	str	r3, [r2, #8]
    GPIOE->ODR |= (1 << 3);           // CS HIGH (inactive)
 8000970:	4b2f      	ldr	r3, [pc, #188]	@ (8000a30 <SpiInit+0x118>)
 8000972:	695b      	ldr	r3, [r3, #20]
 8000974:	4a2e      	ldr	r2, [pc, #184]	@ (8000a30 <SpiInit+0x118>)
 8000976:	f043 0308 	orr.w	r3, r3, #8
 800097a:	6153      	str	r3, [r2, #20]

    // ---- Configure PA5(SCK), PA6(MISO), PA7(MOSI) as AF5 ----
    GPIOA->MODER &= ~((3<<(5*2)) | (3<<(6*2)) | (3<<(7*2)));
 800097c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a34 <SpiInit+0x11c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a2c      	ldr	r2, [pc, #176]	@ (8000a34 <SpiInit+0x11c>)
 8000982:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 8000986:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2<<(5*2)) | (2<<(6*2)) | (2<<(7*2)));  // AF mode
 8000988:	4b2a      	ldr	r3, [pc, #168]	@ (8000a34 <SpiInit+0x11c>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a29      	ldr	r2, [pc, #164]	@ (8000a34 <SpiInit+0x11c>)
 800098e:	f443 4328 	orr.w	r3, r3, #43008	@ 0xa800
 8000992:	6013      	str	r3, [r2, #0]

    GPIOA->AFR[0] |= (5<<(5*4)) | (5<<(6*4)) | (5<<(7*4));    // AF5 = SPI1
 8000994:	4b27      	ldr	r3, [pc, #156]	@ (8000a34 <SpiInit+0x11c>)
 8000996:	6a1b      	ldr	r3, [r3, #32]
 8000998:	4a26      	ldr	r2, [pc, #152]	@ (8000a34 <SpiInit+0x11c>)
 800099a:	f043 43aa 	orr.w	r3, r3, #1426063360	@ 0x55000000
 800099e:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 80009a2:	6213      	str	r3, [r2, #32]

    GPIOA->OSPEEDR |= (3<<(5*2)) | (3<<(6*2)) | (3<<(7*2));   // High speed
 80009a4:	4b23      	ldr	r3, [pc, #140]	@ (8000a34 <SpiInit+0x11c>)
 80009a6:	689b      	ldr	r3, [r3, #8]
 80009a8:	4a22      	ldr	r2, [pc, #136]	@ (8000a34 <SpiInit+0x11c>)
 80009aa:	f443 437c 	orr.w	r3, r3, #64512	@ 0xfc00
 80009ae:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER &= ~((1<<5) | (1<<6) | (1<<7));
 80009b0:	4b20      	ldr	r3, [pc, #128]	@ (8000a34 <SpiInit+0x11c>)
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	4a1f      	ldr	r2, [pc, #124]	@ (8000a34 <SpiInit+0x11c>)
 80009b6:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 80009ba:	6053      	str	r3, [r2, #4]

    // ---- SPI1 Config ----
    SPI1->CR1 = 0;
 80009bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a38 <SpiInit+0x120>)
 80009be:	2200      	movs	r2, #0
 80009c0:	601a      	str	r2, [r3, #0]
    SPI1->CR1 |= (1<<2);     // Master mode
 80009c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a38 <SpiInit+0x120>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a38 <SpiInit+0x120>)
 80009c8:	f043 0304 	orr.w	r3, r3, #4
 80009cc:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (3<<3);     // Baud rate = fPCLK/16 (safe)
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <SpiInit+0x120>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4a19      	ldr	r2, [pc, #100]	@ (8000a38 <SpiInit+0x120>)
 80009d4:	f043 0318 	orr.w	r3, r3, #24
 80009d8:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<1);     // CPOL = 0
 80009da:	4b17      	ldr	r3, [pc, #92]	@ (8000a38 <SpiInit+0x120>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	4a16      	ldr	r2, [pc, #88]	@ (8000a38 <SpiInit+0x120>)
 80009e0:	f043 0302 	orr.w	r3, r3, #2
 80009e4:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<0);     // CPHA = 0  → Mode 0 (SSD1306 supports it)
 80009e6:	4b14      	ldr	r3, [pc, #80]	@ (8000a38 <SpiInit+0x120>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a13      	ldr	r2, [pc, #76]	@ (8000a38 <SpiInit+0x120>)
 80009ec:	f043 0301 	orr.w	r3, r3, #1
 80009f0:	6013      	str	r3, [r2, #0]
    SPI1->CR1 &= ~(1<<11);   // 8-bit data frame
 80009f2:	4b11      	ldr	r3, [pc, #68]	@ (8000a38 <SpiInit+0x120>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	4a10      	ldr	r2, [pc, #64]	@ (8000a38 <SpiInit+0x120>)
 80009f8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80009fc:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<9);     // Software slave mgmt
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <SpiInit+0x120>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a0d      	ldr	r2, [pc, #52]	@ (8000a38 <SpiInit+0x120>)
 8000a04:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000a08:	6013      	str	r3, [r2, #0]
    SPI1->CR1 |= (1<<8);     // SSI = 1
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <SpiInit+0x120>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a38 <SpiInit+0x120>)
 8000a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000a14:	6013      	str	r3, [r2, #0]

    SPI1->CR1 |= (1<<6);     // Enable SPI
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <SpiInit+0x120>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a07      	ldr	r2, [pc, #28]	@ (8000a38 <SpiInit+0x120>)
 8000a1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a20:	6013      	str	r3, [r2, #0]

    UartPuts("SPI1 Init Done\r\n");
 8000a22:	4806      	ldr	r0, [pc, #24]	@ (8000a3c <SpiInit+0x124>)
 8000a24:	f000 f948 	bl	8000cb8 <UartPuts>
}
 8000a28:	bf00      	nop
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40021000 	.word	0x40021000
 8000a34:	40020000 	.word	0x40020000
 8000a38:	40013000 	.word	0x40013000
 8000a3c:	08001884 	.word	0x08001884

08000a40 <SpiCSEnable>:

void SpiCSEnable(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
    GPIOE->ODR &= ~(1<<3);
 8000a44:	4b05      	ldr	r3, [pc, #20]	@ (8000a5c <SpiCSEnable+0x1c>)
 8000a46:	695b      	ldr	r3, [r3, #20]
 8000a48:	4a04      	ldr	r2, [pc, #16]	@ (8000a5c <SpiCSEnable+0x1c>)
 8000a4a:	f023 0308 	bic.w	r3, r3, #8
 8000a4e:	6153      	str	r3, [r2, #20]
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	40021000 	.word	0x40021000

08000a60 <SpiCSDisable>:

void SpiCSDisable(void)
{
 8000a60:	b480      	push	{r7}
 8000a62:	af00      	add	r7, sp, #0
    GPIOE->ODR |= (1<<3);
 8000a64:	4b05      	ldr	r3, [pc, #20]	@ (8000a7c <SpiCSDisable+0x1c>)
 8000a66:	695b      	ldr	r3, [r3, #20]
 8000a68:	4a04      	ldr	r2, [pc, #16]	@ (8000a7c <SpiCSDisable+0x1c>)
 8000a6a:	f043 0308 	orr.w	r3, r3, #8
 8000a6e:	6153      	str	r3, [r2, #20]
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop
 8000a7c:	40021000 	.word	0x40021000

08000a80 <SpiTransfer>:

uint16_t SpiTransfer(uint16_t data)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	80fb      	strh	r3, [r7, #6]
    while(!(SPI1->SR & SPI_SR_TXE));
 8000a8a:	bf00      	nop
 8000a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <SpiTransfer+0x40>)
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	f003 0302 	and.w	r3, r3, #2
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d0f9      	beq.n	8000a8c <SpiTransfer+0xc>
    SPI1->DR = data;
 8000a98:	4a09      	ldr	r2, [pc, #36]	@ (8000ac0 <SpiTransfer+0x40>)
 8000a9a:	88fb      	ldrh	r3, [r7, #6]
 8000a9c:	60d3      	str	r3, [r2, #12]
    while(!(SPI1->SR & SPI_SR_RXNE));
 8000a9e:	bf00      	nop
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <SpiTransfer+0x40>)
 8000aa2:	689b      	ldr	r3, [r3, #8]
 8000aa4:	f003 0301 	and.w	r3, r3, #1
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d0f9      	beq.n	8000aa0 <SpiTransfer+0x20>
    return SPI1->DR;
 8000aac:	4b04      	ldr	r3, [pc, #16]	@ (8000ac0 <SpiTransfer+0x40>)
 8000aae:	68db      	ldr	r3, [r3, #12]
 8000ab0:	b29b      	uxth	r3, r3
}
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	40013000 	.word	0x40013000

08000ac4 <SpiTransmit>:

void SpiTransmit(uint8_t data)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	71fb      	strb	r3, [r7, #7]
    SpiTransfer(data);
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	b29b      	uxth	r3, r3
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f7ff ffd4 	bl	8000a80 <SpiTransfer>
}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}

08000ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b086      	sub	sp, #24
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ae8:	4a14      	ldr	r2, [pc, #80]	@ (8000b3c <_sbrk+0x5c>)
 8000aea:	4b15      	ldr	r3, [pc, #84]	@ (8000b40 <_sbrk+0x60>)
 8000aec:	1ad3      	subs	r3, r2, r3
 8000aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000af4:	4b13      	ldr	r3, [pc, #76]	@ (8000b44 <_sbrk+0x64>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d102      	bne.n	8000b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000afc:	4b11      	ldr	r3, [pc, #68]	@ (8000b44 <_sbrk+0x64>)
 8000afe:	4a12      	ldr	r2, [pc, #72]	@ (8000b48 <_sbrk+0x68>)
 8000b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b02:	4b10      	ldr	r3, [pc, #64]	@ (8000b44 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d207      	bcs.n	8000b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b10:	f000 f93a 	bl	8000d88 <__errno>
 8000b14:	4603      	mov	r3, r0
 8000b16:	220c      	movs	r2, #12
 8000b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b1e:	e009      	b.n	8000b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b20:	4b08      	ldr	r3, [pc, #32]	@ (8000b44 <_sbrk+0x64>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b26:	4b07      	ldr	r3, [pc, #28]	@ (8000b44 <_sbrk+0x64>)
 8000b28:	681a      	ldr	r2, [r3, #0]
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	4a05      	ldr	r2, [pc, #20]	@ (8000b44 <_sbrk+0x64>)
 8000b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b32:	68fb      	ldr	r3, [r7, #12]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	3718      	adds	r7, #24
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	20020000 	.word	0x20020000
 8000b40:	00000400 	.word	0x00000400
 8000b44:	2000006c 	.word	0x2000006c
 8000b48:	200001b8 	.word	0x200001b8

08000b4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b50:	4b05      	ldr	r3, [pc, #20]	@ (8000b68 <SystemInit+0x1c>)
 8000b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b56:	4a04      	ldr	r2, [pc, #16]	@ (8000b68 <SystemInit+0x1c>)
 8000b58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 8000b60:	f000 f804 	bl	8000b6c <DWT_Init>
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	e000ed00 	.word	0xe000ed00

08000b6c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <DWT_Init+0x58>)
 8000b72:	68db      	ldr	r3, [r3, #12]
 8000b74:	4a13      	ldr	r2, [pc, #76]	@ (8000bc4 <DWT_Init+0x58>)
 8000b76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000b7a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <DWT_Init+0x58>)
 8000b7e:	68db      	ldr	r3, [r3, #12]
 8000b80:	4a10      	ldr	r2, [pc, #64]	@ (8000bc4 <DWT_Init+0x58>)
 8000b82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000b86:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000b88:	4b0f      	ldr	r3, [pc, #60]	@ (8000bc8 <DWT_Init+0x5c>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0e      	ldr	r2, [pc, #56]	@ (8000bc8 <DWT_Init+0x5c>)
 8000b8e:	f023 0301 	bic.w	r3, r3, #1
 8000b92:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	@ (8000bc8 <DWT_Init+0x5c>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <DWT_Init+0x5c>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000ba0:	4b09      	ldr	r3, [pc, #36]	@ (8000bc8 <DWT_Init+0x5c>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000ba6:	bf00      	nop
    __ASM volatile ("NOP");
 8000ba8:	bf00      	nop
    __ASM volatile ("NOP");
 8000baa:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <DWT_Init+0x5c>)
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	bf0c      	ite	eq
 8000bb4:	2301      	moveq	r3, #1
 8000bb6:	2300      	movne	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc2:	4770      	bx	lr
 8000bc4:	e000edf0 	.word	0xe000edf0
 8000bc8:	e0001000 	.word	0xe0001000

08000bcc <UartInit>:
 *      Author: Sunbeam
 */

#include "uart.h"

void UartInit(uint32_t baud) {
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	// GPIO config (Tx (PA.2) Rx (PA.3)) - clock en, set alt fn, pupd, ...
	// enable clock of gpioa
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000bd4:	4b29      	ldr	r3, [pc, #164]	@ (8000c7c <UartInit+0xb0>)
 8000bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd8:	4a28      	ldr	r2, [pc, #160]	@ (8000c7c <UartInit+0xb0>)
 8000bda:	f043 0301 	orr.w	r3, r3, #1
 8000bde:	6313      	str	r3, [r2, #48]	@ 0x30
	// set pupd regr -- no pullup/pulldown
	GPIOA->PUPDR &= ~(BV(4)|BV(5)|BV(6)|BV(7));
 8000be0:	4b27      	ldr	r3, [pc, #156]	@ (8000c80 <UartInit+0xb4>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	4a26      	ldr	r2, [pc, #152]	@ (8000c80 <UartInit+0xb4>)
 8000be6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000bea:	60d3      	str	r3, [r2, #12]
	// set mode regr - alt fn mode (10)
	GPIOA->MODER &= ~(BV(4)|BV(6));
 8000bec:	4b24      	ldr	r3, [pc, #144]	@ (8000c80 <UartInit+0xb4>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	4a23      	ldr	r2, [pc, #140]	@ (8000c80 <UartInit+0xb4>)
 8000bf2:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000bf6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (BV(5)|BV(7));
 8000bf8:	4b21      	ldr	r3, [pc, #132]	@ (8000c80 <UartInit+0xb4>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a20      	ldr	r2, [pc, #128]	@ (8000c80 <UartInit+0xb4>)
 8000bfe:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000c02:	6013      	str	r3, [r2, #0]
	// set alt fn AF7 for USART2
	GPIOA->AFR[0] &= ~(BV(15) | BV(11));
 8000c04:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <UartInit+0xb4>)
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	4a1d      	ldr	r2, [pc, #116]	@ (8000c80 <UartInit+0xb4>)
 8000c0a:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 8000c0e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (BV(14)|BV(13)|BV(12)|BV(10)|BV(9)|BV(8));
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <UartInit+0xb4>)
 8000c12:	6a1b      	ldr	r3, [r3, #32]
 8000c14:	4a1a      	ldr	r2, [pc, #104]	@ (8000c80 <UartInit+0xb4>)
 8000c16:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000c1a:	6213      	str	r3, [r2, #32]
	// Uart config - clock en, baud rate, enable uart tx & rx, wordlen, parity, stop bits ...
	// enable uart clock
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 8000c1c:	4b17      	ldr	r3, [pc, #92]	@ (8000c7c <UartInit+0xb0>)
 8000c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c20:	4a16      	ldr	r2, [pc, #88]	@ (8000c7c <UartInit+0xb0>)
 8000c22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c26:	6413      	str	r3, [r2, #64]	@ 0x40
	// uart enable
	USART2->CR1 = USART_CR1_UE;
 8000c28:	4b16      	ldr	r3, [pc, #88]	@ (8000c84 <UartInit+0xb8>)
 8000c2a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c2e:	60da      	str	r2, [r3, #12]
	// set the baud rate
	if(baud == 9600)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000c36:	d104      	bne.n	8000c42 <UartInit+0x76>
		USART2->BRR = BRR_9600;
 8000c38:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <UartInit+0xb8>)
 8000c3a:	f240 6283 	movw	r2, #1667	@ 0x683
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	e00f      	b.n	8000c62 <UartInit+0x96>
	else if(baud == 38400)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000c48:	d104      	bne.n	8000c54 <UartInit+0x88>
		USART2->BRR = BRR_38400;
 8000c4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c84 <UartInit+0xb8>)
 8000c4c:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	e006      	b.n	8000c62 <UartInit+0x96>
	else if(baud == 115200)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000c5a:	d102      	bne.n	8000c62 <UartInit+0x96>
		USART2->BRR = BRR_115200;
 8000c5c:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <UartInit+0xb8>)
 8000c5e:	228b      	movs	r2, #139	@ 0x8b
 8000c60:	609a      	str	r2, [r3, #8]
	// enable uart, tx, rx
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <UartInit+0xb8>)
 8000c64:	68db      	ldr	r3, [r3, #12]
 8000c66:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <UartInit+0xb8>)
 8000c68:	f043 030c 	orr.w	r3, r3, #12
 8000c6c:	60d3      	str	r3, [r2, #12]
}
 8000c6e:	bf00      	nop
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
 8000c7a:	bf00      	nop
 8000c7c:	40023800 	.word	0x40023800
 8000c80:	40020000 	.word	0x40020000
 8000c84:	40004400 	.word	0x40004400

08000c88 <UartPutch>:

void UartPutch(int ch) {
 8000c88:	b480      	push	{r7}
 8000c8a:	b083      	sub	sp, #12
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
	// write the char in DR regr
	USART2->DR = ch;
 8000c90:	4a08      	ldr	r2, [pc, #32]	@ (8000cb4 <UartPutch+0x2c>)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6053      	str	r3, [r2, #4]
	// wait for TXE bit
	while((USART2->SR & USART_SR_TXE) == 0)
 8000c96:	bf00      	nop
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <UartPutch+0x2c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d0f9      	beq.n	8000c98 <UartPutch+0x10>
		;
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40004400 	.word	0x40004400

08000cb8 <UartPuts>:

void UartPuts(char str[]) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	e009      	b.n	8000cda <UartPuts+0x22>
		UartPutch(str[i]);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	4413      	add	r3, r2
 8000ccc:	781b      	ldrb	r3, [r3, #0]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f7ff ffda 	bl	8000c88 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	3301      	adds	r3, #1
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	4413      	add	r3, r2
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d1ef      	bne.n	8000cc6 <UartPuts+0xe>
}
 8000ce6:	bf00      	nop
 8000ce8:	bf00      	nop
 8000cea:	3710      	adds	r7, #16
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cf0:	480d      	ldr	r0, [pc, #52]	@ (8000d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cf2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cf4:	f7ff ff2a 	bl	8000b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cf8:	480c      	ldr	r0, [pc, #48]	@ (8000d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000cfa:	490d      	ldr	r1, [pc, #52]	@ (8000d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d34 <LoopForever+0xe>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d10:	4c0a      	ldr	r4, [pc, #40]	@ (8000d3c <LoopForever+0x16>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000d1e:	f000 f839 	bl	8000d94 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000d22:	f7ff fbc1 	bl	80004a8 <main>

08000d26 <LoopForever>:

LoopForever:
  b LoopForever
 8000d26:	e7fe      	b.n	8000d26 <LoopForever>
  ldr   r0, =_estack
 8000d28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d30:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8000d34:	08001b1c 	.word	0x08001b1c
  ldr r2, =_sbss
 8000d38:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8000d3c:	200001b8 	.word	0x200001b8

08000d40 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d40:	e7fe      	b.n	8000d40 <ADC_IRQHandler>
	...

08000d44 <siprintf>:
 8000d44:	b40e      	push	{r1, r2, r3}
 8000d46:	b510      	push	{r4, lr}
 8000d48:	b09d      	sub	sp, #116	@ 0x74
 8000d4a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8000d4c:	9002      	str	r0, [sp, #8]
 8000d4e:	9006      	str	r0, [sp, #24]
 8000d50:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000d54:	480a      	ldr	r0, [pc, #40]	@ (8000d80 <siprintf+0x3c>)
 8000d56:	9107      	str	r1, [sp, #28]
 8000d58:	9104      	str	r1, [sp, #16]
 8000d5a:	490a      	ldr	r1, [pc, #40]	@ (8000d84 <siprintf+0x40>)
 8000d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8000d60:	9105      	str	r1, [sp, #20]
 8000d62:	2400      	movs	r4, #0
 8000d64:	a902      	add	r1, sp, #8
 8000d66:	6800      	ldr	r0, [r0, #0]
 8000d68:	9301      	str	r3, [sp, #4]
 8000d6a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8000d6c:	f000 f98c 	bl	8001088 <_svfiprintf_r>
 8000d70:	9b02      	ldr	r3, [sp, #8]
 8000d72:	701c      	strb	r4, [r3, #0]
 8000d74:	b01d      	add	sp, #116	@ 0x74
 8000d76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000d7a:	b003      	add	sp, #12
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	20000000 	.word	0x20000000
 8000d84:	ffff0208 	.word	0xffff0208

08000d88 <__errno>:
 8000d88:	4b01      	ldr	r3, [pc, #4]	@ (8000d90 <__errno+0x8>)
 8000d8a:	6818      	ldr	r0, [r3, #0]
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	20000000 	.word	0x20000000

08000d94 <__libc_init_array>:
 8000d94:	b570      	push	{r4, r5, r6, lr}
 8000d96:	4d0d      	ldr	r5, [pc, #52]	@ (8000dcc <__libc_init_array+0x38>)
 8000d98:	4c0d      	ldr	r4, [pc, #52]	@ (8000dd0 <__libc_init_array+0x3c>)
 8000d9a:	1b64      	subs	r4, r4, r5
 8000d9c:	10a4      	asrs	r4, r4, #2
 8000d9e:	2600      	movs	r6, #0
 8000da0:	42a6      	cmp	r6, r4
 8000da2:	d109      	bne.n	8000db8 <__libc_init_array+0x24>
 8000da4:	4d0b      	ldr	r5, [pc, #44]	@ (8000dd4 <__libc_init_array+0x40>)
 8000da6:	4c0c      	ldr	r4, [pc, #48]	@ (8000dd8 <__libc_init_array+0x44>)
 8000da8:	f000 fc64 	bl	8001674 <_init>
 8000dac:	1b64      	subs	r4, r4, r5
 8000dae:	10a4      	asrs	r4, r4, #2
 8000db0:	2600      	movs	r6, #0
 8000db2:	42a6      	cmp	r6, r4
 8000db4:	d105      	bne.n	8000dc2 <__libc_init_array+0x2e>
 8000db6:	bd70      	pop	{r4, r5, r6, pc}
 8000db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dbc:	4798      	blx	r3
 8000dbe:	3601      	adds	r6, #1
 8000dc0:	e7ee      	b.n	8000da0 <__libc_init_array+0xc>
 8000dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8000dc6:	4798      	blx	r3
 8000dc8:	3601      	adds	r6, #1
 8000dca:	e7f2      	b.n	8000db2 <__libc_init_array+0x1e>
 8000dcc:	08001b14 	.word	0x08001b14
 8000dd0:	08001b14 	.word	0x08001b14
 8000dd4:	08001b14 	.word	0x08001b14
 8000dd8:	08001b18 	.word	0x08001b18

08000ddc <__retarget_lock_acquire_recursive>:
 8000ddc:	4770      	bx	lr

08000dde <__retarget_lock_release_recursive>:
 8000dde:	4770      	bx	lr

08000de0 <_free_r>:
 8000de0:	b538      	push	{r3, r4, r5, lr}
 8000de2:	4605      	mov	r5, r0
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d041      	beq.n	8000e6c <_free_r+0x8c>
 8000de8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000dec:	1f0c      	subs	r4, r1, #4
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	bfb8      	it	lt
 8000df2:	18e4      	addlt	r4, r4, r3
 8000df4:	f000 f8e0 	bl	8000fb8 <__malloc_lock>
 8000df8:	4a1d      	ldr	r2, [pc, #116]	@ (8000e70 <_free_r+0x90>)
 8000dfa:	6813      	ldr	r3, [r2, #0]
 8000dfc:	b933      	cbnz	r3, 8000e0c <_free_r+0x2c>
 8000dfe:	6063      	str	r3, [r4, #4]
 8000e00:	6014      	str	r4, [r2, #0]
 8000e02:	4628      	mov	r0, r5
 8000e04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000e08:	f000 b8dc 	b.w	8000fc4 <__malloc_unlock>
 8000e0c:	42a3      	cmp	r3, r4
 8000e0e:	d908      	bls.n	8000e22 <_free_r+0x42>
 8000e10:	6820      	ldr	r0, [r4, #0]
 8000e12:	1821      	adds	r1, r4, r0
 8000e14:	428b      	cmp	r3, r1
 8000e16:	bf01      	itttt	eq
 8000e18:	6819      	ldreq	r1, [r3, #0]
 8000e1a:	685b      	ldreq	r3, [r3, #4]
 8000e1c:	1809      	addeq	r1, r1, r0
 8000e1e:	6021      	streq	r1, [r4, #0]
 8000e20:	e7ed      	b.n	8000dfe <_free_r+0x1e>
 8000e22:	461a      	mov	r2, r3
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	b10b      	cbz	r3, 8000e2c <_free_r+0x4c>
 8000e28:	42a3      	cmp	r3, r4
 8000e2a:	d9fa      	bls.n	8000e22 <_free_r+0x42>
 8000e2c:	6811      	ldr	r1, [r2, #0]
 8000e2e:	1850      	adds	r0, r2, r1
 8000e30:	42a0      	cmp	r0, r4
 8000e32:	d10b      	bne.n	8000e4c <_free_r+0x6c>
 8000e34:	6820      	ldr	r0, [r4, #0]
 8000e36:	4401      	add	r1, r0
 8000e38:	1850      	adds	r0, r2, r1
 8000e3a:	4283      	cmp	r3, r0
 8000e3c:	6011      	str	r1, [r2, #0]
 8000e3e:	d1e0      	bne.n	8000e02 <_free_r+0x22>
 8000e40:	6818      	ldr	r0, [r3, #0]
 8000e42:	685b      	ldr	r3, [r3, #4]
 8000e44:	6053      	str	r3, [r2, #4]
 8000e46:	4408      	add	r0, r1
 8000e48:	6010      	str	r0, [r2, #0]
 8000e4a:	e7da      	b.n	8000e02 <_free_r+0x22>
 8000e4c:	d902      	bls.n	8000e54 <_free_r+0x74>
 8000e4e:	230c      	movs	r3, #12
 8000e50:	602b      	str	r3, [r5, #0]
 8000e52:	e7d6      	b.n	8000e02 <_free_r+0x22>
 8000e54:	6820      	ldr	r0, [r4, #0]
 8000e56:	1821      	adds	r1, r4, r0
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf04      	itt	eq
 8000e5c:	6819      	ldreq	r1, [r3, #0]
 8000e5e:	685b      	ldreq	r3, [r3, #4]
 8000e60:	6063      	str	r3, [r4, #4]
 8000e62:	bf04      	itt	eq
 8000e64:	1809      	addeq	r1, r1, r0
 8000e66:	6021      	streq	r1, [r4, #0]
 8000e68:	6054      	str	r4, [r2, #4]
 8000e6a:	e7ca      	b.n	8000e02 <_free_r+0x22>
 8000e6c:	bd38      	pop	{r3, r4, r5, pc}
 8000e6e:	bf00      	nop
 8000e70:	200001b4 	.word	0x200001b4

08000e74 <sbrk_aligned>:
 8000e74:	b570      	push	{r4, r5, r6, lr}
 8000e76:	4e0f      	ldr	r6, [pc, #60]	@ (8000eb4 <sbrk_aligned+0x40>)
 8000e78:	460c      	mov	r4, r1
 8000e7a:	6831      	ldr	r1, [r6, #0]
 8000e7c:	4605      	mov	r5, r0
 8000e7e:	b911      	cbnz	r1, 8000e86 <sbrk_aligned+0x12>
 8000e80:	f000 fba4 	bl	80015cc <_sbrk_r>
 8000e84:	6030      	str	r0, [r6, #0]
 8000e86:	4621      	mov	r1, r4
 8000e88:	4628      	mov	r0, r5
 8000e8a:	f000 fb9f 	bl	80015cc <_sbrk_r>
 8000e8e:	1c43      	adds	r3, r0, #1
 8000e90:	d103      	bne.n	8000e9a <sbrk_aligned+0x26>
 8000e92:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000e96:	4620      	mov	r0, r4
 8000e98:	bd70      	pop	{r4, r5, r6, pc}
 8000e9a:	1cc4      	adds	r4, r0, #3
 8000e9c:	f024 0403 	bic.w	r4, r4, #3
 8000ea0:	42a0      	cmp	r0, r4
 8000ea2:	d0f8      	beq.n	8000e96 <sbrk_aligned+0x22>
 8000ea4:	1a21      	subs	r1, r4, r0
 8000ea6:	4628      	mov	r0, r5
 8000ea8:	f000 fb90 	bl	80015cc <_sbrk_r>
 8000eac:	3001      	adds	r0, #1
 8000eae:	d1f2      	bne.n	8000e96 <sbrk_aligned+0x22>
 8000eb0:	e7ef      	b.n	8000e92 <sbrk_aligned+0x1e>
 8000eb2:	bf00      	nop
 8000eb4:	200001b0 	.word	0x200001b0

08000eb8 <_malloc_r>:
 8000eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000ebc:	1ccd      	adds	r5, r1, #3
 8000ebe:	f025 0503 	bic.w	r5, r5, #3
 8000ec2:	3508      	adds	r5, #8
 8000ec4:	2d0c      	cmp	r5, #12
 8000ec6:	bf38      	it	cc
 8000ec8:	250c      	movcc	r5, #12
 8000eca:	2d00      	cmp	r5, #0
 8000ecc:	4606      	mov	r6, r0
 8000ece:	db01      	blt.n	8000ed4 <_malloc_r+0x1c>
 8000ed0:	42a9      	cmp	r1, r5
 8000ed2:	d904      	bls.n	8000ede <_malloc_r+0x26>
 8000ed4:	230c      	movs	r3, #12
 8000ed6:	6033      	str	r3, [r6, #0]
 8000ed8:	2000      	movs	r0, #0
 8000eda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000ede:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000fb4 <_malloc_r+0xfc>
 8000ee2:	f000 f869 	bl	8000fb8 <__malloc_lock>
 8000ee6:	f8d8 3000 	ldr.w	r3, [r8]
 8000eea:	461c      	mov	r4, r3
 8000eec:	bb44      	cbnz	r4, 8000f40 <_malloc_r+0x88>
 8000eee:	4629      	mov	r1, r5
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	f7ff ffbf 	bl	8000e74 <sbrk_aligned>
 8000ef6:	1c43      	adds	r3, r0, #1
 8000ef8:	4604      	mov	r4, r0
 8000efa:	d158      	bne.n	8000fae <_malloc_r+0xf6>
 8000efc:	f8d8 4000 	ldr.w	r4, [r8]
 8000f00:	4627      	mov	r7, r4
 8000f02:	2f00      	cmp	r7, #0
 8000f04:	d143      	bne.n	8000f8e <_malloc_r+0xd6>
 8000f06:	2c00      	cmp	r4, #0
 8000f08:	d04b      	beq.n	8000fa2 <_malloc_r+0xea>
 8000f0a:	6823      	ldr	r3, [r4, #0]
 8000f0c:	4639      	mov	r1, r7
 8000f0e:	4630      	mov	r0, r6
 8000f10:	eb04 0903 	add.w	r9, r4, r3
 8000f14:	f000 fb5a 	bl	80015cc <_sbrk_r>
 8000f18:	4581      	cmp	r9, r0
 8000f1a:	d142      	bne.n	8000fa2 <_malloc_r+0xea>
 8000f1c:	6821      	ldr	r1, [r4, #0]
 8000f1e:	1a6d      	subs	r5, r5, r1
 8000f20:	4629      	mov	r1, r5
 8000f22:	4630      	mov	r0, r6
 8000f24:	f7ff ffa6 	bl	8000e74 <sbrk_aligned>
 8000f28:	3001      	adds	r0, #1
 8000f2a:	d03a      	beq.n	8000fa2 <_malloc_r+0xea>
 8000f2c:	6823      	ldr	r3, [r4, #0]
 8000f2e:	442b      	add	r3, r5
 8000f30:	6023      	str	r3, [r4, #0]
 8000f32:	f8d8 3000 	ldr.w	r3, [r8]
 8000f36:	685a      	ldr	r2, [r3, #4]
 8000f38:	bb62      	cbnz	r2, 8000f94 <_malloc_r+0xdc>
 8000f3a:	f8c8 7000 	str.w	r7, [r8]
 8000f3e:	e00f      	b.n	8000f60 <_malloc_r+0xa8>
 8000f40:	6822      	ldr	r2, [r4, #0]
 8000f42:	1b52      	subs	r2, r2, r5
 8000f44:	d420      	bmi.n	8000f88 <_malloc_r+0xd0>
 8000f46:	2a0b      	cmp	r2, #11
 8000f48:	d917      	bls.n	8000f7a <_malloc_r+0xc2>
 8000f4a:	1961      	adds	r1, r4, r5
 8000f4c:	42a3      	cmp	r3, r4
 8000f4e:	6025      	str	r5, [r4, #0]
 8000f50:	bf18      	it	ne
 8000f52:	6059      	strne	r1, [r3, #4]
 8000f54:	6863      	ldr	r3, [r4, #4]
 8000f56:	bf08      	it	eq
 8000f58:	f8c8 1000 	streq.w	r1, [r8]
 8000f5c:	5162      	str	r2, [r4, r5]
 8000f5e:	604b      	str	r3, [r1, #4]
 8000f60:	4630      	mov	r0, r6
 8000f62:	f000 f82f 	bl	8000fc4 <__malloc_unlock>
 8000f66:	f104 000b 	add.w	r0, r4, #11
 8000f6a:	1d23      	adds	r3, r4, #4
 8000f6c:	f020 0007 	bic.w	r0, r0, #7
 8000f70:	1ac2      	subs	r2, r0, r3
 8000f72:	bf1c      	itt	ne
 8000f74:	1a1b      	subne	r3, r3, r0
 8000f76:	50a3      	strne	r3, [r4, r2]
 8000f78:	e7af      	b.n	8000eda <_malloc_r+0x22>
 8000f7a:	6862      	ldr	r2, [r4, #4]
 8000f7c:	42a3      	cmp	r3, r4
 8000f7e:	bf0c      	ite	eq
 8000f80:	f8c8 2000 	streq.w	r2, [r8]
 8000f84:	605a      	strne	r2, [r3, #4]
 8000f86:	e7eb      	b.n	8000f60 <_malloc_r+0xa8>
 8000f88:	4623      	mov	r3, r4
 8000f8a:	6864      	ldr	r4, [r4, #4]
 8000f8c:	e7ae      	b.n	8000eec <_malloc_r+0x34>
 8000f8e:	463c      	mov	r4, r7
 8000f90:	687f      	ldr	r7, [r7, #4]
 8000f92:	e7b6      	b.n	8000f02 <_malloc_r+0x4a>
 8000f94:	461a      	mov	r2, r3
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	42a3      	cmp	r3, r4
 8000f9a:	d1fb      	bne.n	8000f94 <_malloc_r+0xdc>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6053      	str	r3, [r2, #4]
 8000fa0:	e7de      	b.n	8000f60 <_malloc_r+0xa8>
 8000fa2:	230c      	movs	r3, #12
 8000fa4:	6033      	str	r3, [r6, #0]
 8000fa6:	4630      	mov	r0, r6
 8000fa8:	f000 f80c 	bl	8000fc4 <__malloc_unlock>
 8000fac:	e794      	b.n	8000ed8 <_malloc_r+0x20>
 8000fae:	6005      	str	r5, [r0, #0]
 8000fb0:	e7d6      	b.n	8000f60 <_malloc_r+0xa8>
 8000fb2:	bf00      	nop
 8000fb4:	200001b4 	.word	0x200001b4

08000fb8 <__malloc_lock>:
 8000fb8:	4801      	ldr	r0, [pc, #4]	@ (8000fc0 <__malloc_lock+0x8>)
 8000fba:	f7ff bf0f 	b.w	8000ddc <__retarget_lock_acquire_recursive>
 8000fbe:	bf00      	nop
 8000fc0:	200001ac 	.word	0x200001ac

08000fc4 <__malloc_unlock>:
 8000fc4:	4801      	ldr	r0, [pc, #4]	@ (8000fcc <__malloc_unlock+0x8>)
 8000fc6:	f7ff bf0a 	b.w	8000dde <__retarget_lock_release_recursive>
 8000fca:	bf00      	nop
 8000fcc:	200001ac 	.word	0x200001ac

08000fd0 <__ssputs_r>:
 8000fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fd4:	688e      	ldr	r6, [r1, #8]
 8000fd6:	461f      	mov	r7, r3
 8000fd8:	42be      	cmp	r6, r7
 8000fda:	680b      	ldr	r3, [r1, #0]
 8000fdc:	4682      	mov	sl, r0
 8000fde:	460c      	mov	r4, r1
 8000fe0:	4690      	mov	r8, r2
 8000fe2:	d82d      	bhi.n	8001040 <__ssputs_r+0x70>
 8000fe4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000fe8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000fec:	d026      	beq.n	800103c <__ssputs_r+0x6c>
 8000fee:	6965      	ldr	r5, [r4, #20]
 8000ff0:	6909      	ldr	r1, [r1, #16]
 8000ff2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000ff6:	eba3 0901 	sub.w	r9, r3, r1
 8000ffa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000ffe:	1c7b      	adds	r3, r7, #1
 8001000:	444b      	add	r3, r9
 8001002:	106d      	asrs	r5, r5, #1
 8001004:	429d      	cmp	r5, r3
 8001006:	bf38      	it	cc
 8001008:	461d      	movcc	r5, r3
 800100a:	0553      	lsls	r3, r2, #21
 800100c:	d527      	bpl.n	800105e <__ssputs_r+0x8e>
 800100e:	4629      	mov	r1, r5
 8001010:	f7ff ff52 	bl	8000eb8 <_malloc_r>
 8001014:	4606      	mov	r6, r0
 8001016:	b360      	cbz	r0, 8001072 <__ssputs_r+0xa2>
 8001018:	6921      	ldr	r1, [r4, #16]
 800101a:	464a      	mov	r2, r9
 800101c:	f000 fae6 	bl	80015ec <memcpy>
 8001020:	89a3      	ldrh	r3, [r4, #12]
 8001022:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8001026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800102a:	81a3      	strh	r3, [r4, #12]
 800102c:	6126      	str	r6, [r4, #16]
 800102e:	6165      	str	r5, [r4, #20]
 8001030:	444e      	add	r6, r9
 8001032:	eba5 0509 	sub.w	r5, r5, r9
 8001036:	6026      	str	r6, [r4, #0]
 8001038:	60a5      	str	r5, [r4, #8]
 800103a:	463e      	mov	r6, r7
 800103c:	42be      	cmp	r6, r7
 800103e:	d900      	bls.n	8001042 <__ssputs_r+0x72>
 8001040:	463e      	mov	r6, r7
 8001042:	6820      	ldr	r0, [r4, #0]
 8001044:	4632      	mov	r2, r6
 8001046:	4641      	mov	r1, r8
 8001048:	f000 faa6 	bl	8001598 <memmove>
 800104c:	68a3      	ldr	r3, [r4, #8]
 800104e:	1b9b      	subs	r3, r3, r6
 8001050:	60a3      	str	r3, [r4, #8]
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	4433      	add	r3, r6
 8001056:	6023      	str	r3, [r4, #0]
 8001058:	2000      	movs	r0, #0
 800105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800105e:	462a      	mov	r2, r5
 8001060:	f000 fad2 	bl	8001608 <_realloc_r>
 8001064:	4606      	mov	r6, r0
 8001066:	2800      	cmp	r0, #0
 8001068:	d1e0      	bne.n	800102c <__ssputs_r+0x5c>
 800106a:	6921      	ldr	r1, [r4, #16]
 800106c:	4650      	mov	r0, sl
 800106e:	f7ff feb7 	bl	8000de0 <_free_r>
 8001072:	230c      	movs	r3, #12
 8001074:	f8ca 3000 	str.w	r3, [sl]
 8001078:	89a3      	ldrh	r3, [r4, #12]
 800107a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800107e:	81a3      	strh	r3, [r4, #12]
 8001080:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001084:	e7e9      	b.n	800105a <__ssputs_r+0x8a>
	...

08001088 <_svfiprintf_r>:
 8001088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800108c:	4698      	mov	r8, r3
 800108e:	898b      	ldrh	r3, [r1, #12]
 8001090:	061b      	lsls	r3, r3, #24
 8001092:	b09d      	sub	sp, #116	@ 0x74
 8001094:	4607      	mov	r7, r0
 8001096:	460d      	mov	r5, r1
 8001098:	4614      	mov	r4, r2
 800109a:	d510      	bpl.n	80010be <_svfiprintf_r+0x36>
 800109c:	690b      	ldr	r3, [r1, #16]
 800109e:	b973      	cbnz	r3, 80010be <_svfiprintf_r+0x36>
 80010a0:	2140      	movs	r1, #64	@ 0x40
 80010a2:	f7ff ff09 	bl	8000eb8 <_malloc_r>
 80010a6:	6028      	str	r0, [r5, #0]
 80010a8:	6128      	str	r0, [r5, #16]
 80010aa:	b930      	cbnz	r0, 80010ba <_svfiprintf_r+0x32>
 80010ac:	230c      	movs	r3, #12
 80010ae:	603b      	str	r3, [r7, #0]
 80010b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80010b4:	b01d      	add	sp, #116	@ 0x74
 80010b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80010ba:	2340      	movs	r3, #64	@ 0x40
 80010bc:	616b      	str	r3, [r5, #20]
 80010be:	2300      	movs	r3, #0
 80010c0:	9309      	str	r3, [sp, #36]	@ 0x24
 80010c2:	2320      	movs	r3, #32
 80010c4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80010c8:	f8cd 800c 	str.w	r8, [sp, #12]
 80010cc:	2330      	movs	r3, #48	@ 0x30
 80010ce:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800126c <_svfiprintf_r+0x1e4>
 80010d2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80010d6:	f04f 0901 	mov.w	r9, #1
 80010da:	4623      	mov	r3, r4
 80010dc:	469a      	mov	sl, r3
 80010de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80010e2:	b10a      	cbz	r2, 80010e8 <_svfiprintf_r+0x60>
 80010e4:	2a25      	cmp	r2, #37	@ 0x25
 80010e6:	d1f9      	bne.n	80010dc <_svfiprintf_r+0x54>
 80010e8:	ebba 0b04 	subs.w	fp, sl, r4
 80010ec:	d00b      	beq.n	8001106 <_svfiprintf_r+0x7e>
 80010ee:	465b      	mov	r3, fp
 80010f0:	4622      	mov	r2, r4
 80010f2:	4629      	mov	r1, r5
 80010f4:	4638      	mov	r0, r7
 80010f6:	f7ff ff6b 	bl	8000fd0 <__ssputs_r>
 80010fa:	3001      	adds	r0, #1
 80010fc:	f000 80a7 	beq.w	800124e <_svfiprintf_r+0x1c6>
 8001100:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001102:	445a      	add	r2, fp
 8001104:	9209      	str	r2, [sp, #36]	@ 0x24
 8001106:	f89a 3000 	ldrb.w	r3, [sl]
 800110a:	2b00      	cmp	r3, #0
 800110c:	f000 809f 	beq.w	800124e <_svfiprintf_r+0x1c6>
 8001110:	2300      	movs	r3, #0
 8001112:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001116:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800111a:	f10a 0a01 	add.w	sl, sl, #1
 800111e:	9304      	str	r3, [sp, #16]
 8001120:	9307      	str	r3, [sp, #28]
 8001122:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001126:	931a      	str	r3, [sp, #104]	@ 0x68
 8001128:	4654      	mov	r4, sl
 800112a:	2205      	movs	r2, #5
 800112c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001130:	484e      	ldr	r0, [pc, #312]	@ (800126c <_svfiprintf_r+0x1e4>)
 8001132:	f7ff f84d 	bl	80001d0 <memchr>
 8001136:	9a04      	ldr	r2, [sp, #16]
 8001138:	b9d8      	cbnz	r0, 8001172 <_svfiprintf_r+0xea>
 800113a:	06d0      	lsls	r0, r2, #27
 800113c:	bf44      	itt	mi
 800113e:	2320      	movmi	r3, #32
 8001140:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001144:	0711      	lsls	r1, r2, #28
 8001146:	bf44      	itt	mi
 8001148:	232b      	movmi	r3, #43	@ 0x2b
 800114a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800114e:	f89a 3000 	ldrb.w	r3, [sl]
 8001152:	2b2a      	cmp	r3, #42	@ 0x2a
 8001154:	d015      	beq.n	8001182 <_svfiprintf_r+0xfa>
 8001156:	9a07      	ldr	r2, [sp, #28]
 8001158:	4654      	mov	r4, sl
 800115a:	2000      	movs	r0, #0
 800115c:	f04f 0c0a 	mov.w	ip, #10
 8001160:	4621      	mov	r1, r4
 8001162:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001166:	3b30      	subs	r3, #48	@ 0x30
 8001168:	2b09      	cmp	r3, #9
 800116a:	d94b      	bls.n	8001204 <_svfiprintf_r+0x17c>
 800116c:	b1b0      	cbz	r0, 800119c <_svfiprintf_r+0x114>
 800116e:	9207      	str	r2, [sp, #28]
 8001170:	e014      	b.n	800119c <_svfiprintf_r+0x114>
 8001172:	eba0 0308 	sub.w	r3, r0, r8
 8001176:	fa09 f303 	lsl.w	r3, r9, r3
 800117a:	4313      	orrs	r3, r2
 800117c:	9304      	str	r3, [sp, #16]
 800117e:	46a2      	mov	sl, r4
 8001180:	e7d2      	b.n	8001128 <_svfiprintf_r+0xa0>
 8001182:	9b03      	ldr	r3, [sp, #12]
 8001184:	1d19      	adds	r1, r3, #4
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	9103      	str	r1, [sp, #12]
 800118a:	2b00      	cmp	r3, #0
 800118c:	bfbb      	ittet	lt
 800118e:	425b      	neglt	r3, r3
 8001190:	f042 0202 	orrlt.w	r2, r2, #2
 8001194:	9307      	strge	r3, [sp, #28]
 8001196:	9307      	strlt	r3, [sp, #28]
 8001198:	bfb8      	it	lt
 800119a:	9204      	strlt	r2, [sp, #16]
 800119c:	7823      	ldrb	r3, [r4, #0]
 800119e:	2b2e      	cmp	r3, #46	@ 0x2e
 80011a0:	d10a      	bne.n	80011b8 <_svfiprintf_r+0x130>
 80011a2:	7863      	ldrb	r3, [r4, #1]
 80011a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80011a6:	d132      	bne.n	800120e <_svfiprintf_r+0x186>
 80011a8:	9b03      	ldr	r3, [sp, #12]
 80011aa:	1d1a      	adds	r2, r3, #4
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	9203      	str	r2, [sp, #12]
 80011b0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80011b4:	3402      	adds	r4, #2
 80011b6:	9305      	str	r3, [sp, #20]
 80011b8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800127c <_svfiprintf_r+0x1f4>
 80011bc:	7821      	ldrb	r1, [r4, #0]
 80011be:	2203      	movs	r2, #3
 80011c0:	4650      	mov	r0, sl
 80011c2:	f7ff f805 	bl	80001d0 <memchr>
 80011c6:	b138      	cbz	r0, 80011d8 <_svfiprintf_r+0x150>
 80011c8:	9b04      	ldr	r3, [sp, #16]
 80011ca:	eba0 000a 	sub.w	r0, r0, sl
 80011ce:	2240      	movs	r2, #64	@ 0x40
 80011d0:	4082      	lsls	r2, r0
 80011d2:	4313      	orrs	r3, r2
 80011d4:	3401      	adds	r4, #1
 80011d6:	9304      	str	r3, [sp, #16]
 80011d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80011dc:	4824      	ldr	r0, [pc, #144]	@ (8001270 <_svfiprintf_r+0x1e8>)
 80011de:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80011e2:	2206      	movs	r2, #6
 80011e4:	f7fe fff4 	bl	80001d0 <memchr>
 80011e8:	2800      	cmp	r0, #0
 80011ea:	d036      	beq.n	800125a <_svfiprintf_r+0x1d2>
 80011ec:	4b21      	ldr	r3, [pc, #132]	@ (8001274 <_svfiprintf_r+0x1ec>)
 80011ee:	bb1b      	cbnz	r3, 8001238 <_svfiprintf_r+0x1b0>
 80011f0:	9b03      	ldr	r3, [sp, #12]
 80011f2:	3307      	adds	r3, #7
 80011f4:	f023 0307 	bic.w	r3, r3, #7
 80011f8:	3308      	adds	r3, #8
 80011fa:	9303      	str	r3, [sp, #12]
 80011fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80011fe:	4433      	add	r3, r6
 8001200:	9309      	str	r3, [sp, #36]	@ 0x24
 8001202:	e76a      	b.n	80010da <_svfiprintf_r+0x52>
 8001204:	fb0c 3202 	mla	r2, ip, r2, r3
 8001208:	460c      	mov	r4, r1
 800120a:	2001      	movs	r0, #1
 800120c:	e7a8      	b.n	8001160 <_svfiprintf_r+0xd8>
 800120e:	2300      	movs	r3, #0
 8001210:	3401      	adds	r4, #1
 8001212:	9305      	str	r3, [sp, #20]
 8001214:	4619      	mov	r1, r3
 8001216:	f04f 0c0a 	mov.w	ip, #10
 800121a:	4620      	mov	r0, r4
 800121c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001220:	3a30      	subs	r2, #48	@ 0x30
 8001222:	2a09      	cmp	r2, #9
 8001224:	d903      	bls.n	800122e <_svfiprintf_r+0x1a6>
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0c6      	beq.n	80011b8 <_svfiprintf_r+0x130>
 800122a:	9105      	str	r1, [sp, #20]
 800122c:	e7c4      	b.n	80011b8 <_svfiprintf_r+0x130>
 800122e:	fb0c 2101 	mla	r1, ip, r1, r2
 8001232:	4604      	mov	r4, r0
 8001234:	2301      	movs	r3, #1
 8001236:	e7f0      	b.n	800121a <_svfiprintf_r+0x192>
 8001238:	ab03      	add	r3, sp, #12
 800123a:	9300      	str	r3, [sp, #0]
 800123c:	462a      	mov	r2, r5
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <_svfiprintf_r+0x1f0>)
 8001240:	a904      	add	r1, sp, #16
 8001242:	4638      	mov	r0, r7
 8001244:	f3af 8000 	nop.w
 8001248:	1c42      	adds	r2, r0, #1
 800124a:	4606      	mov	r6, r0
 800124c:	d1d6      	bne.n	80011fc <_svfiprintf_r+0x174>
 800124e:	89ab      	ldrh	r3, [r5, #12]
 8001250:	065b      	lsls	r3, r3, #25
 8001252:	f53f af2d 	bmi.w	80010b0 <_svfiprintf_r+0x28>
 8001256:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001258:	e72c      	b.n	80010b4 <_svfiprintf_r+0x2c>
 800125a:	ab03      	add	r3, sp, #12
 800125c:	9300      	str	r3, [sp, #0]
 800125e:	462a      	mov	r2, r5
 8001260:	4b05      	ldr	r3, [pc, #20]	@ (8001278 <_svfiprintf_r+0x1f0>)
 8001262:	a904      	add	r1, sp, #16
 8001264:	4638      	mov	r0, r7
 8001266:	f000 f879 	bl	800135c <_printf_i>
 800126a:	e7ed      	b.n	8001248 <_svfiprintf_r+0x1c0>
 800126c:	08001ad8 	.word	0x08001ad8
 8001270:	08001ae2 	.word	0x08001ae2
 8001274:	00000000 	.word	0x00000000
 8001278:	08000fd1 	.word	0x08000fd1
 800127c:	08001ade 	.word	0x08001ade

08001280 <_printf_common>:
 8001280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001284:	4616      	mov	r6, r2
 8001286:	4698      	mov	r8, r3
 8001288:	688a      	ldr	r2, [r1, #8]
 800128a:	690b      	ldr	r3, [r1, #16]
 800128c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001290:	4293      	cmp	r3, r2
 8001292:	bfb8      	it	lt
 8001294:	4613      	movlt	r3, r2
 8001296:	6033      	str	r3, [r6, #0]
 8001298:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800129c:	4607      	mov	r7, r0
 800129e:	460c      	mov	r4, r1
 80012a0:	b10a      	cbz	r2, 80012a6 <_printf_common+0x26>
 80012a2:	3301      	adds	r3, #1
 80012a4:	6033      	str	r3, [r6, #0]
 80012a6:	6823      	ldr	r3, [r4, #0]
 80012a8:	0699      	lsls	r1, r3, #26
 80012aa:	bf42      	ittt	mi
 80012ac:	6833      	ldrmi	r3, [r6, #0]
 80012ae:	3302      	addmi	r3, #2
 80012b0:	6033      	strmi	r3, [r6, #0]
 80012b2:	6825      	ldr	r5, [r4, #0]
 80012b4:	f015 0506 	ands.w	r5, r5, #6
 80012b8:	d106      	bne.n	80012c8 <_printf_common+0x48>
 80012ba:	f104 0a19 	add.w	sl, r4, #25
 80012be:	68e3      	ldr	r3, [r4, #12]
 80012c0:	6832      	ldr	r2, [r6, #0]
 80012c2:	1a9b      	subs	r3, r3, r2
 80012c4:	42ab      	cmp	r3, r5
 80012c6:	dc26      	bgt.n	8001316 <_printf_common+0x96>
 80012c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80012cc:	6822      	ldr	r2, [r4, #0]
 80012ce:	3b00      	subs	r3, #0
 80012d0:	bf18      	it	ne
 80012d2:	2301      	movne	r3, #1
 80012d4:	0692      	lsls	r2, r2, #26
 80012d6:	d42b      	bmi.n	8001330 <_printf_common+0xb0>
 80012d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80012dc:	4641      	mov	r1, r8
 80012de:	4638      	mov	r0, r7
 80012e0:	47c8      	blx	r9
 80012e2:	3001      	adds	r0, #1
 80012e4:	d01e      	beq.n	8001324 <_printf_common+0xa4>
 80012e6:	6823      	ldr	r3, [r4, #0]
 80012e8:	6922      	ldr	r2, [r4, #16]
 80012ea:	f003 0306 	and.w	r3, r3, #6
 80012ee:	2b04      	cmp	r3, #4
 80012f0:	bf02      	ittt	eq
 80012f2:	68e5      	ldreq	r5, [r4, #12]
 80012f4:	6833      	ldreq	r3, [r6, #0]
 80012f6:	1aed      	subeq	r5, r5, r3
 80012f8:	68a3      	ldr	r3, [r4, #8]
 80012fa:	bf0c      	ite	eq
 80012fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001300:	2500      	movne	r5, #0
 8001302:	4293      	cmp	r3, r2
 8001304:	bfc4      	itt	gt
 8001306:	1a9b      	subgt	r3, r3, r2
 8001308:	18ed      	addgt	r5, r5, r3
 800130a:	2600      	movs	r6, #0
 800130c:	341a      	adds	r4, #26
 800130e:	42b5      	cmp	r5, r6
 8001310:	d11a      	bne.n	8001348 <_printf_common+0xc8>
 8001312:	2000      	movs	r0, #0
 8001314:	e008      	b.n	8001328 <_printf_common+0xa8>
 8001316:	2301      	movs	r3, #1
 8001318:	4652      	mov	r2, sl
 800131a:	4641      	mov	r1, r8
 800131c:	4638      	mov	r0, r7
 800131e:	47c8      	blx	r9
 8001320:	3001      	adds	r0, #1
 8001322:	d103      	bne.n	800132c <_printf_common+0xac>
 8001324:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001328:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800132c:	3501      	adds	r5, #1
 800132e:	e7c6      	b.n	80012be <_printf_common+0x3e>
 8001330:	18e1      	adds	r1, r4, r3
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	2030      	movs	r0, #48	@ 0x30
 8001336:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800133a:	4422      	add	r2, r4
 800133c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001340:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001344:	3302      	adds	r3, #2
 8001346:	e7c7      	b.n	80012d8 <_printf_common+0x58>
 8001348:	2301      	movs	r3, #1
 800134a:	4622      	mov	r2, r4
 800134c:	4641      	mov	r1, r8
 800134e:	4638      	mov	r0, r7
 8001350:	47c8      	blx	r9
 8001352:	3001      	adds	r0, #1
 8001354:	d0e6      	beq.n	8001324 <_printf_common+0xa4>
 8001356:	3601      	adds	r6, #1
 8001358:	e7d9      	b.n	800130e <_printf_common+0x8e>
	...

0800135c <_printf_i>:
 800135c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001360:	7e0f      	ldrb	r7, [r1, #24]
 8001362:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001364:	2f78      	cmp	r7, #120	@ 0x78
 8001366:	4691      	mov	r9, r2
 8001368:	4680      	mov	r8, r0
 800136a:	460c      	mov	r4, r1
 800136c:	469a      	mov	sl, r3
 800136e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001372:	d807      	bhi.n	8001384 <_printf_i+0x28>
 8001374:	2f62      	cmp	r7, #98	@ 0x62
 8001376:	d80a      	bhi.n	800138e <_printf_i+0x32>
 8001378:	2f00      	cmp	r7, #0
 800137a:	f000 80d1 	beq.w	8001520 <_printf_i+0x1c4>
 800137e:	2f58      	cmp	r7, #88	@ 0x58
 8001380:	f000 80b8 	beq.w	80014f4 <_printf_i+0x198>
 8001384:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001388:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800138c:	e03a      	b.n	8001404 <_printf_i+0xa8>
 800138e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001392:	2b15      	cmp	r3, #21
 8001394:	d8f6      	bhi.n	8001384 <_printf_i+0x28>
 8001396:	a101      	add	r1, pc, #4	@ (adr r1, 800139c <_printf_i+0x40>)
 8001398:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800139c:	080013f5 	.word	0x080013f5
 80013a0:	08001409 	.word	0x08001409
 80013a4:	08001385 	.word	0x08001385
 80013a8:	08001385 	.word	0x08001385
 80013ac:	08001385 	.word	0x08001385
 80013b0:	08001385 	.word	0x08001385
 80013b4:	08001409 	.word	0x08001409
 80013b8:	08001385 	.word	0x08001385
 80013bc:	08001385 	.word	0x08001385
 80013c0:	08001385 	.word	0x08001385
 80013c4:	08001385 	.word	0x08001385
 80013c8:	08001507 	.word	0x08001507
 80013cc:	08001433 	.word	0x08001433
 80013d0:	080014c1 	.word	0x080014c1
 80013d4:	08001385 	.word	0x08001385
 80013d8:	08001385 	.word	0x08001385
 80013dc:	08001529 	.word	0x08001529
 80013e0:	08001385 	.word	0x08001385
 80013e4:	08001433 	.word	0x08001433
 80013e8:	08001385 	.word	0x08001385
 80013ec:	08001385 	.word	0x08001385
 80013f0:	080014c9 	.word	0x080014c9
 80013f4:	6833      	ldr	r3, [r6, #0]
 80013f6:	1d1a      	adds	r2, r3, #4
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	6032      	str	r2, [r6, #0]
 80013fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001400:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001404:	2301      	movs	r3, #1
 8001406:	e09c      	b.n	8001542 <_printf_i+0x1e6>
 8001408:	6833      	ldr	r3, [r6, #0]
 800140a:	6820      	ldr	r0, [r4, #0]
 800140c:	1d19      	adds	r1, r3, #4
 800140e:	6031      	str	r1, [r6, #0]
 8001410:	0606      	lsls	r6, r0, #24
 8001412:	d501      	bpl.n	8001418 <_printf_i+0xbc>
 8001414:	681d      	ldr	r5, [r3, #0]
 8001416:	e003      	b.n	8001420 <_printf_i+0xc4>
 8001418:	0645      	lsls	r5, r0, #25
 800141a:	d5fb      	bpl.n	8001414 <_printf_i+0xb8>
 800141c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001420:	2d00      	cmp	r5, #0
 8001422:	da03      	bge.n	800142c <_printf_i+0xd0>
 8001424:	232d      	movs	r3, #45	@ 0x2d
 8001426:	426d      	negs	r5, r5
 8001428:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800142c:	4858      	ldr	r0, [pc, #352]	@ (8001590 <_printf_i+0x234>)
 800142e:	230a      	movs	r3, #10
 8001430:	e011      	b.n	8001456 <_printf_i+0xfa>
 8001432:	6821      	ldr	r1, [r4, #0]
 8001434:	6833      	ldr	r3, [r6, #0]
 8001436:	0608      	lsls	r0, r1, #24
 8001438:	f853 5b04 	ldr.w	r5, [r3], #4
 800143c:	d402      	bmi.n	8001444 <_printf_i+0xe8>
 800143e:	0649      	lsls	r1, r1, #25
 8001440:	bf48      	it	mi
 8001442:	b2ad      	uxthmi	r5, r5
 8001444:	2f6f      	cmp	r7, #111	@ 0x6f
 8001446:	4852      	ldr	r0, [pc, #328]	@ (8001590 <_printf_i+0x234>)
 8001448:	6033      	str	r3, [r6, #0]
 800144a:	bf14      	ite	ne
 800144c:	230a      	movne	r3, #10
 800144e:	2308      	moveq	r3, #8
 8001450:	2100      	movs	r1, #0
 8001452:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001456:	6866      	ldr	r6, [r4, #4]
 8001458:	60a6      	str	r6, [r4, #8]
 800145a:	2e00      	cmp	r6, #0
 800145c:	db05      	blt.n	800146a <_printf_i+0x10e>
 800145e:	6821      	ldr	r1, [r4, #0]
 8001460:	432e      	orrs	r6, r5
 8001462:	f021 0104 	bic.w	r1, r1, #4
 8001466:	6021      	str	r1, [r4, #0]
 8001468:	d04b      	beq.n	8001502 <_printf_i+0x1a6>
 800146a:	4616      	mov	r6, r2
 800146c:	fbb5 f1f3 	udiv	r1, r5, r3
 8001470:	fb03 5711 	mls	r7, r3, r1, r5
 8001474:	5dc7      	ldrb	r7, [r0, r7]
 8001476:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800147a:	462f      	mov	r7, r5
 800147c:	42bb      	cmp	r3, r7
 800147e:	460d      	mov	r5, r1
 8001480:	d9f4      	bls.n	800146c <_printf_i+0x110>
 8001482:	2b08      	cmp	r3, #8
 8001484:	d10b      	bne.n	800149e <_printf_i+0x142>
 8001486:	6823      	ldr	r3, [r4, #0]
 8001488:	07df      	lsls	r7, r3, #31
 800148a:	d508      	bpl.n	800149e <_printf_i+0x142>
 800148c:	6923      	ldr	r3, [r4, #16]
 800148e:	6861      	ldr	r1, [r4, #4]
 8001490:	4299      	cmp	r1, r3
 8001492:	bfde      	ittt	le
 8001494:	2330      	movle	r3, #48	@ 0x30
 8001496:	f806 3c01 	strble.w	r3, [r6, #-1]
 800149a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800149e:	1b92      	subs	r2, r2, r6
 80014a0:	6122      	str	r2, [r4, #16]
 80014a2:	f8cd a000 	str.w	sl, [sp]
 80014a6:	464b      	mov	r3, r9
 80014a8:	aa03      	add	r2, sp, #12
 80014aa:	4621      	mov	r1, r4
 80014ac:	4640      	mov	r0, r8
 80014ae:	f7ff fee7 	bl	8001280 <_printf_common>
 80014b2:	3001      	adds	r0, #1
 80014b4:	d14a      	bne.n	800154c <_printf_i+0x1f0>
 80014b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ba:	b004      	add	sp, #16
 80014bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014c0:	6823      	ldr	r3, [r4, #0]
 80014c2:	f043 0320 	orr.w	r3, r3, #32
 80014c6:	6023      	str	r3, [r4, #0]
 80014c8:	4832      	ldr	r0, [pc, #200]	@ (8001594 <_printf_i+0x238>)
 80014ca:	2778      	movs	r7, #120	@ 0x78
 80014cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80014d0:	6823      	ldr	r3, [r4, #0]
 80014d2:	6831      	ldr	r1, [r6, #0]
 80014d4:	061f      	lsls	r7, r3, #24
 80014d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80014da:	d402      	bmi.n	80014e2 <_printf_i+0x186>
 80014dc:	065f      	lsls	r7, r3, #25
 80014de:	bf48      	it	mi
 80014e0:	b2ad      	uxthmi	r5, r5
 80014e2:	6031      	str	r1, [r6, #0]
 80014e4:	07d9      	lsls	r1, r3, #31
 80014e6:	bf44      	itt	mi
 80014e8:	f043 0320 	orrmi.w	r3, r3, #32
 80014ec:	6023      	strmi	r3, [r4, #0]
 80014ee:	b11d      	cbz	r5, 80014f8 <_printf_i+0x19c>
 80014f0:	2310      	movs	r3, #16
 80014f2:	e7ad      	b.n	8001450 <_printf_i+0xf4>
 80014f4:	4826      	ldr	r0, [pc, #152]	@ (8001590 <_printf_i+0x234>)
 80014f6:	e7e9      	b.n	80014cc <_printf_i+0x170>
 80014f8:	6823      	ldr	r3, [r4, #0]
 80014fa:	f023 0320 	bic.w	r3, r3, #32
 80014fe:	6023      	str	r3, [r4, #0]
 8001500:	e7f6      	b.n	80014f0 <_printf_i+0x194>
 8001502:	4616      	mov	r6, r2
 8001504:	e7bd      	b.n	8001482 <_printf_i+0x126>
 8001506:	6833      	ldr	r3, [r6, #0]
 8001508:	6825      	ldr	r5, [r4, #0]
 800150a:	6961      	ldr	r1, [r4, #20]
 800150c:	1d18      	adds	r0, r3, #4
 800150e:	6030      	str	r0, [r6, #0]
 8001510:	062e      	lsls	r6, r5, #24
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	d501      	bpl.n	800151a <_printf_i+0x1be>
 8001516:	6019      	str	r1, [r3, #0]
 8001518:	e002      	b.n	8001520 <_printf_i+0x1c4>
 800151a:	0668      	lsls	r0, r5, #25
 800151c:	d5fb      	bpl.n	8001516 <_printf_i+0x1ba>
 800151e:	8019      	strh	r1, [r3, #0]
 8001520:	2300      	movs	r3, #0
 8001522:	6123      	str	r3, [r4, #16]
 8001524:	4616      	mov	r6, r2
 8001526:	e7bc      	b.n	80014a2 <_printf_i+0x146>
 8001528:	6833      	ldr	r3, [r6, #0]
 800152a:	1d1a      	adds	r2, r3, #4
 800152c:	6032      	str	r2, [r6, #0]
 800152e:	681e      	ldr	r6, [r3, #0]
 8001530:	6862      	ldr	r2, [r4, #4]
 8001532:	2100      	movs	r1, #0
 8001534:	4630      	mov	r0, r6
 8001536:	f7fe fe4b 	bl	80001d0 <memchr>
 800153a:	b108      	cbz	r0, 8001540 <_printf_i+0x1e4>
 800153c:	1b80      	subs	r0, r0, r6
 800153e:	6060      	str	r0, [r4, #4]
 8001540:	6863      	ldr	r3, [r4, #4]
 8001542:	6123      	str	r3, [r4, #16]
 8001544:	2300      	movs	r3, #0
 8001546:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800154a:	e7aa      	b.n	80014a2 <_printf_i+0x146>
 800154c:	6923      	ldr	r3, [r4, #16]
 800154e:	4632      	mov	r2, r6
 8001550:	4649      	mov	r1, r9
 8001552:	4640      	mov	r0, r8
 8001554:	47d0      	blx	sl
 8001556:	3001      	adds	r0, #1
 8001558:	d0ad      	beq.n	80014b6 <_printf_i+0x15a>
 800155a:	6823      	ldr	r3, [r4, #0]
 800155c:	079b      	lsls	r3, r3, #30
 800155e:	d413      	bmi.n	8001588 <_printf_i+0x22c>
 8001560:	68e0      	ldr	r0, [r4, #12]
 8001562:	9b03      	ldr	r3, [sp, #12]
 8001564:	4298      	cmp	r0, r3
 8001566:	bfb8      	it	lt
 8001568:	4618      	movlt	r0, r3
 800156a:	e7a6      	b.n	80014ba <_printf_i+0x15e>
 800156c:	2301      	movs	r3, #1
 800156e:	4632      	mov	r2, r6
 8001570:	4649      	mov	r1, r9
 8001572:	4640      	mov	r0, r8
 8001574:	47d0      	blx	sl
 8001576:	3001      	adds	r0, #1
 8001578:	d09d      	beq.n	80014b6 <_printf_i+0x15a>
 800157a:	3501      	adds	r5, #1
 800157c:	68e3      	ldr	r3, [r4, #12]
 800157e:	9903      	ldr	r1, [sp, #12]
 8001580:	1a5b      	subs	r3, r3, r1
 8001582:	42ab      	cmp	r3, r5
 8001584:	dcf2      	bgt.n	800156c <_printf_i+0x210>
 8001586:	e7eb      	b.n	8001560 <_printf_i+0x204>
 8001588:	2500      	movs	r5, #0
 800158a:	f104 0619 	add.w	r6, r4, #25
 800158e:	e7f5      	b.n	800157c <_printf_i+0x220>
 8001590:	08001ae9 	.word	0x08001ae9
 8001594:	08001afa 	.word	0x08001afa

08001598 <memmove>:
 8001598:	4288      	cmp	r0, r1
 800159a:	b510      	push	{r4, lr}
 800159c:	eb01 0402 	add.w	r4, r1, r2
 80015a0:	d902      	bls.n	80015a8 <memmove+0x10>
 80015a2:	4284      	cmp	r4, r0
 80015a4:	4623      	mov	r3, r4
 80015a6:	d807      	bhi.n	80015b8 <memmove+0x20>
 80015a8:	1e43      	subs	r3, r0, #1
 80015aa:	42a1      	cmp	r1, r4
 80015ac:	d008      	beq.n	80015c0 <memmove+0x28>
 80015ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80015b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80015b6:	e7f8      	b.n	80015aa <memmove+0x12>
 80015b8:	4402      	add	r2, r0
 80015ba:	4601      	mov	r1, r0
 80015bc:	428a      	cmp	r2, r1
 80015be:	d100      	bne.n	80015c2 <memmove+0x2a>
 80015c0:	bd10      	pop	{r4, pc}
 80015c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80015c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80015ca:	e7f7      	b.n	80015bc <memmove+0x24>

080015cc <_sbrk_r>:
 80015cc:	b538      	push	{r3, r4, r5, lr}
 80015ce:	4d06      	ldr	r5, [pc, #24]	@ (80015e8 <_sbrk_r+0x1c>)
 80015d0:	2300      	movs	r3, #0
 80015d2:	4604      	mov	r4, r0
 80015d4:	4608      	mov	r0, r1
 80015d6:	602b      	str	r3, [r5, #0]
 80015d8:	f7ff fa82 	bl	8000ae0 <_sbrk>
 80015dc:	1c43      	adds	r3, r0, #1
 80015de:	d102      	bne.n	80015e6 <_sbrk_r+0x1a>
 80015e0:	682b      	ldr	r3, [r5, #0]
 80015e2:	b103      	cbz	r3, 80015e6 <_sbrk_r+0x1a>
 80015e4:	6023      	str	r3, [r4, #0]
 80015e6:	bd38      	pop	{r3, r4, r5, pc}
 80015e8:	200001a8 	.word	0x200001a8

080015ec <memcpy>:
 80015ec:	440a      	add	r2, r1
 80015ee:	4291      	cmp	r1, r2
 80015f0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80015f4:	d100      	bne.n	80015f8 <memcpy+0xc>
 80015f6:	4770      	bx	lr
 80015f8:	b510      	push	{r4, lr}
 80015fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80015fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001602:	4291      	cmp	r1, r2
 8001604:	d1f9      	bne.n	80015fa <memcpy+0xe>
 8001606:	bd10      	pop	{r4, pc}

08001608 <_realloc_r>:
 8001608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800160c:	4607      	mov	r7, r0
 800160e:	4614      	mov	r4, r2
 8001610:	460d      	mov	r5, r1
 8001612:	b921      	cbnz	r1, 800161e <_realloc_r+0x16>
 8001614:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001618:	4611      	mov	r1, r2
 800161a:	f7ff bc4d 	b.w	8000eb8 <_malloc_r>
 800161e:	b92a      	cbnz	r2, 800162c <_realloc_r+0x24>
 8001620:	f7ff fbde 	bl	8000de0 <_free_r>
 8001624:	4625      	mov	r5, r4
 8001626:	4628      	mov	r0, r5
 8001628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800162c:	f000 f81a 	bl	8001664 <_malloc_usable_size_r>
 8001630:	4284      	cmp	r4, r0
 8001632:	4606      	mov	r6, r0
 8001634:	d802      	bhi.n	800163c <_realloc_r+0x34>
 8001636:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800163a:	d8f4      	bhi.n	8001626 <_realloc_r+0x1e>
 800163c:	4621      	mov	r1, r4
 800163e:	4638      	mov	r0, r7
 8001640:	f7ff fc3a 	bl	8000eb8 <_malloc_r>
 8001644:	4680      	mov	r8, r0
 8001646:	b908      	cbnz	r0, 800164c <_realloc_r+0x44>
 8001648:	4645      	mov	r5, r8
 800164a:	e7ec      	b.n	8001626 <_realloc_r+0x1e>
 800164c:	42b4      	cmp	r4, r6
 800164e:	4622      	mov	r2, r4
 8001650:	4629      	mov	r1, r5
 8001652:	bf28      	it	cs
 8001654:	4632      	movcs	r2, r6
 8001656:	f7ff ffc9 	bl	80015ec <memcpy>
 800165a:	4629      	mov	r1, r5
 800165c:	4638      	mov	r0, r7
 800165e:	f7ff fbbf 	bl	8000de0 <_free_r>
 8001662:	e7f1      	b.n	8001648 <_realloc_r+0x40>

08001664 <_malloc_usable_size_r>:
 8001664:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001668:	1f18      	subs	r0, r3, #4
 800166a:	2b00      	cmp	r3, #0
 800166c:	bfbc      	itt	lt
 800166e:	580b      	ldrlt	r3, [r1, r0]
 8001670:	18c0      	addlt	r0, r0, r3
 8001672:	4770      	bx	lr

08001674 <_init>:
 8001674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001676:	bf00      	nop
 8001678:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800167a:	bc08      	pop	{r3}
 800167c:	469e      	mov	lr, r3
 800167e:	4770      	bx	lr

08001680 <_fini>:
 8001680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001682:	bf00      	nop
 8001684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001686:	bc08      	pop	{r3}
 8001688:	469e      	mov	lr, r3
 800168a:	4770      	bx	lr
