TimeQuest Timing Analyzer report for soc_system
Fri Jul 10 18:21:33 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'clk'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'clk'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Recovery: 'clk'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'clk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Output Enable Times
 60. Minimum Output Enable Times
 61. Output Disable Times
 62. Minimum Output Disable Times
 63. MTBF Summary
 64. Synchronizer Summary
 65. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'clk'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'clk'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Recovery: 'clk'
 81. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'clk'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. MTBF Summary
 95. Synchronizer Summary
 96. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; soc_system                                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE15E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; soc_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Jul 10 18:21:28 2015 ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0.sdc ; OK     ; Fri Jul 10 18:21:28 2015 ;
; soc_system.sdc                                              ; OK     ; Fri Jul 10 18:21:28 2015 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 59.0 MHz  ; 59.0 MHz        ; altera_reserved_tck ;      ;
; 67.25 MHz ; 67.25 MHz       ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 5.131  ; 0.000         ;
; altera_reserved_tck ; 41.526 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.398 ; 0.000         ;
; altera_reserved_tck ; 0.455 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 14.507 ; 0.000         ;
; altera_reserved_tck ; 48.050 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.322 ; 0.000         ;
; clk                 ; 2.857 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; 9.614  ; 0.000              ;
; altera_reserved_tck ; 49.416 ; 0.000              ;
+---------------------+--------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.131 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.792     ;
; 5.168 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.755     ;
; 5.184 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                   ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.723     ;
; 5.190 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.717     ;
; 5.193 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.730     ;
; 5.207 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.716     ;
; 5.230 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.693     ;
; 5.232 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.675     ;
; 5.238 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.669     ;
; 5.244 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.679     ;
; 5.415 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.508     ;
; 5.452 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.078     ; 14.471     ;
; 5.589 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.328     ;
; 5.595 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.322     ;
; 5.617 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.290     ;
; 5.620 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.297     ;
; 5.623 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.094     ; 14.284     ;
; 5.626 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.291     ;
; 5.815 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.102     ;
; 5.821 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 14.096     ;
; 5.879 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 14.039     ;
; 5.885 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 14.033     ;
; 5.971 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.947     ;
; 5.973 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]               ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 13.944     ;
; 5.977 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.941     ;
; 5.979 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]               ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.084     ; 13.938     ;
; 6.263 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.655     ;
; 6.269 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.649     ;
; 6.314 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.093     ; 13.594     ;
; 6.320 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.093     ; 13.588     ;
; 6.507 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.241      ; 13.782     ;
; 6.533 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 13.753     ;
; 6.570 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.241      ; 13.719     ;
; 6.596 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 13.690     ;
; 6.596 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 13.340     ;
; 6.633 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 13.303     ;
; 6.665 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                      ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.239      ; 13.622     ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.685 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 6.037      ;
; 6.691 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                      ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.236      ; 13.593     ;
; 6.707 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.241      ; 13.582     ;
; 6.733 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 13.553     ;
; 6.749 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.169     ;
; 6.755 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.163     ;
; 6.758 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.160     ;
; 6.764 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.154     ;
; 6.799 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                  ; clk          ; clk         ; 20.000       ; -0.079     ; 13.123     ;
; 6.799 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.079     ; 13.123     ;
; 6.826 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.092     ;
; 6.830 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 13.106     ;
; 6.832 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.083     ; 13.086     ;
; 6.861 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                  ; clk          ; clk         ; 20.000       ; -0.079     ; 13.061     ;
; 6.861 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.079     ; 13.061     ;
; 6.867 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 13.069     ;
; 6.875 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                  ; clk          ; clk         ; 20.000       ; -0.079     ; 13.047     ;
; 6.875 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.079     ; 13.047     ;
; 6.877 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[11]                                                                       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.241      ; 13.412     ;
; 6.884 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.233      ; 13.397     ;
; 6.903 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[11]                                                                       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 13.383     ;
; 6.947 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.233      ; 13.334     ;
; 6.963 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.241      ; 13.326     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.964 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.957     ;
; 6.969 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 12.967     ;
; 6.973 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[8]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.229      ; 13.304     ;
; 6.989 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.238      ; 13.297     ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]                                                                                                                                ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.991 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.722      ; 5.732      ;
; 6.999 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[8]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 20.000       ; 0.226      ; 13.275     ;
; 7.006 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.065     ; 12.930     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
; 7.027 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                   ; clk          ; clk         ; 20.000       ; -0.080     ; 12.894     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 8.705      ;
; 41.827 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 8.404      ;
; 41.923 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 8.295      ;
; 42.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 8.205      ;
; 42.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 8.184      ;
; 42.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 8.035      ;
; 42.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.999      ;
; 42.598 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.633      ;
; 42.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 7.545      ;
; 42.853 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 7.377      ;
; 43.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 7.002      ;
; 43.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.580      ;
; 43.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.516      ;
; 43.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 6.303      ;
; 44.045 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.186      ;
; 44.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.070      ;
; 44.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 5.622      ;
; 44.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 5.480      ;
; 44.804 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 5.439      ;
; 45.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 5.202      ;
; 46.171 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 4.044      ;
; 46.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 3.493      ;
; 46.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.501      ;
; 46.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 3.243      ;
; 47.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.203      ;
; 47.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.185      ;
; 47.116 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.115      ;
; 47.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 3.036      ;
; 47.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.628      ;
; 47.639 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.587      ;
; 47.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 2.533      ;
; 47.902 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.204      ; 2.303      ;
; 47.923 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 2.300      ;
; 48.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.212      ; 1.854      ;
; 49.174 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 1.049      ;
; 91.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.926      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 7.826      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.815      ;
; 92.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.625      ;
; 92.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.566      ;
; 92.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.565      ;
; 92.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.539      ;
; 92.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.516      ;
; 92.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.426      ;
; 92.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 7.405      ;
; 92.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.396      ;
; 92.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.374      ;
; 92.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.372      ;
; 92.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.372      ;
; 92.523 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.370      ;
; 92.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.369      ;
; 92.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.368      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 7.349      ;
; 92.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.339      ;
; 92.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.338      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[44]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.479      ; 1.131      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.479      ; 1.136      ;
; 0.410 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[4]    ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.480      ; 1.144      ;
; 0.410 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.479      ; 1.143      ;
; 0.416 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]      ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.489      ; 1.159      ;
; 0.429 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[57]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.479      ; 1.162      ;
; 0.431 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0]    ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.480      ; 1.165      ;
; 0.435 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.479      ; 1.168      ;
; 0.436 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[45]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.479      ; 1.169      ;
; 0.436 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.479      ; 1.169      ;
; 0.437 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                          ; clk          ; clk         ; 0.000        ; 0.474      ; 1.165      ;
; 0.437 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.479      ; 1.170      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_datain_reg0                                                                           ; clk          ; clk         ; 0.000        ; 0.477      ; 1.171      ;
; 0.441 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                                                 ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.479      ; 1.174      ;
; 0.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_datain_reg0                                                                           ; clk          ; clk         ; 0.000        ; 0.479      ; 1.175      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                          ; clk          ; clk         ; 0.000        ; 0.474      ; 1.172      ;
; 0.445 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[49]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.478      ; 1.177      ;
; 0.445 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.479      ; 1.178      ;
; 0.447 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                          ; clk          ; clk         ; 0.000        ; 0.474      ; 1.175      ;
; 0.448 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[53]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.478      ; 1.180      ;
; 0.449 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[50]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.478      ; 1.181      ;
; 0.450 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.478      ; 1.182      ;
; 0.450 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.478      ; 1.182      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                          ; clk          ; clk         ; 0.000        ; 0.474      ; 1.181      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                          ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][35]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][35]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                    ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                        ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][33]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][33]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][34]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][34]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                          ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                          ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                          ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                             ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2] ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2] ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][130]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][130]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.457 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.468 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.758      ;
; 0.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.777      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.793      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.793      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.793      ;
; 0.504 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.793      ;
; 0.504 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[3]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[4]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[5]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[6]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[7]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[8]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[9]                                                                                        ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[10]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[11]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[12]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[13]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[14]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[15]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[16]                                                                                       ; clk          ; clk         ; 20.000       ; -0.091     ; 5.403      ;
; 14.507 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][32]        ; clk          ; clk         ; 20.000       ; -0.087     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.INIT                                                           ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                  ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[1]                                                                                        ; clk          ; clk         ; 20.000       ; -0.076     ; 5.417      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 5.404      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                               ; clk          ; clk         ; 20.000       ; -0.089     ; 5.404      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                               ; clk          ; clk         ; 20.000       ; -0.076     ; 5.417      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.WRITE                                                          ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.404      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                  ; clk          ; clk         ; 20.000       ; -0.075     ; 5.418      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[0]                                                                                        ; clk          ; clk         ; 20.000       ; -0.076     ; 5.417      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                  ; clk          ; clk         ; 20.000       ; -0.089     ; 5.404      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[18]                                                             ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[21]                                                                                       ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                 ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[22]                                                                                       ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[28]                                                                                       ; clk          ; clk         ; 20.000       ; -0.077     ; 5.416      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[29]                                                             ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.BURST                                                          ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.IDLE                                                           ; clk          ; clk         ; 20.000       ; -0.076     ; 5.417      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer      ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer ; clk          ; clk         ; 20.000       ; -0.090     ; 5.403      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[31]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[3]                                                                                          ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[4]                                                                                          ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[5]                                                                                          ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[6]                                                                                          ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[7]                                                                                          ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[8]                                                                                          ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[10]                                                                                         ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[23]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[15]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[15]                                                                                         ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[7]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[30]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[29]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[28]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[27]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[26]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[25]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[24]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[22]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[21]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[20]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[19]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[18]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[17]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[17]                                                                                         ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[16]                                                                                  ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[14]                                                                                         ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[14]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[13]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[12]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[11]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[10]                                                                                  ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[9]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[8]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[6]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[5]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[4]                                                                                   ; clk          ; clk         ; 20.000       ; -0.085     ; 5.408      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][1]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][2]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][3]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][4]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][5]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][6]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][7]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][9]                                                                 ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][10]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][11]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][13]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][14]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][15]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][18]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][24]                                                                ; clk          ; clk         ; 20.000       ; -0.086     ; 5.407      ;
; 14.508 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][25]                                                                ; clk          ; clk         ; 20.000       ; -0.072     ; 5.421      ;
+--------+---------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.174      ;
; 48.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 2.174      ;
; 48.162 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.229      ; 2.068      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.275      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.260      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.272      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.262      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.262      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.262      ;
; 95.664 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.262      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.260      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.263      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.253      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.261      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.244      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.240      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.251      ;
; 95.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.240      ;
; 95.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.240      ;
; 95.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.247      ;
; 95.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.247      ;
; 95.683 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.247      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.611      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.611      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.611      ;
; 1.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.611      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.614 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.905      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.994      ;
; 1.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.994      ;
; 1.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.042      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.051      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.066      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.059      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.059      ;
; 1.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.091      ;
; 1.790 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.091      ;
; 1.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.117      ;
; 1.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.117      ;
; 1.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.117      ;
; 1.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.117      ;
; 1.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.109      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.976 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.267      ;
; 1.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.270      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.334      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.344      ;
; 2.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.501      ;
; 2.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.501      ;
; 2.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.501      ;
; 2.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.501      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.189      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.857 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.123      ; 3.192      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; clk          ; clk         ; 0.000        ; 0.119      ; 3.189      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                     ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.858 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.120      ; 3.190      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.859 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.111      ; 3.182      ;
; 2.872 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.125      ; 3.209      ;
; 2.872 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|r_val                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.125      ; 3.209      ;
; 2.872 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.125      ; 3.209      ;
; 2.872 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.125      ; 3.209      ;
; 2.872 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.125      ; 3.209      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.121      ; 3.206      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write2                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read1                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read2                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.125      ; 3.210      ;
; 2.873 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.120      ; 3.205      ;
; 2.874 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                     ; clk          ; clk         ; 0.000        ; 0.120      ; 3.206      ;
; 2.874 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 3.206      ;
; 2.874 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 3.206      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a17~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a17~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                                                                                                                                               ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                               ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                                                                                                                                                     ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                                                                                                                                                           ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                                                      ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                                                                                                                                            ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                       ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a17~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a17~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                  ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                            ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                      ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                      ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                                                                                                                                            ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.417 ; 49.652       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~portb_address_reg0  ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~portb_address_reg0  ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.421 ; 49.656       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~portb_address_reg0  ;
; 49.477 ; 49.697       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                           ;
; 49.483 ; 49.703       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                             ;
; 49.483 ; 49.703       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                               ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                               ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                  ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                 ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                            ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                            ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                 ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                          ;
; 49.538 ; 49.726       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                   ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                                                                                                                                          ;
; 49.539 ; 49.727       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.092 ; 3.554 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.273 ; 7.290 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.307 ; 3.295 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 3.125 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 3.125 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.462 ; 2.832 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 3.085 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.822 ; 3.088 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 1.893 ; 2.261 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 1.594 ; 1.854 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 1.618 ; 1.885 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 1.644 ; 1.897 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.277 ; 1.593 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 1.181 ; 1.469 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 1.628 ; 1.899 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 1.893 ; 2.261 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.992 ; 3.336 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.696  ; 1.575  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.386 ; -0.508 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.474 ; -0.631 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -1.621 ; -1.945 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -1.972 ; -2.299 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -1.621 ; -1.945 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -1.643 ; -1.954 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -2.071 ; -2.389 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.737 ; -1.016 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -1.133 ; -1.386 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -1.156 ; -1.416 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -1.181 ; -1.428 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.828 ; -1.135 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.737 ; -1.016 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -1.165 ; -1.428 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -1.419 ; -1.776 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -2.176 ; -2.482 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.551 ; 13.524 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 9.039  ; 8.615  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 7.066  ; 6.880  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 7.100  ; 6.925  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 9.039  ; 8.615  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.466  ; 7.234  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 8.150  ; 8.523  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 13.929 ; 13.454 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 13.017 ; 12.602 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 12.000 ; 11.699 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 12.155 ; 11.817 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 13.929 ; 13.454 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 12.110 ; 11.794 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 12.050 ; 11.730 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 12.393 ; 12.078 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 15.480 ; 14.605 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 12.714 ; 12.302 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 12.086 ; 11.689 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 15.480 ; 14.605 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 12.505 ; 12.026 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.222 ; 11.199 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 6.823  ; 6.639  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.823  ; 6.639  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 6.857  ; 6.681  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 8.807  ; 8.384  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.210  ; 6.981  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 7.864  ; 8.230  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 7.822  ; 7.530  ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 8.351  ; 8.129  ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 7.822  ; 7.530  ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 8.364  ; 8.047  ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 10.029 ; 9.518  ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 8.453  ; 8.141  ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 8.427  ; 8.154  ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 8.388  ; 8.105  ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 9.439  ; 8.972  ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 9.843  ; 9.359  ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 9.439  ; 8.972  ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 12.238 ; 11.363 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 9.736  ; 9.393  ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 11.506 ; 11.274 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 11.506 ; 11.274 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 11.506 ; 11.274 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 11.506 ; 11.274 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 14.024 ; 13.515 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 12.455 ; 12.223 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 12.418 ; 12.186 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 12.418 ; 12.186 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.879  ; 9.647  ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.879  ; 9.647  ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.879  ; 9.647  ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.879  ; 9.647  ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 12.385 ; 11.876 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.790 ; 10.558 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 10.754 ; 10.522 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 10.754 ; 10.522 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 11.012    ; 11.244    ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 11.012    ; 11.244    ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 11.012    ; 11.244    ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 11.012    ; 11.244    ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 13.214    ; 13.723    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 11.857    ; 12.089    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 11.835    ; 12.067    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 11.835    ; 12.067    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.338     ; 9.570     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.338     ; 9.570     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.338     ; 9.570     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.338     ; 9.570     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 11.531    ; 12.040    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.149    ; 10.381    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 10.128    ; 10.360    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 10.128    ; 10.360    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.362 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 36.362                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.041       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.321       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 37.696                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.855       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.841       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 38.054                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.038       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.016       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.071                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.041       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.030       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.727                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.042       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.685       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.746                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.042       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.704       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 62.8 MHz  ; 62.8 MHz        ; altera_reserved_tck ;      ;
; 71.92 MHz ; 71.92 MHz       ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 6.096  ; 0.000         ;
; altera_reserved_tck ; 42.038 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.382 ; 0.000         ;
; altera_reserved_tck ; 0.402 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 14.912 ; 0.000         ;
; altera_reserved_tck ; 48.369 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.225 ; 0.000         ;
; clk                 ; 2.554 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.614  ; 0.000             ;
; altera_reserved_tck ; 49.264 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.096 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                   ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.822     ;
; 6.108 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.810     ;
; 6.132 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.786     ;
; 6.144 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.774     ;
; 6.146 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.786     ;
; 6.174 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.758     ;
; 6.200 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.732     ;
; 6.217 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.715     ;
; 6.228 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.704     ;
; 6.245 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[1]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.687     ;
; 6.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.530     ;
; 6.430 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_byteenable[3]                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.070     ; 13.502     ;
; 6.456 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.470     ;
; 6.468 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.458     ;
; 6.481 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.437     ;
; 6.486 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.440     ;
; 6.493 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.425     ;
; 6.498 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.428     ;
; 6.707 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 13.220     ;
; 6.719 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 13.208     ;
; 6.733 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.193     ;
; 6.745 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.181     ;
; 6.791 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 13.136     ;
; 6.803 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 13.124     ;
; 6.815 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]               ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.111     ;
; 6.827 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]               ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.076     ; 13.099     ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 6.863 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.625      ;
; 7.053 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 12.874     ;
; 7.065 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.075     ; 12.862     ;
; 7.078 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 12.841     ;
; 7.090 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 12.829     ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]                                                                                                                               ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.138 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.486      ; 5.350      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[13]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[14]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[15]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[16]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[17]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[18]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[19]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[20]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[21]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[22]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[23]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[24]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[25]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[26]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[27]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.176 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[28]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.487      ; 5.313      ;
; 7.207 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                      ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.210      ; 13.042     ;
; 7.236 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                      ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.206      ; 13.009     ;
; 7.290 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.057     ; 12.655     ;
; 7.318 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.057     ; 12.627     ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][25]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][27]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][28]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][29]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][30]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.357 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][31]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.486      ; 5.131      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][1]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][2]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][3]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][4]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][5]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][6]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][7]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][9]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][10]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][11]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][13]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][14]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][15]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][18]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][24]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.404 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][26]                                                                                                                             ; clk          ; clk         ; 10.000       ; 2.476      ; 5.074      ;
; 7.490 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.057     ; 12.455     ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[29]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[30]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[31]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[32]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[33]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[34]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
; 7.495 ; clk_clk                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[35]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.490      ; 4.997      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 8.330      ;
; 42.328 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 8.040      ;
; 42.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 7.917      ;
; 42.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 7.853      ;
; 42.553 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.342      ; 7.791      ;
; 42.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 7.656      ;
; 42.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 7.645      ;
; 43.012 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 7.356      ;
; 43.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 7.208      ;
; 43.332 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 7.035      ;
; 43.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 6.660      ;
; 44.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 6.215      ;
; 44.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 6.204      ;
; 44.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 6.021      ;
; 44.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 5.799      ;
; 44.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 5.685      ;
; 45.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.373      ; 5.351      ;
; 45.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.226      ;
; 45.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.377      ; 5.182      ;
; 45.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 4.941      ;
; 46.501 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.353      ; 3.854      ;
; 47.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.271      ;
; 47.103 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.340      ; 3.239      ;
; 47.336 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.031      ;
; 47.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 3.019      ;
; 47.350 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.018      ;
; 47.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 2.932      ;
; 47.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 2.894      ;
; 47.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 2.487      ;
; 47.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 2.443      ;
; 47.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.355      ; 2.394      ;
; 48.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.341      ; 2.187      ;
; 48.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 2.169      ;
; 48.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 1.748      ;
; 49.371 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 0.990      ;
; 92.318 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.602      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.426 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.475      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 7.464      ;
; 92.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.312      ;
; 92.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.266      ;
; 92.655 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 7.265      ;
; 92.720 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.189      ;
; 92.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.125      ;
; 92.833 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 7.063      ;
; 92.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.020      ;
; 92.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.976      ;
; 92.945 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.975      ;
; 92.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.928      ;
; 93.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.917      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.006 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.893      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.882      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.882      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.882      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.882      ;
; 93.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.882      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[44]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.423      ; 1.035      ;
; 0.386 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.423      ; 1.039      ;
; 0.387 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[4]    ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.423      ; 1.040      ;
; 0.393 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]     ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.423      ; 1.046      ;
; 0.397 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]      ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.432      ; 1.059      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                              ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][35]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][35]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][35]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                    ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                        ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|write                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|read                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|d_read                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][33]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][33]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][34]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][34]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][33]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][32]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][34]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|avalon_ociram_readdata_ready                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2] ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[0]                                                                                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[0]                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                                                                                  ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_0_dff                                                                                                                                            ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_0_dff                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][130]                                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][130]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                   ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                                 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                                   ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                                   ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                              ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][32]                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][32]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                                                                                                         ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                              ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                              ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.406 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.732      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_o9j:auto_generated|counter_reg_bit[12]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.736      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.912 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[1]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.068     ; 5.022      ;
; 14.912 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.068     ; 5.022      ;
; 14.912 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[0]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.068     ; 5.022      ;
; 14.912 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.IDLE                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.068     ; 5.022      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.INIT                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.WRITE                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.067     ; 5.022      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[18]                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[21]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[22]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[28]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.068     ; 5.021      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[29]                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.BURST                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer                                                                                         ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer                                                                                    ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                             ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[3]                                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[4]                                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[5]                                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[6]                                                                               ; clk          ; clk         ; 20.000       ; -0.081     ; 5.008      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[31]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[23]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[30]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[29]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[28]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[27]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[26]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[25]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[24]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[22]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[21]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[20]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[19]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[18]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[17]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[16]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][25]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][27]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][28]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][29]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][30]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.913 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][31]                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.064     ; 5.025      ;
; 14.914 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.074     ; 5.014      ;
; 14.914 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.077     ; 5.011      ;
; 14.914 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.077     ; 5.011      ;
; 14.914 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[3]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.074     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[4]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[5]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[6]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[7]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[8]                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[10]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[15]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[15]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[7]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[17]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[14]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[14]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[13]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[12]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[11]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[10]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[9]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[8]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[6]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[5]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.915 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[4]                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.073     ; 5.014      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[3]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.009      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[4]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.070     ; 5.016      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[5]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[6]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.069     ; 5.017      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.077     ; 5.009      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[7]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[8]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[9]                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[10]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[11]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[12]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[13]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[14]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[15]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[16]                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.078     ; 5.008      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.070     ; 5.016      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode ; clk          ; clk         ; 20.000       ; -0.069     ; 5.017      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][1]                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.074     ; 5.012      ;
; 14.916 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][2]                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.074     ; 5.012      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 1.993      ;
; 48.369 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 1.993      ;
; 48.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 1.917      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.965      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.949      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.962      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.944      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.956      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.956      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.956      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.956      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.982 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.955      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.954      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.952      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.937      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 3.933      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.930      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.941      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.941      ;
; 95.998 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.941      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.490      ;
; 1.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.490      ;
; 1.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.490      ;
; 1.225 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.490      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.712      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.712      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.712      ;
; 1.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.712      ;
; 1.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.808      ;
; 1.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.808      ;
; 1.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.808      ;
; 1.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.808      ;
; 1.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.808      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.838      ;
; 1.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.871      ;
; 1.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.882      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.889      ;
; 1.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.920      ;
; 1.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.920      ;
; 1.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.928      ;
; 1.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.940      ;
; 1.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.940      ;
; 1.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.940      ;
; 1.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.940      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.038      ;
; 1.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.042      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.102      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.116      ;
; 1.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.260      ;
; 1.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.260      ;
; 1.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.260      ;
; 1.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.260      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.554 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.108      ; 2.857      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.556 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.098      ; 2.849      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                     ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.557 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.104      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.558 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clk          ; clk         ; 0.000        ; 0.103      ; 2.856      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.108      ; 2.871      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write2                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|r_val                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.108      ; 2.871      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.108      ; 2.871      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read1                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read2                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.108      ; 2.871      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.108      ; 2.871      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.568 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.109      ; 2.872      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.105      ; 2.870      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                     ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
; 2.570 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                    ; clk          ; clk         ; 0.000        ; 0.104      ; 2.869      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                 ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                       ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                 ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                       ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                          ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                 ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                       ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                        ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                  ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                        ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                         ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                               ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_address_reg0                 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_we_reg                       ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                       ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                       ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_bytena_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                       ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                        ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                        ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                          ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_datain_reg0                                           ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~porta_address_reg0                ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~porta_we_reg                      ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_address_reg0                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_we_reg                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                  ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                  ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                 ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_bytena_reg0                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                  ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                        ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                  ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                        ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                          ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                          ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_datain_reg0                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_address_reg0                 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_we_reg                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_bytena_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_datain_reg0                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_bytena_reg0                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                      ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                               ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                     ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_datain_reg0                                           ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~porta_datain_reg0                 ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                 ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_we_reg                       ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                 ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_we_reg                       ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~porta_address_reg0                 ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~porta_we_reg                       ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~portb_address_reg0                                                         ;
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.265 ; 49.495       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~portb_address_reg0                                                         ;
; 49.266 ; 49.496       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~portb_address_reg0                                                         ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~portb_address_reg0                                                         ;
; 49.353 ; 49.569       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.358 ; 49.574       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ;
; 49.358 ; 49.574       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                        ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                          ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                          ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                          ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                          ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                                                                                                                                                                                                 ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                   ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                   ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                   ;
; 49.398 ; 49.582       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                   ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                        ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.399 ; 49.583       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.998 ; 3.693 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.213 ; 7.110 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.160 ; 3.117 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 2.863 ; 2.944 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 2.863 ; 2.932 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.215 ; 2.404 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 2.806 ; 2.944 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.574 ; 2.647 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 1.706 ; 1.925 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 1.448 ; 1.562 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 1.468 ; 1.590 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 1.492 ; 1.599 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.126 ; 1.323 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 1.031 ; 1.212 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 1.471 ; 1.597 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 1.706 ; 1.925 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.728 ; 2.868 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.417  ; 1.252  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.622 ; -0.790 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.473 ; -0.699 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -1.439 ; -1.636 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -1.777 ; -1.948 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -1.439 ; -1.636 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -1.454 ; -1.647 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -1.865 ; -2.033 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.634 ; -0.811 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -1.036 ; -1.148 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -1.054 ; -1.175 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -1.076 ; -1.183 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.725 ; -0.917 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.634 ; -0.811 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -1.058 ; -1.182 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -1.283 ; -1.497 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -1.991 ; -2.091 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.761 ; 12.495 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 8.162  ; 7.662  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.460  ; 6.227  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 6.488  ; 6.265  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 8.162  ; 7.662  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 6.798  ; 6.492  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 7.350  ; 7.863  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 12.804 ; 12.163 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 12.177 ; 11.556 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 11.157 ; 10.757 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 11.306 ; 10.852 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 12.804 ; 12.163 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 11.299 ; 10.831 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 11.260 ; 10.783 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 11.545 ; 11.090 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 14.170 ; 13.100 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 11.653 ; 11.305 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 11.117 ; 10.713 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 14.170 ; 13.100 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 11.525 ; 10.971 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.479  ; 10.218 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 6.221  ; 5.991  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.221  ; 5.991  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 6.247  ; 6.027  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 7.936  ; 7.436  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 6.547  ; 6.247  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 7.075  ; 7.575  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 7.170  ; 6.789  ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 7.662  ; 7.337  ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 7.170  ; 6.789  ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 7.683  ; 7.250  ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 9.045  ; 8.411  ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 7.786  ; 7.330  ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 7.761  ; 7.342  ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 7.721  ; 7.302  ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 8.689  ; 8.111  ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 9.099  ; 8.436  ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 8.689  ; 8.111  ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 11.141 ; 10.092 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 8.985  ; 8.438  ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 10.590 ; 10.367 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 10.590 ; 10.367 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 10.590 ; 10.367 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 10.590 ; 10.367 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 12.776 ; 12.238 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 11.519 ; 11.296 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 11.486 ; 11.263 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 11.486 ; 11.263 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.120  ; 8.897  ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.120  ; 8.897  ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.120  ; 8.897  ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.120  ; 8.897  ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 11.294 ; 10.756 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.011 ; 9.788  ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 9.979  ; 9.756  ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 9.979  ; 9.756  ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 10.010    ; 10.233    ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 10.010    ; 10.233    ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 10.010    ; 10.233    ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 10.010    ; 10.233    ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 11.815    ; 12.353    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.764    ; 10.987    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 10.743    ; 10.966    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 10.743    ; 10.966    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 8.381     ; 8.604     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 8.381     ; 8.604     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 8.381     ; 8.604     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 8.381     ; 8.604     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 10.177    ; 10.715    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 9.105     ; 9.328     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 9.084     ; 9.307     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 9.084     ; 9.307     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.624 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 36.624                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.136       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.488       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 37.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 18.964       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 18.953       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 38.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.133       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.106       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.262                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.136       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.126       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.948                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.136       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.812       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.997                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.137       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.860       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 8.009  ; 0.000         ;
; altera_reserved_tck ; 46.538 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.141 ; 0.000         ;
; altera_reserved_tck ; 0.184 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 17.374 ; 0.000         ;
; altera_reserved_tck ; 49.424 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.559 ; 0.000         ;
; clk                 ; 1.284 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.205  ; 0.000             ;
; altera_reserved_tck ; 49.299 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.009 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23] ; clk          ; clk         ; 10.000       ; 1.175      ; 3.153      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]   ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]  ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]  ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.177 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]  ; clk          ; clk         ; 10.000       ; 1.169      ; 2.979      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[13]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[14]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[15]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[16]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[17]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[18]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[19]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[20]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[21]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[22]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[23]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[24]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[25]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[26]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[27]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.202 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[28]  ; clk          ; clk         ; 10.000       ; 1.172      ; 2.957      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][25] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][27] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][28] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][29] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][30] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.296 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][31] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.866      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][1]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][2]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][3]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][4]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][5]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][6]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][7]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][9]  ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][10] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][11] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][13] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][14] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][15] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][18] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][24] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.319 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][26] ; clk          ; clk         ; 10.000       ; 1.167      ; 2.835      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][1]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][2]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][3]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][4]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][6]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][7]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][8]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][12] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][13] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][16] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][19] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][22] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][28] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][29] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][30] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.357 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][31] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.805      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[29]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[30]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[31]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[32]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[33]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[34]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[35]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[36]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[37]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[38]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[39]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[40]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[41]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.382 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[42]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.778      ;
; 8.563 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]  ; clk          ; clk         ; 10.000       ; 1.171      ; 2.595      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][5]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][9]  ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][10] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][11] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][14] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][17] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][18] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][20] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][21] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][24] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
; 8.609 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][26] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.553      ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.887      ;
; 46.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.787      ;
; 46.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.746      ;
; 46.767 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 3.644      ;
; 46.793 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.617      ;
; 46.819 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.591      ;
; 46.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.576      ;
; 47.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 3.397      ;
; 47.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.381      ;
; 47.150 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.274      ;
; 47.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 3.087      ;
; 47.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.935      ;
; 47.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.892      ;
; 47.676 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.749      ;
; 47.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.679      ;
; 47.814 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.611      ;
; 47.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.503      ;
; 48.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.405      ;
; 48.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 2.393      ;
; 48.146 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.286      ;
; 48.571 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 1.847      ;
; 48.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.569      ;
; 48.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.507      ;
; 48.991 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.433      ;
; 49.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.401      ;
; 49.032 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.391      ;
; 49.050 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.375      ;
; 49.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.323      ;
; 49.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 1.136      ;
; 49.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.130      ;
; 49.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 1.101      ;
; 49.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 1.024      ;
; 49.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.007      ;
; 49.563 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 0.852      ;
; 49.965 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 0.456      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.579      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.568      ;
; 96.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.542      ;
; 96.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.442      ;
; 96.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.396      ;
; 96.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.401      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.388      ;
; 96.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.387      ;
; 96.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.354      ;
; 96.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.344      ;
; 96.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.342      ;
; 96.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.341      ;
; 96.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.340      ;
; 96.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.338      ;
; 96.603 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.329      ;
; 96.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.328      ;
; 96.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.322      ;
; 96.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.299      ;
; 96.651 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.288      ;
; 96.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.287      ;
; 96.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.272      ;
; 96.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.246      ;
; 96.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.247      ;
; 96.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.246      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.465      ;
; 0.143 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]          ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[44]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.468      ;
; 0.144 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.468      ;
; 0.148 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[57]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.473      ;
; 0.150 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[4]        ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[45]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.476      ;
; 0.153 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.477      ;
; 0.153 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.477      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.219      ; 0.477      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.476      ;
; 0.155 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.224      ; 0.483      ;
; 0.157 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[49]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.481      ;
; 0.157 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|writedata[10]                                                                                                                                                                              ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[28]                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                                                                                                                                                                     ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0]        ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.481      ;
; 0.159 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[50]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.482      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[53]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.222      ; 0.489      ;
; 0.164 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[51]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.488      ;
; 0.165 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.489      ;
; 0.166 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.489      ;
; 0.166 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.222      ; 0.493      ;
; 0.168 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.490      ;
; 0.168 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|MonDReg[14]                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[52]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[55]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[56]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.220      ; 0.493      ;
; 0.170 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[54]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.225      ; 0.499      ;
; 0.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.497      ;
; 0.170 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.220      ; 0.494      ;
; 0.171 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[43]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; clk_clk                                                                                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][6]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 1.225      ; 1.481      ;
; 0.172 ; clk_clk                                                                                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][7]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 1.225      ; 1.481      ;
; 0.172 ; clk_clk                                                                                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][15]                                                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 1.225      ; 1.481      ;
; 0.172 ; clk_clk                                                                                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][18]                                                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 1.225      ; 1.481      ;
; 0.172 ; clk_clk                                                                                                                                                                                                                                                                                                 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][25]                                                                                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 1.225      ; 1.481      ;
; 0.172 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.499      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.225      ; 0.501      ;
; 0.173 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.222      ; 0.499      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.500      ;
; 0.174 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.497      ;
; 0.174 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.227      ; 0.506      ;
; 0.176 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.498      ;
; 0.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.503      ;
; 0.177 ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[48]         ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.228      ; 0.509      ;
; 0.178 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.500      ;
; 0.178 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.223      ; 0.505      ;
; 0.180 ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[37]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.219      ; 0.503      ;
; 0.183 ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[26]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.219      ; 0.506      ;
; 0.183 ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[29]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.218      ; 0.505      ;
; 0.184 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.506      ;
; 0.185 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                          ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.218      ; 0.507      ;
; 0.186 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                        ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                                                                                      ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                   ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                   ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                          ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                          ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                     ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[21]                                                                                      ; clk          ; clk         ; 20.000       ; -0.029     ; 2.584      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[1]                                                                                             ; clk          ; clk         ; 20.000       ; -0.032     ; 2.581      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                    ; clk          ; clk         ; 20.000       ; -0.032     ; 2.581      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                       ; clk          ; clk         ; 20.000       ; -0.029     ; 2.584      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|control_reg[0]                                                                                             ; clk          ; clk         ; 20.000       ; -0.032     ; 2.581      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[21]                                                                                            ; clk          ; clk         ; 20.000       ; -0.029     ; 2.584      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[22]                                                                                      ; clk          ; clk         ; 20.000       ; -0.029     ; 2.584      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[22]                                                                                            ; clk          ; clk         ; 20.000       ; -0.029     ; 2.584      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[28]                                                                                            ; clk          ; clk         ; 20.000       ; -0.033     ; 2.580      ;
; 17.374 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.IDLE                                                                ; clk          ; clk         ; 20.000       ; -0.032     ; 2.581      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.INIT                                                                ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.WRITE                                                               ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                   ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                       ; clk          ; clk         ; 20.000       ; -0.031     ; 2.581      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[18]                                                                  ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[29]                                                                  ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_state.BURST                                                               ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer           ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer      ; clk          ; clk         ; 20.000       ; -0.039     ; 2.573      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled               ; clk          ; clk         ; 20.000       ; -0.038     ; 2.574      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[3] ; clk          ; clk         ; 20.000       ; -0.038     ; 2.574      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[4] ; clk          ; clk         ; 20.000       ; -0.038     ; 2.574      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[5] ; clk          ; clk         ; 20.000       ; -0.038     ; 2.574      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[6] ; clk          ; clk         ; 20.000       ; -0.038     ; 2.574      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[31]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[23]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[30]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[29]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[28]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[27]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[26]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[25]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[24]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[22]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[21]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[20]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[19]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[18]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[17]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intA_freq_scaler[16]                                                                                       ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][16]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][17]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][19]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][25]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][27]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][28]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][29]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][30]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.375 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][31]                                                                     ; clk          ; clk         ; 20.000       ; -0.028     ; 2.584      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                       ; clk          ; clk         ; 20.000       ; -0.035     ; 2.576      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                    ; clk          ; clk         ; 20.000       ; -0.038     ; 2.573      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[21]                                                                  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.576      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[25]                                                                  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.576      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[26]                                                                  ; clk          ; clk         ; 20.000       ; -0.035     ; 2.576      ;
; 17.376 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[3]                                                                                               ; clk          ; clk         ; 20.000       ; -0.035     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[3]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[4]                                                                                       ; clk          ; clk         ; 20.000       ; -0.039     ; 2.571      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[4]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.574      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[5]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[6]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                   ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                   ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[7]                                                                                       ; clk          ; clk         ; 20.000       ; -0.039     ; 2.571      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[7]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[8]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                   ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[9]                                                                                             ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[10]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[11]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[11]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[12]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[13]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[14]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[15]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|memory_size[16]                                                                                            ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[17]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[19]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[20]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[22]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[23]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[24]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[27]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[28]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[28]                                                                                      ; clk          ; clk         ; 20.000       ; -0.030     ; 2.580      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[30]                                                                  ; clk          ; clk         ; 20.000       ; -0.040     ; 2.570      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                   ; clk          ; clk         ; 20.000       ; -0.036     ; 2.574      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[4]                                                                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[5]                                                                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[6]                                                                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[7]                                                                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[8]                                                                                               ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
; 17.377 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|addr_base[10]                                                                                              ; clk          ; clk         ; 20.000       ; -0.034     ; 2.576      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.998      ;
; 49.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 0.998      ;
; 49.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 0.944      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 1.980      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.974      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.970      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.975      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.971      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.965      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.983 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.972      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.958      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.954      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
; 97.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.962      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.679      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.787      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.716 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.837      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.848      ;
; 0.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.860      ;
; 0.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.872      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.883      ;
; 0.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.883      ;
; 0.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.889      ;
; 0.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.889      ;
; 0.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.895      ;
; 0.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.895      ;
; 0.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.895      ;
; 0.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.895      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.948      ;
; 0.829 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.951      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.982      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.989      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.058      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.058      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.058      ;
; 0.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.058      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.425      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ien_AF                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_AF                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                     ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                     ; clk          ; clk         ; 0.000        ; 0.058      ; 1.426      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.284 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.055      ; 1.423      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[1]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[9]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.426      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][32]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][33]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][35]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.285 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][34]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.049      ; 1.418      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[2]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[4]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                                       ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                                                ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.058      ; 1.432      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|cntr_7s7:count_usedw|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.290 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_AE                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.057      ; 1.431      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write2                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|r_val                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read1                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read2                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.058      ; 1.433      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                                                     ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
; 1.291 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 1.432      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                                                      ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                                                                                                                                            ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                                                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                                                                                                                                                           ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a30~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                      ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                            ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                      ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.299 ; 49.529       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a1~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a3~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a7~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.300 ; 49.530       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a9~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.301 ; 49.531       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_l024:auto_generated|ram_block1a5~portb_address_reg0                                                         ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.316 ; 49.532       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                    ;
; 49.316 ; 49.532       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                    ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                      ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                       ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                          ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                        ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                 ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                              ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                  ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                   ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ;
; 49.357 ; 49.541       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.351 ; 1.643 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.656 ; 3.279 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 1.374 ; 1.971 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 1.399 ; 2.253 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 1.388 ; 2.225 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 1.149 ; 1.994 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 1.399 ; 2.253 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 1.239 ; 2.050 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 0.896 ; 1.735 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 0.763 ; 1.533 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 0.781 ; 1.551 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 0.784 ; 1.558 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 0.642 ; 1.397 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 0.589 ; 1.329 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 0.774 ; 1.560 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 0.896 ; 1.735 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 1.355 ; 2.201 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.022  ; 0.541  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.143  ; -0.342 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.172 ; -0.664 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -0.751 ; -1.511 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -0.890 ; -1.680 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -0.751 ; -1.513 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -0.757 ; -1.511 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -0.955 ; -1.745 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.385 ; -1.116 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -0.552 ; -1.313 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -0.569 ; -1.330 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -0.572 ; -1.336 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.436 ; -1.182 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.385 ; -1.116 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -0.562 ; -1.339 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -0.680 ; -1.507 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -1.013 ; -1.833 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.246 ; 7.036 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 4.799 ; 4.584 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.364 ; 3.336 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.385 ; 3.362 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.799 ; 4.584 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.503 ; 3.495 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 3.996 ; 3.968 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 6.916 ; 6.728 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 5.921 ; 6.016 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 5.488 ; 5.504 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 5.563 ; 5.553 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 6.916 ; 6.728 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 5.547 ; 5.557 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 5.493 ; 5.527 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 5.680 ; 5.667 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 7.489 ; 7.318 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 5.803 ; 5.674 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 5.523 ; 5.503 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 7.489 ; 7.318 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 5.663 ; 5.711 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.080 ; 5.871 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 3.256 ; 3.226 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.256 ; 3.226 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.276 ; 3.250 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.699 ; 4.483 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.394 ; 3.382 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 3.867 ; 3.843 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 3.641 ; 3.640 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 3.889 ; 3.929 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 3.641 ; 3.640 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 3.859 ; 3.882 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 5.171 ; 4.971 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 3.912 ; 3.935 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 3.901 ; 3.940 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 3.896 ; 3.920 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 4.350 ; 4.329 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 4.467 ; 4.539 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 4.350 ; 4.329 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 6.083 ; 5.898 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 4.457 ; 4.555 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; tester_data[*]  ; clk        ; 5.271 ; 5.162 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 5.271 ; 5.162 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 5.271 ; 5.162 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 5.271 ; 5.162 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.913 ; 6.604 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 5.662 ; 5.553 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 5.656 ; 5.547 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 5.656 ; 5.547 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; tester_data[*]  ; clk        ; 4.512 ; 4.403 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 4.512 ; 4.403 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 4.512 ; 4.403 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 4.512 ; 4.403 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.150 ; 5.841 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 4.887 ; 4.778 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 4.882 ; 4.773 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 4.882 ; 4.773 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 5.221     ; 5.330     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 5.221     ; 5.330     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 5.221     ; 5.330     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 5.221     ; 5.330     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.673     ; 6.982     ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 5.661     ; 5.770     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 5.654     ; 5.763     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 5.654     ; 5.763     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 4.566     ; 4.675     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 4.566     ; 4.675     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 4.566     ; 4.675     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 4.566     ; 4.675     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.014     ; 6.323     ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 4.989     ; 5.098     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 4.982     ; 5.091     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 4.982     ; 5.091     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.460 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 38.460                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.580       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.880       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.999                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.504       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.495       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 39.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.575       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.571       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 39.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.577       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.573       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 198.558                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.578       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.980       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 198.592                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.578       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.014       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.131  ; 0.141 ; 14.507   ; 0.559   ; 9.205               ;
;  altera_reserved_tck ; 41.526 ; 0.184 ; 48.050   ; 0.559   ; 49.264              ;
;  clk                 ; 5.131  ; 0.141 ; 14.507   ; 1.284   ; 9.205               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.092 ; 3.693 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.273 ; 7.290 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.307 ; 3.295 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 3.125 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 3.125 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.462 ; 2.832 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 3.085 ; 3.407 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.822 ; 3.088 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 1.893 ; 2.261 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 1.594 ; 1.854 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 1.618 ; 1.885 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 1.644 ; 1.897 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.277 ; 1.593 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 1.181 ; 1.469 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 1.628 ; 1.899 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 1.893 ; 2.261 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.992 ; 3.336 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.696  ; 1.575  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 0.143  ; -0.342 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.172 ; -0.631 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -0.751 ; -1.511 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -0.890 ; -1.680 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -0.751 ; -1.513 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -0.757 ; -1.511 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -0.955 ; -1.745 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.385 ; -0.811 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -0.552 ; -1.148 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -0.569 ; -1.175 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -0.572 ; -1.183 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.436 ; -0.917 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.385 ; -0.811 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -0.562 ; -1.182 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -0.680 ; -1.497 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -1.013 ; -1.833 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.551 ; 13.524 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 9.039  ; 8.615  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 7.066  ; 6.880  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 7.100  ; 6.925  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 9.039  ; 8.615  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.466  ; 7.234  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 8.150  ; 8.523  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 13.929 ; 13.454 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 13.017 ; 12.602 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 12.000 ; 11.699 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 12.155 ; 11.817 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 13.929 ; 13.454 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 12.110 ; 11.794 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 12.050 ; 11.730 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 12.393 ; 12.078 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 15.480 ; 14.605 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 12.714 ; 12.302 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 12.086 ; 11.689 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 15.480 ; 14.605 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 12.505 ; 12.026 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.080 ; 5.871 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 3.256 ; 3.226 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.256 ; 3.226 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.276 ; 3.250 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.699 ; 4.483 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.394 ; 3.382 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 3.867 ; 3.843 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 3.641 ; 3.640 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 3.889 ; 3.929 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 3.641 ; 3.640 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 3.859 ; 3.882 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 5.171 ; 4.971 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 3.912 ; 3.935 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 3.901 ; 3.940 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 3.896 ; 3.920 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 4.350 ; 4.329 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 4.467 ; 4.539 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 4.350 ; 4.329 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 6.083 ; 5.898 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 4.457 ; 4.555 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_txd          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; tester_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_r_wn             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rxd              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7267       ; 0          ; 59       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 316720     ; 175        ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7267       ; 0          ; 59       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 316720     ; 175        ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 253        ; 0        ; 3        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 1560       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 253        ; 0        ; 3        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 1560       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 136   ; 136  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 189   ; 189  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jul 10 18:21:26 2015
Info: Command: quartus_sta soc_system -c soc_system
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'soc_system.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.131               0.000 clk 
    Info (332119):    41.526               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.398
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.398               0.000 clk 
    Info (332119):     0.455               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.507               0.000 clk 
    Info (332119):    48.050               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.322               0.000 altera_reserved_tck 
    Info (332119):     2.857               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.614               0.000 clk 
    Info (332119):    49.416               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.362 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.096
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.096               0.000 clk 
    Info (332119):    42.038               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 clk 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.912               0.000 clk 
    Info (332119):    48.369               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.225               0.000 altera_reserved_tck 
    Info (332119):     2.554               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.614               0.000 clk 
    Info (332119):    49.264               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.624 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.009               0.000 clk 
    Info (332119):    46.538               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 clk 
    Info (332119):     0.184               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 17.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.374               0.000 clk 
    Info (332119):    49.424               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.559               0.000 altera_reserved_tck 
    Info (332119):     1.284               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.205               0.000 clk 
    Info (332119):    49.299               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.460 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Fri Jul 10 18:21:33 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


