// Seed: 2892501519
macromodule module_0;
  logic id_1;
  ;
  wire id_2;
  ;
  logic id_3 = id_1;
  parameter id_4 = -1;
  assign id_1 = 1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 ();
  output supply1 id_1;
  assign id_1 = 1;
endmodule
module module_2 #(
    parameter id_5 = 32'd7,
    parameter id_7 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  input wire _id_7;
  input wire id_6;
  input wire _id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  logic [1 : 1] id_14 = id_14 & id_6 - id_2;
  reg [id_5 : id_7] id_15;
  localparam id_16 = 1;
  wire id_17, id_18;
  logic id_19;
  ;
  logic id_20;
  wire  id_21;
  assign id_11 = id_2;
  always @(posedge id_17) begin : LABEL_0
    if (-1)
      if (id_16)
        if (-1) id_15 <= -1;
        else id_14 <= id_11;
  end
  assign id_1[1] = id_3;
  assign id_19   = 1;
endmodule
