library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity tb_contador is
end entity tb_contador;

architecture comp of tb_contador is
    component contador
        Port (
            clock        : in  STD_LOGIC;
            reset        : in  STD_LOGIC;
            enable       : in  STD_LOGIC;
            tempo_limite : in  INTEGER;
            timeout      : out STD_LOGIC
        );
    end component;

    signal clock        : STD_LOGIC := '0';        
    signal reset        : STD_LOGIC := '0';         
    signal enable       : STD_LOGIC := '0';         
    signal tempo_limite : INTEGER := 10;           
    signal timeout      : STD_LOGIC;               

begin
     uut: contador
	  Port map (
			clock        => clock,
			reset        => reset,
			enable       => enable,
			tempo_limite => tempo_limite,
			timeout      => timeout
	  );

    clock <= not clock after 10 ns; 

    reset      <= '1' after 10 ns, '0' after 20 ns;           
    enable     <= '0' after 20 ns, '1' after 30 ns, '0' after 60 ns, '1' after 90 ns;  
    time_limit <= 10  after 10 ns, 5  after 40 ns, 8  after 70 ns;
	 
end architecture comp;
