Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 21 17:46:33 2025
| Host         : LAPTOP-9C9D7G8P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 685 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.418        0.000                      0                  291        0.150        0.000                      0                  291        4.500        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.418        0.000                      0                  291        0.150        0.000                      0                  291        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.418ns  (required time - arrival time)
  Source:                 kbd_decoder/key_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[77]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.182ns  (logic 1.478ns (35.343%)  route 2.704ns (64.657%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.634     5.155    kbd_decoder/pb_in_delay_reg
    SLICE_X6Y7           FDCE                                         r  kbd_decoder/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.478     5.633 r  kbd_decoder/key_reg[7]/Q
                         net (fo=5, routed)           0.934     6.567    kbd_decoder/key_reg_n_0_[7]
    SLICE_X8Y7           LUT4 (Prop_lut4_I3_O)        0.327     6.894 r  kbd_decoder/key_down[107]_i_2/O
                         net (fo=4, routed)           0.588     7.482    kbd_decoder/key_down[107]_i_2_n_0
    SLICE_X8Y6           LUT4 (Prop_lut4_I3_O)        0.320     7.802 r  kbd_decoder/key_down[77]_i_2/O
                         net (fo=1, routed)           0.611     8.412    kbd_decoder/key_down[77]_i_2_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I1_O)        0.353     8.765 r  kbd_decoder/key_down[77]_i_1/O
                         net (fo=1, routed)           0.572     9.337    kbd_decoder/p_0_in[77]
    SLICE_X8Y5           FDCE                                         r  kbd_decoder/key_down_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.450    14.791    kbd_decoder/pb_in_delay_reg
    SLICE_X8Y5           FDCE                                         r  kbd_decoder/key_down_reg[77]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X8Y5           FDCE (Setup_fdce_C_D)       -0.261    14.755    kbd_decoder/key_down_reg[77]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  5.418    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.320ns (31.671%)  route 2.848ns (68.329%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.783     9.001    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.326     9.327 r  kbd_decoder/inst/Ps2Interface_i/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.327    kbd_decoder/inst/Ps2Interface_i/counter[2]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.031    15.130    kbd_decoder/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.327    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 1.320ns (31.702%)  route 2.844ns (68.298%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.779     8.997    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.326     9.323 r  kbd_decoder/inst/Ps2Interface_i/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.323    kbd_decoder/inst/Ps2Interface_i/counter[1]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.029    15.128    kbd_decoder/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.320ns (31.797%)  route 2.831ns (68.204%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.767     8.985    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.326     9.311 r  kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.311    kbd_decoder/inst/Ps2Interface_i/counter[11]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.029    15.153    kbd_decoder/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  5.842    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.314ns (31.698%)  route 2.831ns (68.302%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.767     8.985    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y5           LUT4 (Prop_lut4_I0_O)        0.320     9.305 r  kbd_decoder/inst/Ps2Interface_i/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.305    kbd_decoder/inst/Ps2Interface_i/counter[8]_i_1_n_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y5           FDCE (Setup_fdce_C_D)        0.075    15.199    kbd_decoder/inst/Ps2Interface_i/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.320ns (32.907%)  route 2.691ns (67.093%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.626     8.845    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.326     9.171 r  kbd_decoder/inst/Ps2Interface_i/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.171    kbd_decoder/inst/Ps2Interface_i/counter[12]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.029    15.128    kbd_decoder/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 1.320ns (32.984%)  route 2.682ns (67.016%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.617     8.835    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.326     9.161 r  kbd_decoder/inst/Ps2Interface_i/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.161    kbd_decoder/inst/Ps2Interface_i/counter[3]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.031    15.130    kbd_decoder/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 1.320ns (32.992%)  route 2.681ns (67.008%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.616     8.834    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y4           LUT5 (Prop_lut5_I3_O)        0.326     9.160 r  kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.160    kbd_decoder/inst/Ps2Interface_i/counter[4]_i_1_n_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y4           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y4           FDCE (Setup_fdce_C_D)        0.032    15.131    kbd_decoder/inst/Ps2Interface_i/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.320ns (32.846%)  route 2.699ns (67.154%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.634     8.852    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X2Y5           LUT4 (Prop_lut4_I0_O)        0.326     9.178 r  kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.178    kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X2Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X2Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y5           FDCE (Setup_fdce_C_D)        0.079    15.178    kbd_decoder/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.005ns  (logic 1.314ns (32.806%)  route 2.691ns (67.194%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.638     5.159    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y5           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.419     5.578 f  kbd_decoder/inst/Ps2Interface_i/counter_reg[8]/Q
                         net (fo=3, routed)           0.836     6.415    kbd_decoder/inst/Ps2Interface_i/counter[8]
    SLICE_X2Y5           LUT4 (Prop_lut4_I1_O)        0.299     6.714 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4/O
                         net (fo=2, routed)           0.422     7.135    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.259 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2/O
                         net (fo=3, routed)           0.807     8.066    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[4]_i_2_n_0
    SLICE_X1Y7           LUT4 (Prop_lut4_I2_O)        0.152     8.218 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.626     8.845    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.320     9.165 r  kbd_decoder/inst/Ps2Interface_i/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.165    kbd_decoder/inst/Ps2Interface_i/counter[7]_i_1_n_0
    SLICE_X1Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.519    14.860    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.075    15.174    kbd_decoder/inst/Ps2Interface_i/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                          -9.165    
  -------------------------------------------------------------------
                         slack                                  6.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.595     1.478    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X3Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[3]/Q
                         net (fo=5, routed)           0.098     1.717    kbd_decoder/inst/Ps2Interface_i/data_count[3]
    SLICE_X2Y6           LUT6 (Prop_lut6_I0_O)        0.045     1.762 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.762    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X2Y6           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.866     1.993    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X2Y6           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDPE (Hold_fdpe_C_D)         0.121     1.612    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.000%)  route 0.125ns (47.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.594     1.477    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X3Y9           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.141     1.618 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=4, routed)           0.125     1.743    kbd_decoder/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X5Y9           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.863     1.990    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X5Y9           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X5Y9           FDCE (Hold_fdce_C_D)         0.070     1.582    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.095%)  route 0.130ns (47.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.593     1.476    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X3Y10          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.130     1.747    kbd_decoder/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X4Y10          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.862     1.989    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X4Y10          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.070     1.581    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.595     1.478    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X3Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.132     1.751    kbd_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    kbd_decoder/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.866     1.993    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X2Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.120     1.611    kbd_decoder/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.592     1.475    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X5Y9           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.112     1.728    kbd_decoder/inst/rx_data[2]
    SLICE_X6Y9           FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.863     1.990    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X6Y9           FDCE                                         r  kbd_decoder/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.052     1.543    kbd_decoder/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.593     1.476    db_jump/shift_reg_reg[0]_0
    SLICE_X0Y11          FDRE                                         r  db_jump/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_jump/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.129     1.746    db_jump/shift_reg_reg_n_0_[1]
    SLICE_X1Y11          FDRE                                         r  db_jump/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.864     1.991    db_jump/shift_reg_reg[0]_0
    SLICE_X1Y11          FDRE                                         r  db_jump/shift_reg_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.070     1.559    db_jump/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.595     1.478    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X3Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.136     1.755    kbd_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X2Y6           LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    kbd_decoder/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X2Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.866     1.993    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X2Y6           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y6           FDCE (Hold_fdce_C_D)         0.121     1.612    kbd_decoder/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.596     1.479    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X0Y1           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDCE (Prop_fdce_C_Q)         0.141     1.620 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.109     1.729    kbd_decoder/inst/Ps2Interface_i/clk_count[3]
    SLICE_X1Y1           LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.774    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X1Y1           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.867     1.994    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y1           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.502     1.492    
    SLICE_X1Y1           FDPE (Hold_fdpe_C_D)         0.091     1.583    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.837%)  route 0.110ns (37.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.594     1.477    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X1Y8           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     1.618 f  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/Q
                         net (fo=6, routed)           0.110     1.728    kbd_decoder/inst/Ps2Interface_i/p_1_in_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_inv_i_1/O
                         net (fo=1, routed)           0.000     1.773    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_next
    SLICE_X0Y8           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.865     1.992    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X0Y8           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y8           FDPE (Hold_fdpe_C_D)         0.092     1.582    kbd_decoder/inst/Ps2Interface_i/ps2_data_en_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 kbd_decoder/been_extend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.190ns (56.026%)  route 0.149ns (43.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.592     1.475    kbd_decoder/pb_in_delay_reg
    SLICE_X4Y7           FDCE                                         r  kbd_decoder/been_extend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kbd_decoder/been_extend_reg/Q
                         net (fo=2, routed)           0.149     1.765    kbd_decoder/been_extend_reg_n_0
    SLICE_X6Y7           LUT2 (Prop_lut2_I1_O)        0.049     1.814 r  kbd_decoder/key[9]_i_2/O
                         net (fo=1, routed)           0.000     1.814    kbd_decoder/key0_in[9]
    SLICE_X6Y7           FDCE                                         r  kbd_decoder/key_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.863     1.990    kbd_decoder/pb_in_delay_reg
    SLICE_X6Y7           FDCE                                         r  kbd_decoder/key_reg[9]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X6Y7           FDCE (Hold_fdce_C_D)         0.131     1.622    kbd_decoder/key_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y46   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y0     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   B/clk1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   B/clk1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y46   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/clk1/out_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0    min_tens_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y0    min_tens_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y0     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     kbd_decoder/inst/Ps2Interface_i/clk_count_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     kbd_decoder/inst/Ps2Interface_i/clk_inter_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     kbd_decoder/inst/Ps2Interface_i/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     kbd_decoder/inst/Ps2Interface_i/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     kbd_decoder/inst/Ps2Interface_i/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y4     kbd_decoder/inst/Ps2Interface_i/counter_reg[2]/C



