
---------- Begin Simulation Statistics ----------
final_tick                               160109911000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 206056                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715488                       # Number of bytes of host memory used
host_op_rate                                   206467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   485.31                       # Real time elapsed on the host
host_tick_rate                              329915477                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100199496                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160110                       # Number of seconds simulated
sim_ticks                                160109911000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100199496                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.601099                       # CPI: cycles per instruction
system.cpu.discardedOps                        197451                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        27548824                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.624571                       # IPC: instructions per cycle
system.cpu.numCycles                        160109911                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438739     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199496                       # Class of committed instruction
system.cpu.tickCycles                       132561087                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        159362                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          297                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       736952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1474283                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            227                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397889                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642988                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83176                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2113244                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110937                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.890831                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66058                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             698                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                294                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51374909                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51374909                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51375592                       # number of overall hits
system.cpu.dcache.overall_hits::total        51375592                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       752152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         752152                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       759890                       # number of overall misses
system.cpu.dcache.overall_misses::total        759890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30777755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30777755000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30777755000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30777755000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52127061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52127061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52135482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52135482                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014429                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014575                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40919.594710                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40919.594710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40502.908316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40502.908316                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       697030                       # number of writebacks
system.cpu.dcache.writebacks::total            697030                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734931                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       736912                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       736912                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27481309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27481309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27711880000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27711880000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014099                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014099                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014135                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014135                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37393.046422                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37393.046422                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37605.412858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37605.412858                       # average overall mshr miss latency
system.cpu.dcache.replacements                 736655                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40740708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40740708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       409310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        409310                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13402023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13402023000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41150018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41150018                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32742.964990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32742.964990                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       406992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       406992                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12438243000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12438243000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30561.394327                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30561.394327                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10634201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10634201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       342842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       342842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17375732000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17375732000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977043                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50681.456764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50681.456764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14903                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  15043066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15043066000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029875                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 45871.537085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45871.537085                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          683                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           683                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7738                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7738                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918893                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918893                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1981                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    230571000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    230571000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235245                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 116391.216557                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 116391.216557                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.307951                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52112579                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            736911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.717602                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.307951                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989484                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105008027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105008027                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42704804                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555733                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057897                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7648820                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7648820                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7648820                       # number of overall hits
system.cpu.icache.overall_hits::total         7648820                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          419                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          419                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41018000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41018000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41018000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41018000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7649239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7649239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7649239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7649239                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000055                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000055                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97894.988067                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97894.988067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97894.988067                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97894.988067                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          297                       # number of writebacks
system.cpu.icache.writebacks::total               297                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          419                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          419                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40180000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40180000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000055                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000055                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95894.988067                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95894.988067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95894.988067                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95894.988067                       # average overall mshr miss latency
system.cpu.icache.replacements                    297                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7648820                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7648820                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          419                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7649239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7649239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97894.988067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97894.988067                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          419                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40180000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40180000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95894.988067                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95894.988067                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.391857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7649239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               419                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          18255.940334                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.391857                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.878061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          15298897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         15298897                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 160109911000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100199496                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               653370                       # number of demand (read+write) hits
system.l2.demand_hits::total                   653489                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 119                       # number of overall hits
system.l2.overall_hits::.cpu.data              653370                       # number of overall hits
system.l2.overall_hits::total                  653489                       # number of overall hits
system.l2.demand_misses::.cpu.inst                300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83542                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83842                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               300                       # number of overall misses
system.l2.overall_misses::.cpu.data             83542                       # number of overall misses
system.l2.overall_misses::total                 83842                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11325122000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11361023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35901000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11325122000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11361023000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           736912                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               737331                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          736912                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              737331                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.715990                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.113368                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.113710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.715990                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.113368                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.113710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst       119670                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 135562.016710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 135505.152549                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst       119670                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 135562.016710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 135505.152549                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53077                       # number of writebacks
system.l2.writebacks::total                     53077                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83537                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83837                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83837                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29901000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9653681000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9683582000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29901000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9653681000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9683582000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.715990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.113361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.113703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.715990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.113361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.113703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        99670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 115561.739110                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 115504.872550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        99670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 115561.739110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 115504.872550                       # average overall mshr miss latency
system.l2.replacements                          75750                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       697030                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           697030                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       697030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       697030                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          277                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            268852                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                268852                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           59087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8385137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8385137000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 141911.706467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 141911.706467                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        59087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7203397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7203397000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180177                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 121911.706467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121911.706467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                119                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              300                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            419                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.715990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.715990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       119670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       119670                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29901000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.715990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.715990                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        99670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        99670                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        384518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            384518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24455                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2939985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2939985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       408973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        408973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.059796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059796                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120220.200368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120220.200368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2450284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2450284000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.059784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.059784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100216.114519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100216.114519                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8050.156890                       # Cycle average of tags in use
system.l2.tags.total_refs                     1473979                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83942                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.559493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.151945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.445302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7986.559642                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982685                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11875830                       # Number of tag accesses
system.l2.tags.data_accesses                 11875830                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    212308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1200.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    334103.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.080666490750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12430                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12430                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              494908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             200037                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83837                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53077                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335348                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   212308                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.07                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                335348                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               212308                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   68065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   71322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   12499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.974658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.331491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    174.126786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12416     99.89%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12430                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12430                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.078439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.992820                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.793878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8563     68.89%     68.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      0.89%     69.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1209      9.73%     79.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               93      0.75%     80.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2216     17.83%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.47%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      0.14%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.08%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              127      1.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               14      0.11%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12430                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                21462272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13587712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    134.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     84.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  160109087000                       # Total gap between requests
system.mem_ctrls.avgGap                    1169413.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        76800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     21382592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     13586240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 479670.493352532096                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 133549459.033800855279                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 84855708.901118561625                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1200                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       334148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       212308                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     48889000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  18896015250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3586234154000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     40740.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     56549.84                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16891658.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        76800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     21385472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      21462272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        76800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        76800                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     13587712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     13587712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          300                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        83537                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          83837                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        53077                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         53077                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       479670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    133567447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        134047117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       479670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       479670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     84864903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        84864903                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     84864903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       479670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    133567447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       218912020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               335303                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              212285                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        21365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        20848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        21080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        20716                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        20945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        20696                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        20808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        20384                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        20944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        20948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        21080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        21181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        21140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        21120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21020                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        13412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        13216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        13408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        13220                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        13484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        13168                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        13208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        13292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        13300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        13296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        13248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        13297                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        13352                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             12657973000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1676515000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        18944904250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                37750.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           56500.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              295332                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             183602                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.49                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        68653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   510.467423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   405.985009                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   335.643419                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1913      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3448      5.02%      7.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31496     45.88%     53.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1679      2.45%     56.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8597     12.52%     68.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          377      0.55%     69.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         3457      5.04%     74.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          327      0.48%     74.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        17359     25.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        68653                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              21459392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           13586240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              134.029130                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               84.855709                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       243623940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       129489195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1191251880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     552902400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12638842320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  17888883420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  46417883040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79062876195                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.803761                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 120444006250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5346380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  34319524750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       246565620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       131048940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1202811540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     555225300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12638842320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18792926220                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  45656583840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79224003780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   494.810117                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 118452369750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5346380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  36311161250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24750                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53077                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22448                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59087                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24750                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       243199                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 243199                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35049984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35049984                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83837                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83837    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83837                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1008594000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1457590000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            409392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       750107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          297                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           62298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327939                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327938                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       408973                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1135                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2210478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2211613                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       183296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    367088896                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              367272192                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           75750                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13587712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           813081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000647                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025523                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 812557     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    522      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             813081                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 160109911000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         7052899000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6632203995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
