// Seed: 3505436135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_8 = id_8;
  assign id_8 = id_2 > id_2;
  wire id_9;
  id_10(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(id_6)
  );
  assign id_5 = 1 << 1;
  id_11(
      1'b0
  );
  reg id_12;
  genvar id_13;
  assign id_3 = id_7;
  final id_8 <= id_12;
  if (1) wire id_14, id_15, id_16;
  else begin
    begin
      wire id_17;
      wire id_18;
    end
    assign id_7 = 1'b0;
  end
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1
);
  tri0 id_3, id_4 = 1;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_3
  );
endmodule
