<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>speech256_axi</spirit:name>
  <spirit:version>1.0.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>speech256_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e30c609e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>speech256_axi_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e30c609e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d8bb5179</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>080b65eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>allophone_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>allophone_data_stb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>allophone_ldq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>strobe_rx</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/speech256_axi_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/speech256_axi_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_efe1a93d</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/speech256_axi_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/speech256_axi_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/data/speech256_axi.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/data/speech256_axi.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/src/speech256_axi.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/src/speech256_axi.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/speech256_axi_v1_0/src/speech256_axi_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/speech256_axi_v1_0_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_080b65eb</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI Wrapper to control speech256</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">speech256_axi_v1_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>speech256_axi_v1.0.1</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:speech256_axi:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-06-24T02:46:05Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671fb8b6_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16334006_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b63448_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103b5907_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d93cf4d_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3557f9a9_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d24b64_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b6d8de_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1803d643_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26148679_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5f7436_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@683bdc52_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f52703_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a697b23_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b4d999_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2109f910_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b982989_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673d6861_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f751d5f_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f4c1f3_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c93932_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413cc8af_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@607523e3_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8b0e5e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f1f00d2_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106e4968_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d1d3a2_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417a0867_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17157542_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252a1c2e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b427fd_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff4727a_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66908180_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299964d4_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b7eec7_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f769ed_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359de52e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5273bd58_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdee8ce_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a51cc6_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a447b87_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36944252_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@304d98e3_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24de70bf_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33570d30_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479a924f_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d265d6d_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fc16f6_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535e272c_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80db95_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be82de9_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1361c6ef_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@507aeadf_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4343026c_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1eddb9_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b3026b_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e3e1d06_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604e1c30_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414a27ba_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d56cd9e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d3df6a_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@786b18fa_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdeca36_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b770919_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6350e990_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dab2739_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4226e956_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b91c68e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2a377_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd175b0_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bf0678_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7992c448_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd005cb_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee5d730_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a491990_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b30d_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e14de52_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe96e06_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eaaf23e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@558af439_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddfba71_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230871f1_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56daf67e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6e962b_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12c8a320_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c9d581a_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9af6696_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5563f49e_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94001bc_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49d10bc8_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47351e23_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df76f4d_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28075723_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c37b690_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc3d328_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24bdc04d_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2399cd35_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1600caa3_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5646e0f9_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b64a5_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cf39d0_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@189b0385_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eaa0307_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a82d2e7_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61299006_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1030b3fe_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca3c9c5_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd50657_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd953e0_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d2f288b_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251b7eae_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ad64a0_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@369f0453_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762e06ab_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35159ee9_ARCHIVE_LOCATION">/home/siddharth/Data/VivadoProjects/speech_zybo/speech_zybo/ip_repo/speech256_axi_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="387804ec"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="80bb5813"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a13d4e21"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
