{
  "module_name": "tegra124.c",
  "hash_id": "1153bc9f7e0d0abbf16adf62e4e9d442c997ee3ea0bcf21e6ef854a90ab369cd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra124.c",
  "human_readable_source": "\n \n\n#include <linux/of.h>\n#include <linux/device.h>\n#include <linux/slab.h>\n\n#include <dt-bindings/memory/tegra124-mc.h>\n\n#include \"mc.h\"\n\nstatic const struct tegra_mc_client tegra124_mc_clients[] = {\n\t{\n\t\t.id = 0x00,\n\t\t.name = \"ptcr\",\n\t\t.swgroup = TEGRA_SWGROUP_PTC,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x34c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x0,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x01,\n\t\t.name = \"display0a\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xc2,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x02,\n\t\t.name = \"display0ab\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xc6,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x03,\n\t\t.name = \"display0b\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x04,\n\t\t.name = \"display0bb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x05,\n\t\t.name = \"display0c\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2ec,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x06,\n\t\t.name = \"display0cb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0e,\n\t\t.name = \"afir\",\n\t\t.swgroup = TEGRA_SWGROUP_AFI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x13,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x0f,\n\t\t.name = \"avpcarm7r\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 15,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x10,\n\t\t.name = \"displayhc\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x11,\n\t\t.name = \"displayhcb\",\n\t\t.swgroup = TEGRA_SWGROUP_DCB,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2fc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x15,\n\t\t.name = \"hdar\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x24,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x16,\n\t\t.name = \"host1xdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1e,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x17,\n\t\t.name = \"host1xr\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x310,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1c,\n\t\t.name = \"msencsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_MSENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x23,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1d,\n\t\t.name = \"ppcsahbdmar\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 29,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1e,\n\t\t.name = \"ppcsahbslvr\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x344,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x1f,\n\t\t.name = \"satar\",\n\t\t.swgroup = TEGRA_SWGROUP_SATA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x228,\n\t\t\t\t.bit = 31,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x350,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x65,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x22,\n\t\t.name = \"vdebsevr\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x354,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x4f,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x23,\n\t\t.name = \"vdember\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x354,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x3d,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x24,\n\t\t.name = \"vdemcer\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x358,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x66,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x25,\n\t\t.name = \"vdetper\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x358,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0xa5,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x26,\n\t\t.name = \"mpcorelpr\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORELP,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x324,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x27,\n\t\t.name = \"mpcorer\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x2b,\n\t\t.name = \"msencswr\",\n\t\t.swgroup = TEGRA_SWGROUP_MSENC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x328,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x31,\n\t\t.name = \"afiw\",\n\t\t.swgroup = TEGRA_SWGROUP_AFI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x32,\n\t\t.name = \"avpcarm7w\",\n\t\t.swgroup = TEGRA_SWGROUP_AVPC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2e4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x35,\n\t\t.name = \"hdaw\",\n\t\t.swgroup = TEGRA_SWGROUP_HDA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x318,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x36,\n\t\t.name = \"host1xw\",\n\t\t.swgroup = TEGRA_SWGROUP_HC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x314,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x38,\n\t\t.name = \"mpcorelpw\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORELP,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x324,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x39,\n\t\t.name = \"mpcorew\",\n\t\t.swgroup = TEGRA_SWGROUP_MPCORE,\n\t\t.regs = {\n\t\t\t.la = {\n\t\t\t\t.reg = 0x320,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3b,\n\t\t.name = \"ppcsahbdmaw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 27,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3c,\n\t\t.name = \"ppcsahbslvw\",\n\t\t.swgroup = TEGRA_SWGROUP_PPCS,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 28,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x348,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3d,\n\t\t.name = \"sataw\",\n\t\t.swgroup = TEGRA_SWGROUP_SATA,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 29,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x350,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x65,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3e,\n\t\t.name = \"vdebsevw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 30,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x35c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x3f,\n\t\t.name = \"vdedbgw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x22c,\n\t\t\t\t.bit = 31,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x35c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x40,\n\t\t.name = \"vdembew\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x360,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x41,\n\t\t.name = \"vdetpmw\",\n\t\t.swgroup = TEGRA_SWGROUP_VDE,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x360,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x44,\n\t\t.name = \"ispra\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x370,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x18,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x46,\n\t\t.name = \"ispwa\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x374,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x47,\n\t\t.name = \"ispwb\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 7,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x374,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4a,\n\t\t.name = \"xusb_hostr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 10,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x39,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4b,\n\t\t.name = \"xusb_hostw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 11,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x37c,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4c,\n\t\t.name = \"xusb_devr\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x39,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4d,\n\t\t.name = \"xusb_devw\",\n\t\t.swgroup = TEGRA_SWGROUP_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x380,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x4e,\n\t\t.name = \"isprab\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 14,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x384,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x18,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x50,\n\t\t.name = \"ispwab\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 16,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x51,\n\t\t.name = \"ispwbb\",\n\t\t.swgroup = TEGRA_SWGROUP_ISP2B,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 17,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x388,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x54,\n\t\t.name = \"tsecsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 20,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x9b,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x55,\n\t\t.name = \"tsecswr\",\n\t\t.swgroup = TEGRA_SWGROUP_TSEC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 21,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x390,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x56,\n\t\t.name = \"a9avpscr\",\n\t\t.swgroup = TEGRA_SWGROUP_A9AVP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 22,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x04,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x57,\n\t\t.name = \"a9avpscw\",\n\t\t.swgroup = TEGRA_SWGROUP_A9AVP,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 23,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3a4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x58,\n\t\t.name = \"gpusrd\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 24,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x59,\n\t\t.name = \"gpuswr\",\n\t\t.swgroup = TEGRA_SWGROUP_GPU,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t \n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 25,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x5a,\n\t\t.name = \"displayt\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x230,\n\t\t\t\t.bit = 26,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x2f0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x60,\n\t\t.name = \"sdmmcra\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC1A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 0,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3b8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x61,\n\t\t.name = \"sdmmcraa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC2A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 1,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3bc,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x62,\n\t\t.name = \"sdmmcr\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC3A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 2,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c0,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x63,\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC4A,\n\t\t.name = \"sdmmcrab\",\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 3,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c4,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x49,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x64,\n\t\t.name = \"sdmmcwa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC1A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 4,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3b8,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x65,\n\t\t.name = \"sdmmcwaa\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC2A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 5,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3bc,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x66,\n\t\t.name = \"sdmmcw\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC3A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 6,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c0,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x67,\n\t\t.name = \"sdmmcwab\",\n\t\t.swgroup = TEGRA_SWGROUP_SDMMC4A,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 7,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c4,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x6c,\n\t\t.name = \"vicsrd\",\n\t\t.swgroup = TEGRA_SWGROUP_VIC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 12,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x394,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x1a,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x6d,\n\t\t.name = \"vicswr\",\n\t\t.swgroup = TEGRA_SWGROUP_VIC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 13,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x394,\n\t\t\t\t.shift = 16,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x72,\n\t\t.name = \"viw\",\n\t\t.swgroup = TEGRA_SWGROUP_VI,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 18,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x398,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x80,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = 0x73,\n\t\t.name = \"displayd\",\n\t\t.swgroup = TEGRA_SWGROUP_DC,\n\t\t.regs = {\n\t\t\t.smmu = {\n\t\t\t\t.reg = 0x234,\n\t\t\t\t.bit = 19,\n\t\t\t},\n\t\t\t.la = {\n\t\t\t\t.reg = 0x3c8,\n\t\t\t\t.shift = 0,\n\t\t\t\t.mask = 0xff,\n\t\t\t\t.def = 0x50,\n\t\t\t},\n\t\t},\n\t},\n};\n\nstatic const struct tegra_smmu_swgroup tegra124_swgroups[] = {\n\t{ .name = \"dc\",        .swgroup = TEGRA_SWGROUP_DC,        .reg = 0x240 },\n\t{ .name = \"dcb\",       .swgroup = TEGRA_SWGROUP_DCB,       .reg = 0x244 },\n\t{ .name = \"afi\",       .swgroup = TEGRA_SWGROUP_AFI,       .reg = 0x238 },\n\t{ .name = \"avpc\",      .swgroup = TEGRA_SWGROUP_AVPC,      .reg = 0x23c },\n\t{ .name = \"hda\",       .swgroup = TEGRA_SWGROUP_HDA,       .reg = 0x254 },\n\t{ .name = \"hc\",        .swgroup = TEGRA_SWGROUP_HC,        .reg = 0x250 },\n\t{ .name = \"msenc\",     .swgroup = TEGRA_SWGROUP_MSENC,     .reg = 0x264 },\n\t{ .name = \"ppcs\",      .swgroup = TEGRA_SWGROUP_PPCS,      .reg = 0x270 },\n\t{ .name = \"sata\",      .swgroup = TEGRA_SWGROUP_SATA,      .reg = 0x274 },\n\t{ .name = \"vde\",       .swgroup = TEGRA_SWGROUP_VDE,       .reg = 0x27c },\n\t{ .name = \"isp2\",      .swgroup = TEGRA_SWGROUP_ISP2,      .reg = 0x258 },\n\t{ .name = \"xusb_host\", .swgroup = TEGRA_SWGROUP_XUSB_HOST, .reg = 0x288 },\n\t{ .name = \"xusb_dev\",  .swgroup = TEGRA_SWGROUP_XUSB_DEV,  .reg = 0x28c },\n\t{ .name = \"isp2b\",     .swgroup = TEGRA_SWGROUP_ISP2B,     .reg = 0xaa4 },\n\t{ .name = \"tsec\",      .swgroup = TEGRA_SWGROUP_TSEC,      .reg = 0x294 },\n\t{ .name = \"a9avp\",     .swgroup = TEGRA_SWGROUP_A9AVP,     .reg = 0x290 },\n\t{ .name = \"gpu\",       .swgroup = TEGRA_SWGROUP_GPU,       .reg = 0xaac },\n\t{ .name = \"sdmmc1a\",   .swgroup = TEGRA_SWGROUP_SDMMC1A,   .reg = 0xa94 },\n\t{ .name = \"sdmmc2a\",   .swgroup = TEGRA_SWGROUP_SDMMC2A,   .reg = 0xa98 },\n\t{ .name = \"sdmmc3a\",   .swgroup = TEGRA_SWGROUP_SDMMC3A,   .reg = 0xa9c },\n\t{ .name = \"sdmmc4a\",   .swgroup = TEGRA_SWGROUP_SDMMC4A,   .reg = 0xaa0 },\n\t{ .name = \"vic\",       .swgroup = TEGRA_SWGROUP_VIC,       .reg = 0x284 },\n\t{ .name = \"vi\",        .swgroup = TEGRA_SWGROUP_VI,        .reg = 0x280 },\n};\n\nstatic const unsigned int tegra124_group_drm[] = {\n\tTEGRA_SWGROUP_DC,\n\tTEGRA_SWGROUP_DCB,\n\tTEGRA_SWGROUP_VIC,\n};\n\nstatic const struct tegra_smmu_group_soc tegra124_groups[] = {\n\t{\n\t\t.name = \"drm\",\n\t\t.swgroups = tegra124_group_drm,\n\t\t.num_swgroups = ARRAY_SIZE(tegra124_group_drm),\n\t},\n};\n\n#define TEGRA124_MC_RESET(_name, _control, _status, _bit)\t\\\n\t{\t\t\t\t\t\t\t\\\n\t\t.name = #_name,\t\t\t\t\t\\\n\t\t.id = TEGRA124_MC_RESET_##_name,\t\t\\\n\t\t.control = _control,\t\t\t\t\\\n\t\t.status = _status,\t\t\t\t\\\n\t\t.bit = _bit,\t\t\t\t\t\\\n\t}\n\nstatic const struct tegra_mc_reset tegra124_mc_resets[] = {\n\tTEGRA124_MC_RESET(AFI,       0x200, 0x204,  0),\n\tTEGRA124_MC_RESET(AVPC,      0x200, 0x204,  1),\n\tTEGRA124_MC_RESET(DC,        0x200, 0x204,  2),\n\tTEGRA124_MC_RESET(DCB,       0x200, 0x204,  3),\n\tTEGRA124_MC_RESET(HC,        0x200, 0x204,  6),\n\tTEGRA124_MC_RESET(HDA,       0x200, 0x204,  7),\n\tTEGRA124_MC_RESET(ISP2,      0x200, 0x204,  8),\n\tTEGRA124_MC_RESET(MPCORE,    0x200, 0x204,  9),\n\tTEGRA124_MC_RESET(MPCORELP,  0x200, 0x204, 10),\n\tTEGRA124_MC_RESET(MSENC,     0x200, 0x204, 11),\n\tTEGRA124_MC_RESET(PPCS,      0x200, 0x204, 14),\n\tTEGRA124_MC_RESET(SATA,      0x200, 0x204, 15),\n\tTEGRA124_MC_RESET(VDE,       0x200, 0x204, 16),\n\tTEGRA124_MC_RESET(VI,        0x200, 0x204, 17),\n\tTEGRA124_MC_RESET(VIC,       0x200, 0x204, 18),\n\tTEGRA124_MC_RESET(XUSB_HOST, 0x200, 0x204, 19),\n\tTEGRA124_MC_RESET(XUSB_DEV,  0x200, 0x204, 20),\n\tTEGRA124_MC_RESET(TSEC,      0x200, 0x204, 21),\n\tTEGRA124_MC_RESET(SDMMC1,    0x200, 0x204, 22),\n\tTEGRA124_MC_RESET(SDMMC2,    0x200, 0x204, 23),\n\tTEGRA124_MC_RESET(SDMMC3,    0x200, 0x204, 25),\n\tTEGRA124_MC_RESET(SDMMC4,    0x970, 0x974,  0),\n\tTEGRA124_MC_RESET(ISP2B,     0x970, 0x974,  1),\n\tTEGRA124_MC_RESET(GPU,       0x970, 0x974,  2),\n};\n\nstatic int tegra124_mc_icc_set(struct icc_node *src, struct icc_node *dst)\n{\n\t \n\treturn 0;\n}\n\nstatic int tegra124_mc_icc_aggreate(struct icc_node *node, u32 tag, u32 avg_bw,\n\t\t\t\t    u32 peak_bw, u32 *agg_avg, u32 *agg_peak)\n{\n\t \n\tif (tag & TEGRA_MC_ICC_TAG_ISO)\n\t\tpeak_bw = tegra_mc_scale_percents(peak_bw, 400);\n\n\t*agg_avg += avg_bw;\n\t*agg_peak = max(*agg_peak, peak_bw);\n\n\treturn 0;\n}\n\nstatic struct icc_node_data *\ntegra124_mc_of_icc_xlate_extended(struct of_phandle_args *spec, void *data)\n{\n\tstruct tegra_mc *mc = icc_provider_to_tegra_mc(data);\n\tconst struct tegra_mc_client *client;\n\tunsigned int i, idx = spec->args[0];\n\tstruct icc_node_data *ndata;\n\tstruct icc_node *node;\n\n\tlist_for_each_entry(node, &mc->provider.nodes, node_list) {\n\t\tif (node->id != idx)\n\t\t\tcontinue;\n\n\t\tndata = kzalloc(sizeof(*ndata), GFP_KERNEL);\n\t\tif (!ndata)\n\t\t\treturn ERR_PTR(-ENOMEM);\n\n\t\tclient = &mc->soc->clients[idx];\n\t\tndata->node = node;\n\n\t\tswitch (client->swgroup) {\n\t\tcase TEGRA_SWGROUP_DC:\n\t\tcase TEGRA_SWGROUP_DCB:\n\t\tcase TEGRA_SWGROUP_PTC:\n\t\tcase TEGRA_SWGROUP_VI:\n\t\t\t \n\t\t\tndata->tag = TEGRA_MC_ICC_TAG_ISO;\n\t\t\tbreak;\n\n\t\tdefault:\n\t\t\tndata->tag = TEGRA_MC_ICC_TAG_DEFAULT;\n\t\t\tbreak;\n\t\t}\n\n\t\treturn ndata;\n\t}\n\n\tfor (i = 0; i < mc->soc->num_clients; i++) {\n\t\tif (mc->soc->clients[i].id == idx)\n\t\t\treturn ERR_PTR(-EPROBE_DEFER);\n\t}\n\n\tdev_err(mc->dev, \"invalid ICC client ID %u\\n\", idx);\n\n\treturn ERR_PTR(-EINVAL);\n}\n\nstatic const struct tegra_mc_icc_ops tegra124_mc_icc_ops = {\n\t.xlate_extended = tegra124_mc_of_icc_xlate_extended,\n\t.aggregate = tegra124_mc_icc_aggreate,\n\t.set = tegra124_mc_icc_set,\n};\n\n#ifdef CONFIG_ARCH_TEGRA_124_SOC\nstatic const unsigned long tegra124_mc_emem_regs[] = {\n\tMC_EMEM_ARB_CFG,\n\tMC_EMEM_ARB_OUTSTANDING_REQ,\n\tMC_EMEM_ARB_TIMING_RCD,\n\tMC_EMEM_ARB_TIMING_RP,\n\tMC_EMEM_ARB_TIMING_RC,\n\tMC_EMEM_ARB_TIMING_RAS,\n\tMC_EMEM_ARB_TIMING_FAW,\n\tMC_EMEM_ARB_TIMING_RRD,\n\tMC_EMEM_ARB_TIMING_RAP2PRE,\n\tMC_EMEM_ARB_TIMING_WAP2PRE,\n\tMC_EMEM_ARB_TIMING_R2R,\n\tMC_EMEM_ARB_TIMING_W2W,\n\tMC_EMEM_ARB_TIMING_R2W,\n\tMC_EMEM_ARB_TIMING_W2R,\n\tMC_EMEM_ARB_DA_TURNS,\n\tMC_EMEM_ARB_DA_COVERS,\n\tMC_EMEM_ARB_MISC0,\n\tMC_EMEM_ARB_MISC1,\n\tMC_EMEM_ARB_RING1_THROTTLE\n};\n\nstatic const struct tegra_smmu_soc tegra124_smmu_soc = {\n\t.clients = tegra124_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra124_mc_clients),\n\t.swgroups = tegra124_swgroups,\n\t.num_swgroups = ARRAY_SIZE(tegra124_swgroups),\n\t.groups = tegra124_groups,\n\t.num_groups = ARRAY_SIZE(tegra124_groups),\n\t.supports_round_robin_arbitration = true,\n\t.supports_request_limit = true,\n\t.num_tlb_lines = 32,\n\t.num_asids = 128,\n};\n\nconst struct tegra_mc_soc tegra124_mc_soc = {\n\t.clients = tegra124_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra124_mc_clients),\n\t.num_address_bits = 34,\n\t.atom_size = 32,\n\t.client_id_mask = 0x7f,\n\t.smmu = &tegra124_smmu_soc,\n\t.emem_regs = tegra124_mc_emem_regs,\n\t.num_emem_regs = ARRAY_SIZE(tegra124_mc_emem_regs),\n\t.intmask = MC_INT_DECERR_MTS | MC_INT_SECERR_SEC | MC_INT_DECERR_VPR |\n\t\t   MC_INT_INVALID_APB_ASID_UPDATE | MC_INT_INVALID_SMMU_PAGE |\n\t\t   MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM,\n\t.reset_ops = &tegra_mc_reset_ops_common,\n\t.resets = tegra124_mc_resets,\n\t.num_resets = ARRAY_SIZE(tegra124_mc_resets),\n\t.icc_ops = &tegra124_mc_icc_ops,\n\t.ops = &tegra30_mc_ops,\n};\n#endif  \n\n#ifdef CONFIG_ARCH_TEGRA_132_SOC\nstatic const struct tegra_smmu_soc tegra132_smmu_soc = {\n\t.clients = tegra124_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra124_mc_clients),\n\t.swgroups = tegra124_swgroups,\n\t.num_swgroups = ARRAY_SIZE(tegra124_swgroups),\n\t.groups = tegra124_groups,\n\t.num_groups = ARRAY_SIZE(tegra124_groups),\n\t.supports_round_robin_arbitration = true,\n\t.supports_request_limit = true,\n\t.num_tlb_lines = 32,\n\t.num_asids = 128,\n};\n\nconst struct tegra_mc_soc tegra132_mc_soc = {\n\t.clients = tegra124_mc_clients,\n\t.num_clients = ARRAY_SIZE(tegra124_mc_clients),\n\t.num_address_bits = 34,\n\t.atom_size = 32,\n\t.client_id_mask = 0x7f,\n\t.smmu = &tegra132_smmu_soc,\n\t.intmask = MC_INT_DECERR_MTS | MC_INT_SECERR_SEC | MC_INT_DECERR_VPR |\n\t\t   MC_INT_INVALID_APB_ASID_UPDATE | MC_INT_INVALID_SMMU_PAGE |\n\t\t   MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM,\n\t.reset_ops = &tegra_mc_reset_ops_common,\n\t.resets = tegra124_mc_resets,\n\t.num_resets = ARRAY_SIZE(tegra124_mc_resets),\n\t.icc_ops = &tegra124_mc_icc_ops,\n\t.ops = &tegra30_mc_ops,\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}