#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  7 10:38:19 2021
# Process ID: 19212
# Current directory: C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.runs/synth_1
# Command line: vivado.exe -log FSM_TOP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_TOP.tcl
# Log file: C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.runs/synth_1/FSM_TOP.vds
# Journal file: C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source FSM_TOP.tcl -notrace
Command: synth_design -top FSM_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 716.664 ; gain = 176.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FSM_TOP' [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/FSM_TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'disp_hex' [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/disp_hex.v:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/disp_hex.v:106]
INFO: [Synth 8-6155] done synthesizing module 'disp_hex' (1#1) [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/disp_hex.v:23]
INFO: [Synth 8-6157] synthesizing module 'cntr' [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/cntr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cntr' (2#1) [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/cntr.v:23]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v:23]
	Parameter A bound to: 3'b000 
	Parameter B bound to: 3'b001 
	Parameter C bound to: 3'b010 
	Parameter D bound to: 3'b011 
	Parameter E bound to: 3'b100 
	Parameter F bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v:43]
WARNING: [Synth 8-6014] Unused sequential element operand_reg was removed.  [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v:140]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (3#1) [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FSM_TOP' (4#1) [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/FSM_TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 780.605 ; gain = 240.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 780.605 ; gain = 240.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 780.605 ; gain = 240.930
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FSM_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FSM_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 891.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_hex 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	  10 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'fsm_call/d2_reg[3:0]' into 'fsm_call/d2_reg[3:0]' [C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.srcs/sources_1/new/fsm.v:40]
WARNING: [Synth 8-3917] design FSM_TOP has port sseg[7] driven by constant 1
INFO: [Synth 8-3886] merging instance 'fsm_call/result0__2' (FDRE) to 'fsm_call/d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'fsm_call/result0__1' (FDRE) to 'fsm_call/d1_reg[1]'
INFO: [Synth 8-3886] merging instance 'fsm_call/result0__0' (FDRE) to 'fsm_call/d1_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsm_call/result0 )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsm_call/result_reg[7] )
INFO: [Synth 8-3886] merging instance 'fsm_call/result_reg[7]' (FDE) to 'fsm_call/result_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fsm_call/result_reg[6] )
INFO: [Synth 8-3886] merging instance 'fsm_call/d4_reg[3]' (FDRE) to 'fsm_call/d4_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 891.355 ; gain = 351.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 896.883 ; gain = 357.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    13|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |    11|
|6     |LUT4   |    20|
|7     |LUT5   |    19|
|8     |LUT6   |    46|
|9     |MUXF7  |     9|
|10    |FDCE   |    19|
|11    |FDRE   |    55|
|12    |IBUF   |    11|
|13    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+---------+------+
|      |Instance    |Module   |Cells |
+------+------------+---------+------+
|1     |top         |         |   226|
|2     |  disp_unit |disp_hex |    33|
|3     |  cntr      |cntr     |    50|
|4     |  fsm_call  |fsm      |   113|
+------+------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 902.660 ; gain = 252.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 902.660 ; gain = 362.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 917.031 ; gain = 620.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.031 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/cat nip sana/Desktop/bullshit/school/4-fall 2021/digital logic design/vivadofiles/finalproject/finalproject.runs/synth_1/FSM_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_TOP_utilization_synth.rpt -pb FSM_TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec  7 10:38:52 2021...
