Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v" (library work)
@I::"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_13.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pipeline_2.v":11:7:11:16|Synthesizing module pipeline_2 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_3.v":12:7:12:21|Synthesizing module edge_detector_3 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/edge_detector_4.v":12:7:12:21|Synthesizing module edge_detector_4 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/pixel_clock_5.v":11:7:11:19|Synthesizing module pixel_clock_5 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":7:7:7:19|Synthesizing module vga_signals_6 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_ramdac_7.v":7:7:7:18|Synthesizing module vga_ramdac_7 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_13.v":48:7:48:24|Synthesizing module simple_dual_ram_13 in library work.

	SIZE=6'b100000
	DEPTH=5'b10000
   Generated name = simple_dual_ram_13_32_16

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_13.v":67:2:67:7|Found RAM mem, depth=16, width=32
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":7:7:7:11|Synthesizing module ppu_8 in library work.

@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":48:7:48:23|Synthesizing module simple_dual_ram_9 in library work.

	SIZE=3'b100
	DEPTH=16'b0100000000000000
   Generated name = simple_dual_ram_9_4_16384

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_9.v":67:2:67:7|Found RAM mem, depth=16384, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":48:7:48:24|Synthesizing module simple_dual_ram_10 in library work.

	SIZE=4'b1000
	DEPTH=12'b010000000000
   Generated name = simple_dual_ram_10_8_1024

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_10.v":67:2:67:7|Found RAM mem, depth=1024, width=8
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":48:7:48:24|Synthesizing module simple_dual_ram_11 in library work.

	SIZE=6'b100000
	DEPTH=7'b1000000
   Generated name = simple_dual_ram_11_32_64

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_11.v":67:2:67:7|Found RAM mem, depth=64, width=32
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":48:7:48:24|Synthesizing module simple_dual_ram_12 in library work.

	SIZE=3'b100
	DEPTH=10'b0100000000
   Generated name = simple_dual_ram_12_4_256

@N: CL134 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/simple_dual_ram_12.v":67:2:67:7|Found RAM mem, depth=256, width=4
@N: CG364 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@W: CL271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Pruning unused bits 6 to 0 of M_this_ctrl_flags_q[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Pruning unused bits 31 to 24 of M_this_data_tmp_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Register bit M_this_data_count_q[15] is always 0.
@W: CL260 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Pruning register bit 15 of M_this_data_count_q[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Register bit M_this_data_count_q[14] is always 0.
@W: CL260 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Pruning register bit 14 of M_this_data_count_q[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Trying to extract state machine for register M_this_state_q.
Extracted state machine for register M_this_state_q
State machine has 14 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":472:2:472:7|Initial value is not supported on state machine M_this_state_q
@N: CL201 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":217:2:217:7|Trying to extract state machine for register M_state_q.
Extracted state machine for register M_state_q
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL249 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/ppu_8.v":217:2:217:7|Initial value is not supported on state machine M_state_q
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[10] is always 0.
@N: CL189 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Register bit M_hcounter_q[11] is always 0.
@W: CL279 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/vga_signals_6.v":118:2:118:7|Pruning register bits 11 to 10 of M_hcounter_q[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 30 22:03:24 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level
@N: NF107 :"/home/romuald/Projects/Miniish/Firmware/PPU/work/verilog/cu_top_0.v":7:7:7:14|Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 30 22:03:24 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon May 30 22:03:24 2022

###########################################################]
