<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/FleaDSO/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v
(VHDL-1481) Analyzing VHDL file D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.vhd
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(12,8-12,15) (VHDL-1012) analyzing entity adc_pll
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(19,14-19,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/Simple_VGA_CRTC.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/Simple_VGA_CRTC.vhd(40,8-40,22) (VHDL-1012) analyzing entity vga_controller
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/Simple_VGA_CRTC.vhd(67,14-67,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(12,8-12,25) (VHDL-1012) analyzing entity dso_rambuffer_ch1
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_DSO.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_DSO.vhd(26,8-26,20) (VHDL-1012) analyzing entity fleafpga_dso
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_DSO.vhd(55,14-55,22) (VHDL-1010) analyzing architecture behavior
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(12,8-12,18) (VHDL-1012) analyzing entity dvi_clkgen
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd(14,8-14,20) (VHDL-1012) analyzing entity tdms_encoder
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd(22,14-22,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1012) analyzing entity ddr_out
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(22,14-22,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/DVI_D.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/DVI_D.vhd(15,8-15,12) (VHDL-1012) analyzing entity dvid
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/DVI_D.vhd(31,14-31,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd(8,8-8,19) (VHDL-1012) analyzing entity simple_uart
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd(35,14-35,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(19,8-19,23) (VHDL-1012) analyzing entity fleafpga_ohm_a5
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(113,14-113,18) (VHDL-1010) analyzing architecture arch
WARNING - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(148,10-148,23) (VHDL-1443) actual for formal port rst is neither a static name nor a globally static expression
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(197,2-210,5) (VHDL-9000) input pin txgo has no actual or default value
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd(16,3-16,7) (VHDL-1259) txgo is declared here
(VHDL-1481) Analyzing VHDL file E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/VGA.vhd
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/VGA.vhd(12,8-12,11) (VHDL-1012) analyzing entity vga
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/VGA.vhd(66,14-66,17) (VHDL-1010) analyzing architecture rtl
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_2v5_DSO_toplevel.vhd(19,8-19,23) (VHDL-1067) elaborating FleaFPGA_Ohm_A5(arch)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/FleaFPGA_DSO.vhd(26,8-26,20) (VHDL-1067) elaborating FleaFPGA_DSO_uniq_0(behavior)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(12,8-12,15) (VHDL-1067) elaborating ADC_PLL_uniq_0(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(45,5-46,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(45,5-46,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(48,5-49,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(48,5-49,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(51,5-72,45) (VHDL-1399) going to verilog side to elaborate module EHXPLLL
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,8-1696,15) (VERI-1018) compiling module EHXPLLL_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ADC_PLL/ADC_PLL.vhd(51,5-72,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/Simple_VGA_CRTC.vhd(40,8-40,22) (VHDL-1067) elaborating vga_controller_uniq_0(behavior)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(12,8-12,25) (VHDL-1067) elaborating DSO_RAMBUFFER_CH1_uniq_0(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(45,5-46,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_2
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(45,5-46,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(48,5-49,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_2
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(48,5-49,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(51,5-155,52) (VHDL-1399) going to verilog side to elaborate module DP16KD
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,8-866,14) (VERI-1018) compiling module DP16KD_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DSO_RAMBUFFER_CH1/DSO_RAMBUFFER_CH1.vhd(51,5-155,52) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(12,8-12,18) (VHDL-1067) elaborating DVI_clkgen_uniq_0(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(53,5-54,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_3
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(53,5-54,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(56,5-57,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_3
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(56,5-57,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(59,5-80,60) (VHDL-1399) going to verilog side to elaborate module EHXPLLL
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,8-1696,15) (VERI-1018) compiling module EHXPLLL_uniq_2
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_2'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/DVI_clkgen/DVI_clkgen.vhd(59,5-80,60) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/DVI_D.vhd(15,8-15,12) (VHDL-1067) elaborating dvid_uniq_0(Behavioral)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd(14,8-14,20) (VHDL-1067) elaborating TDMS_encoder_uniq_0(Behavioral)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd(14,8-14,20) (VHDL-1067) elaborating TDMS_encoder_uniq_1(Behavioral)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/TDMS_encoder.vhd(14,8-14,20) (VHDL-1067) elaborating TDMS_encoder_uniq_2(Behavioral)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_0(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_4
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_4
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_2
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_2'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_1
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_2
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_1(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_3
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_3'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_5
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_5
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_4
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_4'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_3
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_4
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_2(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_5
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_5'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_6
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_6
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_6
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_6'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_5
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_6
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(12,8-12,15) (VHDL-1067) elaborating ddr_out_uniq_3(Structure)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_7
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_7'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(42,5-44,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,8-761,11) (VERI-1018) compiling module VLO_uniq_7
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(46,5-47,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,8-757,11) (VERI-1018) compiling module VHI_uniq_7
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(49,5-50,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1399) going to verilog side to elaborate module ODDRX1F
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,8-1646,15) (VERI-1018) compiling module ODDRX1F_uniq_8
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_8'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(52,5-54,28) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_7
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(56,5-57,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1399) going to verilog side to elaborate module OB
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,8-591,10) (VERI-1018) compiling module OB_uniq_8
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/ddr_out/ddr_out.vhd(59,5-60,46) (VHDL-1400) back to vhdl to continue elaboration
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd(8,8-8,19) (VHDL-1067) elaborating simple_uart_uniq_0(rtl)
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/simple_uart.vhd(16,3-16,7) (VHDL-9001) input port txgo has no actual or default value
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_2'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(866,1-957,10) (VERI-9000) elaborating module 'DP16KD_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_4'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_4'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_2'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_1'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_2'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_3'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_5'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_5'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_4'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_3'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_4'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_5'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_6'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_6'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_6'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_5'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_6'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_7'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_7'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_7'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1646,1-1650,10) (VERI-9000) elaborating module 'ODDRX1F_uniq_8'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_7'
INFO - D:/Programs/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(591,1-594,10) (VERI-9000) elaborating module 'OB_uniq_8'
INFO - E:/Projects/hardware/oscilloscope/FleaDSO_Ohm_with_UART_19200_Baud/FleaDSO/source/VGA.vhd(12,8-12,11) (VHDL-1067) elaborating vga(rtl)
Done: design load finished with (0) errors, and (1) warnings

</PRE></BODY></HTML>