{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1526241858661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1526241858662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 17:04:18 2018 " "Processing started: Sun May 13 17:04:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1526241858662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1526241858662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1526241858662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1526241858931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/temporizador/temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/temporizador/temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temporizador-behav " "Found design unit 1: temporizador-behav" {  } { { "../temporizador/temporizador.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/temporizador/temporizador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859350 ""} { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "../temporizador/temporizador.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/temporizador/temporizador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/rebounce/rebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/rebounce/rebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rebounce-behav " "Found design unit 1: rebounce-behav" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859356 ""} { "Info" "ISGN_ENTITY_NAME" "1 rebounce " "Found entity 1: rebounce" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/divisor/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/divisor/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-x " "Found design unit 1: divisor-x" {  } { { "../divisor/divisor.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/divisor/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859360 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "../divisor/divisor.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/divisor/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/dec_bcd_7seg/dec_bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEC_BCD_7SEG-rtl " "Found design unit 1: DEC_BCD_7SEG-rtl" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859364 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEC_BCD_7SEG " "Found entity 1: DEC_BCD_7SEG" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_100/cont_100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_100/cont_100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_100-behav " "Found design unit 1: cont_100-behav" {  } { { "../cont_100/cont_100.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_100/cont_100.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859368 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_100 " "Found entity 1: cont_100" {  } { { "../cont_100/cont_100.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_100/cont_100.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_60/cont_60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_60/cont_60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_60-behav " "Found design unit 1: cont_60-behav" {  } { { "../cont_60/cont_60.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_60/cont_60.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859371 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_60 " "Found entity 1: cont_60" {  } { { "../cont_60/cont_60.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_60/cont_60.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_24/cont_24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_24/cont_24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_24-behav " "Found design unit 1: cont_24-behav" {  } { { "../cont_24/cont_24.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_24/cont_24.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859375 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_24 " "Found entity 1: cont_24" {  } { { "../cont_24/cont_24.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_24/cont_24.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_16/cont_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /biblioteca/documentos/arquivos educação/utfpr - ensino superior/7 periodo/lógica reconfigurável/projetocronometro/cont_16/cont_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont_16-behav " "Found design unit 1: cont_16-behav" {  } { { "../cont_16/cont_16.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_16/cont_16.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859378 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont_16 " "Found entity 1: cont_16" {  } { { "../cont_16/cont_16.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_16/cont_16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-behav " "Found design unit 1: cronometro-behav" {  } { { "cronometro.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859382 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241859382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241859382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1526241859457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:contadores " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:contadores\"" {  } { { "cronometro.vhd" "contadores" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_24 temporizador:contadores\|cont_24:contH " "Elaborating entity \"cont_24\" for hierarchy \"temporizador:contadores\|cont_24:contH\"" {  } { { "../temporizador/temporizador.vhd" "contH" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/temporizador/temporizador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_100 temporizador:contadores\|cont_24:contH\|cont_100:contPai " "Elaborating entity \"cont_100\" for hierarchy \"temporizador:contadores\|cont_24:contH\|cont_100:contPai\"" {  } { { "../cont_24/cont_24.vhd" "contPai" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_24/cont_24.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_16 temporizador:contadores\|cont_24:contH\|cont_100:contPai\|cont_16:cont1 " "Elaborating entity \"cont_16\" for hierarchy \"temporizador:contadores\|cont_24:contH\|cont_100:contPai\|cont_16:cont1\"" {  } { { "../cont_100/cont_100.vhd" "cont1" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cont_100/cont_100.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont_60 temporizador:contadores\|cont_60:contM " "Elaborating entity \"cont_60\" for hierarchy \"temporizador:contadores\|cont_60:contM\"" {  } { { "../temporizador/temporizador.vhd" "contM" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/temporizador/temporizador.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rebounce rebounce:botao_reset " "Elaborating entity \"rebounce\" for hierarchy \"rebounce:botao_reset\"" {  } { { "cronometro.vhd" "botao_reset" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst rebounce.vhd(28) " "VHDL Process Statement warning at rebounce.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1526241859501 "|cronometro|rebounce:botao_reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:divisor_clok " "Elaborating entity \"divisor\" for hierarchy \"divisor:divisor_clok\"" {  } { { "cronometro.vhd" "divisor_clok" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_BCD_7SEG DEC_BCD_7SEG:display_hora_1 " "Elaborating entity \"DEC_BCD_7SEG\" for hierarchy \"DEC_BCD_7SEG:display_hora_1\"" {  } { { "cronometro.vhd" "display_hora_1" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/cronometro.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1526241859507 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[0\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[0\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[1\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[1\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[2\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[2\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[3\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[3\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[4\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[4\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[5\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[5\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEGMENT7\[6\] dec_bcd_7seg.vhd(14) " "Inferred latch for \"SEGMENT7\[6\]\" at dec_bcd_7seg.vhd(14)" {  } { { "../dec_bcd_7seg/dec_bcd_7seg.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/dec_bcd_7seg/dec_bcd_7seg.vhd" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1526241859508 "|cronometro|DEC_BCD_7SEG:display_hora_1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0q14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0q14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0q14 " "Found entity 1: altsyncram_0q14" {  } { { "db/altsyncram_0q14.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/altsyncram_0q14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8eq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eq1 " "Found entity 1: altsyncram_8eq1" {  } { { "db/altsyncram_8eq1.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/altsyncram_8eq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_opa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_opa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_opa " "Found entity 1: decode_opa" {  } { { "db/decode_opa.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/decode_opa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8kb " "Found entity 1: mux_8kb" {  } { { "db/mux_8kb.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/mux_8kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dai " "Found entity 1: cntr_dai" {  } { { "db/cntr_dai.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cntr_dai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_48j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_48j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_48j " "Found entity 1: cntr_48j" {  } { { "db/cntr_48j.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cntr_48j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241860924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241860924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241861007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241861007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/cronometro/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1526241861063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1526241861063 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526241861142 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rebounce:botao_mode_cronometro\|count\[31\] Low " "Register rebounce:botao_mode_cronometro\|count\[31\] will power up to Low" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526241863284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rebounce:botao_mode_cronometro\|count\[0\] Low " "Register rebounce:botao_mode_cronometro\|count\[0\] will power up to Low" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526241863284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rebounce:botao_start_stop\|count\[31\] Low " "Register rebounce:botao_start_stop\|count\[31\] will power up to Low" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526241863284 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "rebounce:botao_start_stop\|count\[0\] Low " "Register rebounce:botao_start_stop\|count\[0\] will power up to Low" {  } { { "../rebounce/rebounce.vhd" "" { Text "D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ProjetoCronometro/rebounce/rebounce.vhd" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1526241863284 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1526241863284 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/arquivos de programa (x86)/quartus 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1526241863450 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1526241863451 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "d:/arquivos de programa (x86)/quartus 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1526241863809 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 18 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 18 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1526241865650 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1526241865728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1526241865728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1784 " "Implemented 1784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1526241865992 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1526241865992 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1461 " "Implemented 1461 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1526241865992 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1526241865992 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1526241865992 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1526241866054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 17:04:26 2018 " "Processing ended: Sun May 13 17:04:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1526241866054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1526241866054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1526241866054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1526241866054 ""}
