<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.304</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.304</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.304</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.696</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.696</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.696</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.696</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>2</DSP>
    <FF>212</FF>
    <LATCH>0</LATCH>
    <LUT>210</LUT>
    <SRL>4</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>100</BRAM>
    <CLB>0</CLB>
    <DSP>90</DSP>
    <FF>41600</FF>
    <LUT>20800</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="maxmul2x2" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="2">flow_control_loop_pipe_U mac_muladd_16s_16s_32s_32_4_1_U2</SubModules>
    <Resources DSP="2" FF="212" LUT="210" LogicLUT="206" SRL="4"/>
    <LocalResources FF="211" LUT="6" LogicLUT="2" SRL="4"/>
  </RtlModule>
  <RtlModule CELL="inst/flow_control_loop_pipe_U" DEPTH="1" FILE_NAME="maxmul2x2.v" ORIG_REF_NAME="maxmul2x2_flow_control_loop_pipe">
  </RtlModule>
  <RtlModule CELL="inst/mac_muladd_16s_16s_32s_32_4_1_U2" DEPTH="1" FILE_NAME="maxmul2x2.v" ORIG_REF_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1">
    <Resources DSP="2" LUT="160" LogicLUT="160"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="2.292" DATAPATH_LOGIC_DELAY="0.751" DATAPATH_NET_DELAY="1.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[0]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="5.696" STARTPOINT_PIN="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[0]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="maxmul2x2.v" LINE_NUMBER="291"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_32" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="maxmul2x2.v" LINE_NUMBER="494"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v" LINE_NUMBER="31"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.292" DATAPATH_LOGIC_DELAY="0.751" DATAPATH_NET_DELAY="1.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[10]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="5.696" STARTPOINT_PIN="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[10]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="maxmul2x2.v" LINE_NUMBER="291"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_22" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="maxmul2x2.v" LINE_NUMBER="494"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v" LINE_NUMBER="31"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.292" DATAPATH_LOGIC_DELAY="0.751" DATAPATH_NET_DELAY="1.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[11]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="5.696" STARTPOINT_PIN="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[11]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="maxmul2x2.v" LINE_NUMBER="291"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_21" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="maxmul2x2.v" LINE_NUMBER="494"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v" LINE_NUMBER="31"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.292" DATAPATH_LOGIC_DELAY="0.751" DATAPATH_NET_DELAY="1.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[12]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="5.696" STARTPOINT_PIN="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[12]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="maxmul2x2.v" LINE_NUMBER="291"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_20" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="maxmul2x2.v" LINE_NUMBER="494"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v" LINE_NUMBER="31"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="2.292" DATAPATH_LOGIC_DELAY="0.751" DATAPATH_NET_DELAY="1.541" ENDPOINT_PIN="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg/A[13]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="5.696" STARTPOINT_PIN="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[13]/C">
    <CELL NAME="bd_0_i/hls_inst/inst/b11_read_reg_510_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="maxmul2x2.v" LINE_NUMBER="291"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg_i_19" PRIMITIVE_TYPE="LUT.others.LUT3" FILE_NAME="maxmul2x2.v" LINE_NUMBER="494"/>
    <CELL NAME="bd_0_i/hls_inst/inst/mac_muladd_16s_16s_32s_32_4_1_U2/maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" FILE_NAME="maxmul2x2_mac_muladd_16s_16s_32s_32_4_1.v" LINE_NUMBER="31"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/maxmul2x2_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/maxmul2x2_failfast_synth.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/maxmul2x2_power_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/maxmul2x2_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/maxmul2x2_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/maxmul2x2_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/maxmul2x2_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
