<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun 22 11:51:24 2022" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo:part0:1.0" DEVICE="7z010" NAME="system" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="3" NAME="leds" RIGHT="0" SIGIS="undef" SIGNAME="sbus_awfg_0_leds">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="leds"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="buttons" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_buttons">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="buttons"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pmod_jc" RIGHT="0" SIGIS="undef" SIGNAME="sbus_awfg_0_pmod_jc">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="pmod_jc"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="sliders" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sliders">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="sliders"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="uart_rxd" SIGIS="undef" SIGNAME="External_Ports_uart_rxd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="rxd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="uart_txd" SIGIS="undef" SIGNAME="sbus_awfg_0_txd">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="txd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_dual_dac_sclk" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="dac_sclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_dual_dac_sdin0" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sdin0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="dac_sdin0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_dual_dac_sdin1" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sdin1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="dac_sdin1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="dac_dual_dac_sync" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sync">
      <CONNECTIONS>
        <CONNECTION INSTANCE="sbus_awfg_0" PORT="dac_sync"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CKE"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_CS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_ODT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_RAS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_WEB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_BankAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_Addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_DQS"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="MIO"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRN"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="DDR_VRP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_SRSTB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_CLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="processing_system7_0" PORT="PS_PORB"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="sbus_awfg_0_dac_dual" NAME="dac_dual" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="dac_sclk" PHYSICAL="dac_dual_dac_sclk"/>
        <PORTMAP LOGICAL="dac_sdin0" PHYSICAL="dac_dual_dac_sdin0"/>
        <PORTMAP LOGICAL="dac_sdin1" PHYSICAL="dac_dual_dac_sdin1"/>
        <PORTMAP LOGICAL="dac_sync" PHYSICAL="dac_dual_dac_sync"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="9" FULLNAME="/axi_sbus_bridge_0" HWVERSION="1.0" INSTANCE="axi_sbus_bridge_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_sbus_bridge" VLNV="fh-joanneum.local:user:axi_sbus_bridge:1.0">
      <DOCUMENTS/>
      <ADDRESSBLOCKS>
        <ADDRESSBLOCK ACCESS="" INTERFACE="s00_axi" NAME="reg0" RANGE="262144" USAGE="register"/>
      </ADDRESSBLOCKS>
      <PARAMETERS>
        <PARAMETER NAME="C_S00_AXI_ADDR_WIDTH" VALUE="18"/>
        <PARAMETER NAME="C_S00_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S00_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S00_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_S00_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_SLV_ADDR_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_SLV_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_CORE_CLOCK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="hw_serial_number_g" VALUE="12"/>
        <PARAMETER NAME="hw_version_g" VALUE="123"/>
        <PARAMETER NAME="C_SYNC_WIDTH" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_sbus_bridge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="bus0_sbus_ack" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bus0_sbus_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="bus1_sbus_ack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="bus1_sbus_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bus2_sbus_ack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="bus2_sbus_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="bus3_sbus_ack" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="bus3_sbus_rdata" RIGHT="0" SIGIS="undef"/>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s00_axi_aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s00_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_arid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_arlock" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_arregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s00_axi_aruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axi_arvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="s00_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s00_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s00_axi_awid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="s00_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_awlock" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_awregion" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="s00_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s00_axi_awuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axi_awvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_bready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_rready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s00_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s00_axi_wlast" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s00_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s00_axi_wuser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="s00_axi_wvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bus0_sbus_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bus0_sbus_be" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_be">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_be"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus0_sbus_rd" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bus0_sbus_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bus0_sbus_we" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="sbus_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="bus1_sbus_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="bus1_sbus_be" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus1_sbus_rd" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="bus1_sbus_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus1_sbus_we" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="bus2_sbus_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="bus2_sbus_be" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus2_sbus_rd" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="bus2_sbus_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus2_sbus_we" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="bus3_sbus_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="bus3_sbus_be" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus3_sbus_rd" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="bus3_sbus_wdata" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="bus3_sbus_we" SIGIS="undef"/>
        <PORT DIR="O" NAME="clk_o" SIGIS="undef"/>
        <PORT DIR="O" NAME="irq_o" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="reset_o" SIGIS="rst"/>
        <PORT DIR="O" NAME="s00_axi_arready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_awready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s00_axi_bid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s00_axi_buser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_axi_bvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s00_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s00_axi_rid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_axi_rlast" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s00_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s00_axi_ruser" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="s00_axi_rvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s00_axi_wready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="sync_o" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_smc_M00_AXI" DATAWIDTH="32" NAME="s00_axi" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s00_axi_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s00_axi_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s00_axi_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s00_axi_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s00_axi_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s00_axi_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s00_axi_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s00_axi_awprot"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s00_axi_awregion"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s00_axi_awqos"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s00_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s00_axi_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s00_axi_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s00_axi_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s00_axi_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s00_axi_wlast"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s00_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s00_axi_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s00_axi_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s00_axi_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s00_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s00_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s00_axi_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s00_axi_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s00_axi_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s00_axi_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s00_axi_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s00_axi_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s00_axi_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s00_axi_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s00_axi_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s00_axi_arprot"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s00_axi_arregion"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s00_axi_arqos"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s00_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s00_axi_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s00_axi_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s00_axi_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s00_axi_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s00_axi_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s00_axi_rlast"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s00_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s00_axi_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s00_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_sbus_bridge_0_sbus0" NAME="sbus0" TYPE="INITIATOR" VLNV="fh-joanneum.local:user:sbus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sbus_ack" PHYSICAL="bus0_sbus_ack"/>
            <PORTMAP LOGICAL="sbus_rdata" PHYSICAL="bus0_sbus_rdata"/>
            <PORTMAP LOGICAL="sbus_addr" PHYSICAL="bus0_sbus_addr"/>
            <PORTMAP LOGICAL="sbus_rd" PHYSICAL="bus0_sbus_rd"/>
            <PORTMAP LOGICAL="sbus_wdata" PHYSICAL="bus0_sbus_wdata"/>
            <PORTMAP LOGICAL="sbus_we" PHYSICAL="bus0_sbus_we"/>
            <PORTMAP LOGICAL="sbus_be" PHYSICAL="bus0_sbus_be"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="sbus1" TYPE="INITIATOR" VLNV="fh-joanneum.local:user:sbus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sbus_ack" PHYSICAL="bus1_sbus_ack"/>
            <PORTMAP LOGICAL="sbus_rdata" PHYSICAL="bus1_sbus_rdata"/>
            <PORTMAP LOGICAL="sbus_addr" PHYSICAL="bus1_sbus_addr"/>
            <PORTMAP LOGICAL="sbus_rd" PHYSICAL="bus1_sbus_rd"/>
            <PORTMAP LOGICAL="sbus_wdata" PHYSICAL="bus1_sbus_wdata"/>
            <PORTMAP LOGICAL="sbus_we" PHYSICAL="bus1_sbus_we"/>
            <PORTMAP LOGICAL="sbus_be" PHYSICAL="bus1_sbus_be"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="sbus2" TYPE="INITIATOR" VLNV="fh-joanneum.local:user:sbus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sbus_ack" PHYSICAL="bus2_sbus_ack"/>
            <PORTMAP LOGICAL="sbus_rdata" PHYSICAL="bus2_sbus_rdata"/>
            <PORTMAP LOGICAL="sbus_addr" PHYSICAL="bus2_sbus_addr"/>
            <PORTMAP LOGICAL="sbus_rd" PHYSICAL="bus2_sbus_rd"/>
            <PORTMAP LOGICAL="sbus_wdata" PHYSICAL="bus2_sbus_wdata"/>
            <PORTMAP LOGICAL="sbus_we" PHYSICAL="bus2_sbus_we"/>
            <PORTMAP LOGICAL="sbus_be" PHYSICAL="bus2_sbus_be"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="sbus3" TYPE="INITIATOR" VLNV="fh-joanneum.local:user:sbus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sbus_ack" PHYSICAL="bus3_sbus_ack"/>
            <PORTMAP LOGICAL="sbus_rdata" PHYSICAL="bus3_sbus_rdata"/>
            <PORTMAP LOGICAL="sbus_addr" PHYSICAL="bus3_sbus_addr"/>
            <PORTMAP LOGICAL="sbus_rd" PHYSICAL="bus3_sbus_rd"/>
            <PORTMAP LOGICAL="sbus_wdata" PHYSICAL="bus3_sbus_wdata"/>
            <PORTMAP LOGICAL="sbus_we" PHYSICAL="bus3_sbus_we"/>
            <PORTMAP LOGICAL="sbus_be" PHYSICAL="bus3_sbus_be"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE BD="system_axi_smc_0" BDTYPE="SBD" COREREVISION="11" DRIVERMODE="CORE" FULLNAME="/axi_smc" HWVERSION="1.0" INSTANCE="axi_smc" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="system_axi_smc_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="1"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_axi_smc_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_s00_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S00_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S00_AXI_awready"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="S00_AXI_wid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S00_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S00_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S00_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_smc_M00_AXI" DATAWIDTH="32" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="18"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE CONFIGURABLE="TRUE" COREREVISION="6" FULLNAME="/processing_system7_0" HWVERSION="5.5" INSTANCE="processing_system7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODTYPE="processing_system7" VLNV="xilinx.com:ip:processing_system7:5.5">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=processing_system7;v=v5_3;d=pg082-processing-system7.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="C_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="C_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="C_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="C_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="C_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="C_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="C_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="C_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="C_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="C_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="C_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="C_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="C_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="C_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="C_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_DDR_RAM_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="PCW_DDR_RAM_HIGHADDR" VALUE="0x1FFFFFFF"/>
        <PARAMETER NAME="PCW_UART0_BASEADDR" VALUE="0xE0000000"/>
        <PARAMETER NAME="PCW_UART0_HIGHADDR" VALUE="0xE0000FFF"/>
        <PARAMETER NAME="PCW_UART1_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="PCW_UART1_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="PCW_I2C0_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="PCW_I2C0_HIGHADDR" VALUE="0xE0004FFF"/>
        <PARAMETER NAME="PCW_I2C1_BASEADDR" VALUE="0xE0005000"/>
        <PARAMETER NAME="PCW_I2C1_HIGHADDR" VALUE="0xE0005FFF"/>
        <PARAMETER NAME="PCW_SPI0_BASEADDR" VALUE="0xE0006000"/>
        <PARAMETER NAME="PCW_SPI0_HIGHADDR" VALUE="0xE0006FFF"/>
        <PARAMETER NAME="PCW_SPI1_BASEADDR" VALUE="0xE0007000"/>
        <PARAMETER NAME="PCW_SPI1_HIGHADDR" VALUE="0xE0007FFF"/>
        <PARAMETER NAME="PCW_CAN0_BASEADDR" VALUE="0xE0008000"/>
        <PARAMETER NAME="PCW_CAN0_HIGHADDR" VALUE="0xE0008FFF"/>
        <PARAMETER NAME="PCW_CAN1_BASEADDR" VALUE="0xE0009000"/>
        <PARAMETER NAME="PCW_CAN1_HIGHADDR" VALUE="0xE0009FFF"/>
        <PARAMETER NAME="PCW_GPIO_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="PCW_GPIO_HIGHADDR" VALUE="0xE000AFFF"/>
        <PARAMETER NAME="PCW_ENET0_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="PCW_ENET0_HIGHADDR" VALUE="0xE000BFFF"/>
        <PARAMETER NAME="PCW_ENET1_BASEADDR" VALUE="0xE000C000"/>
        <PARAMETER NAME="PCW_ENET1_HIGHADDR" VALUE="0xE000CFFF"/>
        <PARAMETER NAME="PCW_SDIO0_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="PCW_SDIO0_HIGHADDR" VALUE="0xE0100FFF"/>
        <PARAMETER NAME="PCW_SDIO1_BASEADDR" VALUE="0xE0101000"/>
        <PARAMETER NAME="PCW_SDIO1_HIGHADDR" VALUE="0xE0101FFF"/>
        <PARAMETER NAME="PCW_USB0_BASEADDR" VALUE="0xE0102000"/>
        <PARAMETER NAME="PCW_USB0_HIGHADDR" VALUE="0xE0102fff"/>
        <PARAMETER NAME="PCW_USB1_BASEADDR" VALUE="0xE0103000"/>
        <PARAMETER NAME="PCW_USB1_HIGHADDR" VALUE="0xE0103fff"/>
        <PARAMETER NAME="PCW_TTC0_BASEADDR" VALUE="0xE0104000"/>
        <PARAMETER NAME="PCW_TTC0_HIGHADDR" VALUE="0xE0104fff"/>
        <PARAMETER NAME="PCW_TTC1_BASEADDR" VALUE="0xE0105000"/>
        <PARAMETER NAME="PCW_TTC1_HIGHADDR" VALUE="0xE0105fff"/>
        <PARAMETER NAME="PCW_FCLK_CLK0_BUF" VALUE="TRUE"/>
        <PARAMETER NAME="PCW_FCLK_CLK1_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK2_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_FCLK_CLK3_BUF" VALUE="FALSE"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_FREQ_MHZ" VALUE="525"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BANK_ADDR_COUNT" VALUE="3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ROW_ADDR_COUNT" VALUE="14"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_COL_ADDR_COUNT" VALUE="10"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CL" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CWL" VALUE="6"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RCD" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RP" VALUE="7"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RC" VALUE="48.75"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_RAS_MIN" VALUE="35.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_T_FAW" VALUE="40.0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_AL" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.073"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.034"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.03"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.082"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY0" VALUE="0.176"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY1" VALUE="0.159"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY2" VALUE="0.162"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BOARD_DELAY3" VALUE="0.187"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH" VALUE="101.239"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH" VALUE="79.5025"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH" VALUE="60.536"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH" VALUE="71.7715"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH" VALUE="104.5365"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH" VALUE="70.676"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH" VALUE="59.1615"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH" VALUE="81.319"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH" VALUE="54.563"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY" VALUE="160"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0" VALUE="-0.047"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1" VALUE="-0.025"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2" VALUE="-0.006"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3" VALUE="-0.017"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY0" VALUE="0.080"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY1" VALUE="0.063"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY2" VALUE="0.057"/>
        <PARAMETER NAME="PCW_PACKAGE_DDR_BOARD_DELAY3" VALUE="0.068"/>
        <PARAMETER NAME="PCW_CPU_CPU_6X4X_MAX_RANGE" VALUE="667"/>
        <PARAMETER NAME="PCW_CRYSTAL_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_APU_PERIPHERAL_FREQMHZ" VALUE="650"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_FREQMHZ" VALUE="10.159"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666666"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_FREQMHZ" VALUE="-1"/>
        <PARAMETER NAME="PCW_I2C_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="133.333333"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_FREQMHZ" VALUE="200"/>
        <PARAMETER NAME="PCW_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_FPGA1_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA2_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_FPGA3_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_APU_PERIPHERAL_FREQMHZ" VALUE="650.000000"/>
        <PARAMETER NAME="PCW_UIPARAM_ACT_DDR_FREQ_MHZ" VALUE="525.000000"/>
        <PARAMETER NAME="PCW_ACT_DCI_PERIPHERAL_FREQMHZ" VALUE="10.096154"/>
        <PARAMETER NAME="PCW_ACT_QSPI_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_SMC_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET0_PERIPHERAL_FREQMHZ" VALUE="125.000000"/>
        <PARAMETER NAME="PCW_ACT_ENET1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_USB0_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_USB1_PERIPHERAL_FREQMHZ" VALUE="60"/>
        <PARAMETER NAME="PCW_ACT_SDIO_PERIPHERAL_FREQMHZ" VALUE="50.000000"/>
        <PARAMETER NAME="PCW_ACT_UART_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_SPI_PERIPHERAL_FREQMHZ" VALUE="166.666672"/>
        <PARAMETER NAME="PCW_ACT_CAN_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_CAN0_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_CAN1_PERIPHERAL_FREQMHZ" VALUE="23.8095"/>
        <PARAMETER NAME="PCW_ACT_I2C_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_WDT_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC_PERIPHERAL_FREQMHZ" VALUE="50"/>
        <PARAMETER NAME="PCW_ACT_PCAP_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_TPIU_PERIPHERAL_FREQMHZ" VALUE="200.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ" VALUE="100.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ" VALUE="10.000000"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ" VALUE="108.333336"/>
        <PARAMETER NAME="PCW_CLK0_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="PCW_CLK1_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK2_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_CLK3_FREQ" VALUE="10000000"/>
        <PARAMETER NAME="PCW_OVERRIDE_BASIC_CLOCK" VALUE="0"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_DIVISOR0" VALUE="2"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_DIVISOR0" VALUE="20"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_DIVISOR0" VALUE="10"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_DIVISOR0" VALUE="6"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR0" VALUE="8"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_DIVISOR1" VALUE="1"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR0" VALUE="52"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_DIVISOR1" VALUE="2"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_DIVISOR0" VALUE="5"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_DIVISOR0" VALUE="1"/>
        <PARAMETER NAME="PCW_ARMPLL_CTRL_FBDIV" VALUE="26"/>
        <PARAMETER NAME="PCW_IOPLL_CTRL_FBDIV" VALUE="20"/>
        <PARAMETER NAME="PCW_DDRPLL_CTRL_FBDIV" VALUE="21"/>
        <PARAMETER NAME="PCW_CPU_CPU_PLL_FREQMHZ" VALUE="1300.000"/>
        <PARAMETER NAME="PCW_IO_IO_PLL_FREQMHZ" VALUE="1000.000"/>
        <PARAMETER NAME="PCW_DDR_DDR_PLL_FREQMHZ" VALUE="1050.000"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_VALID" VALUE="0"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_VALID" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PTP_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_GPIO" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_CD_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WP_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_EMIO_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_AXI_NONSECURE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP0" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_M_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_GP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_ACP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_S_AXI_HP3" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_FREQMHZ" VALUE="100"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_FREQMHZ" VALUE="10"/>
        <PARAMETER NAME="PCW_USE_DMA0" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA1" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA2" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DMA3" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_PIPELINE_WIDTH" VALUE="8"/>
        <PARAMETER NAME="PCW_INCLUDE_TRACE_BUFFER" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_FIFO_SIZE" VALUE="128"/>
        <PARAMETER NAME="PCW_USE_TRACE_DATA_EDGE_DETECTOR" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_BUFFER_CLOCK_DELAY" VALUE="12"/>
        <PARAMETER NAME="PCW_USE_CROSS_TRIGGER" VALUE="0"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_IN3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT0" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT1" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT2" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_FTM_CTI_OUT3" VALUE="DISABLED"/>
        <PARAMETER NAME="PCW_USE_DEBUG" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CR_FABRIC" VALUE="1"/>
        <PARAMETER NAME="PCW_USE_AXI_FABRIC_IDLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DDR_BYPASS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_FABRIC_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PROC_EVENT_BUS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_IOP" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_HIGH_OCM" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_EXPANDED_PS_SLCR_REGISTERS" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_CORESIGHT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_EMIO_SRAM_INT" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_GP0_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP0_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_WRITE_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_GP1_NUM_READ_THREADS" VALUE="4"/>
        <PARAMETER NAME="PCW_UART0_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_UART1_BAUD_RATE" VALUE="115200"/>
        <PARAMETER NAME="PCW_EN_4K_TIMER" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP0_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_ENABLE_STATIC_REMAP" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_SUPPORT_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="PCW_M_AXI_GP1_THREAD_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PCW_S_AXI_GP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_GP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ID_WIDTH" VALUE="3"/>
        <PARAMETER NAME="PCW_INCLUDE_ACP_TRANS_CHECK" VALUE="0"/>
        <PARAMETER NAME="PCW_USE_DEFAULT_ACP_USER_VAL" VALUE="0"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_ARUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_ACP_AWUSER_VAL" VALUE="31"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP0_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP1_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP2_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_ID_WIDTH" VALUE="6"/>
        <PARAMETER NAME="PCW_S_AXI_HP3_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="PCW_NUM_F2P_INTR_INPUTS" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_DDR" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SMC" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_QSPI" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CAN0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CAN1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_ENET0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_ENET1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_GPIO" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_I2C1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_PJTAG" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SDIO0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SDIO1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_SPI0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_SPI1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_UART1" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART0" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_MODEM_UART1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TTC0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_TTC1" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_WDT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_TRACE" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_USB0" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_USB1" VALUE="0"/>
        <PARAMETER NAME="PCW_DQ_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCW_DQS_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_DM_WIDTH" VALUE="4"/>
        <PARAMETER NAME="PCW_MIO_PRIMITIVE" VALUE="54"/>
        <PARAMETER NAME="PCW_EN_CLK0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_CLK1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLK3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST0_PORT" VALUE="1"/>
        <PARAMETER NAME="PCW_EN_RST1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_RST3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG0_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG1_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG2_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_EN_CLKTRIG3_PORT" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC_ABORT_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC2_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC3_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC4_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC5_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC6_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_DMAC7_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SMC_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_QSPI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CTI_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_GPIO_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN0_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_USB1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_ENET1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SDIO1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_I2C1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_SPI1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_UART1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_P2F_CAN1_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="PCW_CORE0_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE0_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_FIQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_CORE1_IRQ_INTR" VALUE="0"/>
        <PARAMETER NAME="PCW_VALUE_SILVERSION" VALUE="3"/>
        <PARAMETER NAME="PCW_GP0_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_GP1_EN_MODIFIABLE_TXN" VALUE="1"/>
        <PARAMETER NAME="PCW_IMPORT_BOARD_PRESET" VALUE="None"/>
        <PARAMETER NAME="PCW_PERIPHERAL_BOARD_PRESET" VALUE="part0"/>
        <PARAMETER NAME="PCW_PRESET_BANK0_VOLTAGE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_PRESET_BANK1_VOLTAGE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ADV_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_MEMORY_TYPE" VALUE="DDR 3"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_ECC" VALUE="Disabled"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BUS_WIDTH" VALUE="32 Bit"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_BL" VALUE="8"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_HIGH_TEMP" VALUE="Normal (0-85)"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_PARTNO" VALUE="MT41K128M16 JT-125"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DRAM_WIDTH" VALUE="16 Bits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_DEVICE_CAPACITY" VALUE="2048 MBits"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_SPEED_BIN" VALUE="DDR3_1066F"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_READ_GATE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_TRAIN_DATA_EYE" VALUE="1"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_CLOCK_STOP_EN" VALUE="0"/>
        <PARAMETER NAME="PCW_UIPARAM_DDR_USE_INTERNAL_VREF" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_WRITEPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_0" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_1" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_2" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PRIORITY_READPORT_3" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DDR_PORT0_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT1_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT2_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_PORT3_HPR_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_DDR_HPRLPR_QUEUE_PARTITION" VALUE="HPR(0)/LPR(32)"/>
        <PARAMETER NAME="PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL" VALUE="15"/>
        <PARAMETER NAME="PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL" VALUE="2"/>
        <PARAMETER NAME="PCW_NAND_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_NAND_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_GRP_D8_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_NOR_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_A25_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_CS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_GRP_SRAM_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_QSPI_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SINGLE_SS_IO" VALUE="MIO 1 .. 6"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SINGLE_QSPI_DATA_MODE" VALUE="x4"/>
        <PARAMETER NAME="PCW_DUAL_STACK_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_DUAL_PARALLEL_QSPI_DATA_MODE" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_QSPI_GRP_IO1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_QSPI_GRP_FBCLK_IO" VALUE="MIO 8"/>
        <PARAMETER NAME="PCW_QSPI_INTERNAL_HIGHADDRESS" VALUE="0xFCFFFFFF"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_ENET0_IO" VALUE="MIO 16 .. 27"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET0_GRP_MDIO_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_ENET_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_ENET_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_ENET0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_ENET1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_GRP_MDIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_ENET1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_ENET1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_SD0_IO" VALUE="MIO 40 .. 45"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_CD_IO" VALUE="MIO 47"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SD0_GRP_WP_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD0_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_SD1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_CD_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_WP_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SD1_GRP_POW_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_UART0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART0_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_UART1_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_UART1_UART1_IO" VALUE="MIO 48 .. 49"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_UART1_GRP_FULL_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_SPI0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS1_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_SPI0_GRP_SS2_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_SPI1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_SPI1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_SPI1_GRP_SS2_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_CAN0_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN0_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_CAN1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_CAN1_GRP_CLK_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_TRACE_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_2BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_4BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_8BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_16BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TRACE_GRP_32BIT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TRACE_INTERNAL_WIDTH" VALUE="2"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_WDT_WDT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_TTC0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_TTC0_TTC0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_TTC1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_TTC1_TTC1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_PJTAG_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_PJTAG_PJTAG_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_USB0_IO" VALUE="MIO 28 .. 39"/>
        <PARAMETER NAME="PCW_USB_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_USB0_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_USB0_RESET_IO" VALUE="MIO 46"/>
        <PARAMETER NAME="PCW_USB1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_USB1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_USB1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_USB1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C0_PERIPHERAL_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_I2C0_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C0_GRP_INT_IO" VALUE="EMIO"/>
        <PARAMETER NAME="PCW_I2C0_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C0_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_I2C1_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_GRP_INT_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_I2C_RESET_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_I2C_RESET_SELECT" VALUE="Share reset pin"/>
        <PARAMETER NAME="PCW_I2C1_RESET_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_I2C1_RESET_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_GPIO_PERIPHERAL_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_GPIO_MIO_GPIO_IO" VALUE="MIO"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_GPIO_EMIO_GPIO_IO" VALUE="&lt;Select>"/>
        <PARAMETER NAME="PCW_APU_CLK_RATIO_ENABLE" VALUE="6:2:1"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_FREQMHZ" VALUE="1000 Mbps"/>
        <PARAMETER NAME="PCW_CPU_PERIPHERAL_CLKSRC" VALUE="ARM PLL"/>
        <PARAMETER NAME="PCW_DDR_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_SMC_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_QSPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SDIO_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_UART_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_SPI_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK2_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_FCLK3_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET0_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_ENET1_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_CAN0_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_CAN1_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TPIU_PERIPHERAL_CLKSRC" VALUE="External"/>
        <PARAMETER NAME="PCW_TTC0_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC0_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK0_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK1_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_TTC1_CLK2_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_WDT_PERIPHERAL_CLKSRC" VALUE="CPU_1X"/>
        <PARAMETER NAME="PCW_DCI_PERIPHERAL_CLKSRC" VALUE="DDR PLL"/>
        <PARAMETER NAME="PCW_PCAP_PERIPHERAL_CLKSRC" VALUE="IO PLL"/>
        <PARAMETER NAME="PCW_USB_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_ENET_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_I2C_RESET_POLARITY" VALUE="Active Low"/>
        <PARAMETER NAME="PCW_MIO_0_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_0_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_0_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_0_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_1_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_1_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_1_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_1_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_2_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_2_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_2_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_2_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_3_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_3_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_3_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_3_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_4_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_4_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_4_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_4_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_5_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_5_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_5_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_5_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_6_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_6_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_6_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_6_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_7_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_7_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_7_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_7_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_8_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_8_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_8_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_8_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_9_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_9_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_9_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_9_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_10_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_10_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_10_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_10_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_11_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_11_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_11_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_11_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_12_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_12_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_12_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_12_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_13_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_13_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_13_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_13_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_14_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_14_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_14_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_14_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_15_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_15_IOTYPE" VALUE="LVCMOS 3.3V"/>
        <PARAMETER NAME="PCW_MIO_15_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_15_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_16_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_16_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_16_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_16_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_17_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_17_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_17_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_17_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_18_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_18_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_18_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_18_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_19_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_19_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_19_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_19_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_20_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_20_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_20_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_20_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_21_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_21_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_21_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_21_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_22_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_22_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_22_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_22_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_23_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_23_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_23_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_23_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_24_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_24_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_24_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_24_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_25_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_25_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_25_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_25_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_26_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_26_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_26_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_26_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_27_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_27_IOTYPE" VALUE="HSTL 1.8V"/>
        <PARAMETER NAME="PCW_MIO_27_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_27_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_28_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_28_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_28_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_28_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_29_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_29_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_29_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_29_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_30_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_30_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_30_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_30_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_31_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_31_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_31_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_31_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_32_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_32_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_32_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_32_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_33_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_33_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_33_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_33_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_34_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_34_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_34_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_34_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_35_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_35_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_35_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_35_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_36_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_36_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_36_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_36_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_37_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_37_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_37_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_37_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_38_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_38_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_38_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_38_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_39_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_39_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_39_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_39_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_40_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_40_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_40_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_40_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_41_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_41_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_41_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_41_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_42_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_42_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_42_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_42_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_43_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_43_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_43_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_43_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_44_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_44_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_44_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_44_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_45_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_45_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_45_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_45_SLEW" VALUE="fast"/>
        <PARAMETER NAME="PCW_MIO_46_PULLUP" VALUE="enabled"/>
        <PARAMETER NAME="PCW_MIO_46_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_46_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_46_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_47_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_47_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_47_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_47_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_48_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_48_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_48_DIRECTION" VALUE="out"/>
        <PARAMETER NAME="PCW_MIO_48_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_49_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_49_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_49_DIRECTION" VALUE="in"/>
        <PARAMETER NAME="PCW_MIO_49_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_50_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_50_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_50_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_50_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_51_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_51_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_51_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_51_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_52_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_52_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_52_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_52_SLEW" VALUE="slow"/>
        <PARAMETER NAME="PCW_MIO_53_PULLUP" VALUE="disabled"/>
        <PARAMETER NAME="PCW_MIO_53_IOTYPE" VALUE="LVCMOS 1.8V"/>
        <PARAMETER NAME="PCW_MIO_53_DIRECTION" VALUE="inout"/>
        <PARAMETER NAME="PCW_MIO_53_SLEW" VALUE="slow"/>
        <PARAMETER NAME="preset" VALUE="None"/>
        <PARAMETER NAME="PCW_UIPARAM_GENERATE_SUMMARY" VALUE="NA"/>
        <PARAMETER NAME="PCW_MIO_TREE_PERIPHERALS" VALUE="GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#GPIO#GPIO"/>
        <PARAMETER NAME="PCW_MIO_TREE_SIGNALS" VALUE="gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#gpio[52]#gpio[53]"/>
        <PARAMETER NAME="PCW_PS7_SI_REV" VALUE="PRODUCTION"/>
        <PARAMETER NAME="PCW_FPGA_FCLK0_ENABLE" VALUE="1"/>
        <PARAMETER NAME="PCW_FPGA_FCLK1_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK2_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_FPGA_FCLK3_ENABLE" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_SRAM_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS0_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_TR" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_PC" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_CEOE" VALUE="1"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_NOR_CS1_WE_TIME" VALUE="0"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_AR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_CLR" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WP" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_REA" VALUE="1"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_WC" VALUE="11"/>
        <PARAMETER NAME="PCW_NAND_CYCLES_T_RC" VALUE="11"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T0" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T1" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T2" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T3" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T4" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T5" VALUE="NA"/>
        <PARAMETER NAME="PCW_SMC_CYCLE_T6" VALUE="NA"/>
        <PARAMETER NAME="PCW_PACKAGE_NAME" VALUE="clg400"/>
        <PARAMETER NAME="PCW_PLL_BYPASSMODE_ENABLE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="system_processing_system7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ENET0_MDIO_MDC" SIGIS="clk"/>
        <PORT DIR="O" NAME="ENET0_MDIO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_MDIO_I" SIGIS="undef"/>
        <PORT DIR="I" NAME="I2C0_SDA_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="I2C0_SDA_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="I2C0_SDA_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="I2C0_SCL_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="I2C0_SCL_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="I2C0_SCL_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SDIO0_WP" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SCLK_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SCLK_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MOSI_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MOSI_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_MISO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_MISO_T" SIGIS="undef"/>
        <PORT DIR="I" NAME="SPI0_SS_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS1_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS2_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="SPI0_SS_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE0_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE1_OUT" SIGIS="undef"/>
        <PORT DIR="O" NAME="TTC0_WAVE2_OUT" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="USB0_PORT_INDCTL" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="USB0_VBUS_PWRSELECT" SIGIS="undef"/>
        <PORT DIR="I" NAME="USB0_VBUS_PWRFAULT" SIGIS="undef"/>
        <PORT DIR="O" NAME="M_AXI_GP0_ARVALID" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_AWVALID" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_BREADY" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_RREADY" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WLAST" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_GP0_WVALID" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_ARID" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_AWID" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M_AXI_GP0_WID" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_ARLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M_AXI_GP0_AWLOCK" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M_AXI_GP0_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M_AXI_GP0_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_ARQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_AWQOS" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M_AXI_GP0_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M_AXI_GP0_ACLK" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_ARREADY" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_AWREADY" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_BVALID" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RLAST" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_RVALID" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_GP0_WREADY" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_BID" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M_AXI_GP0_RID" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M_AXI_GP0_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M_AXI_GP0_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="axi_smc_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_smc" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK_CLK0" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="axi_smc" PORT="aclk"/>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_aclk"/>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="FCLK_RESET0_N" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="ext_reset_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="MIO" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_MIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CKE" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CKE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk_n" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_Clk" SIGIS="clk" SIGNAME="processing_system7_0_DDR_Clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_CS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_CS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_DRSTB" SIGIS="rst" SIGNAME="processing_system7_0_DDR_DRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ODT" SIGIS="undef" SIGNAME="processing_system7_0_DDR_ODT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_RAS_n" SIGIS="undef" SIGNAME="processing_system7_0_DDR_RAS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_WEB" SIGIS="undef" SIGNAME="processing_system7_0_DDR_WEB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_BankAddr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_BankAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="14" NAME="DDR_Addr" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_Addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRN" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_VRP" SIGIS="undef" SIGNAME="processing_system7_0_DDR_VRP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DM" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_DQ" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS_n" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_DQS" RIGHT="0" SIGIS="undef" SIGNAME="processing_system7_0_DDR_DQS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="DDR_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_SRSTB" SIGIS="undef" SIGNAME="processing_system7_0_PS_SRSTB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_CLK" SIGIS="undef" SIGNAME="processing_system7_0_PS_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="PS_PORB" SIGIS="undef" SIGNAME="processing_system7_0_PS_PORB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="FIXED_IO_ps_porb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="MDIO_ETHERNET_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:mdio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MDC" PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP LOGICAL="MDIO_O" PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP LOGICAL="MDIO_T" PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP LOGICAL="MDIO_I" PHYSICAL="ENET0_MDIO_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_CAS_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_CKE"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_Clk_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_Clk"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_CS_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_DRSTB"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_ODT"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_RAS_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_WEB"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_BankAddr"/>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_Addr"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_DM"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_DQ"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_DQS_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_DQS"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="MIO" PHYSICAL="MIO"/>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="DDR_VRN"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="DDR_VRP"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="PS_SRSTB"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="PS_CLK"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="PS_PORB"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="IIC_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:iic:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SDA_I" PHYSICAL="I2C0_SDA_I"/>
            <PORTMAP LOGICAL="SDA_O" PHYSICAL="I2C0_SDA_O"/>
            <PORTMAP LOGICAL="SDA_T" PHYSICAL="I2C0_SDA_T"/>
            <PORTMAP LOGICAL="SCL_I" PHYSICAL="I2C0_SCL_I"/>
            <PORTMAP LOGICAL="SCL_O" PHYSICAL="I2C0_SCL_O"/>
            <PORTMAP LOGICAL="SCL_T" PHYSICAL="I2C0_SCL_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SPI_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:spi:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="SCK_I" PHYSICAL="SPI0_SCLK_I"/>
            <PORTMAP LOGICAL="SCK_O" PHYSICAL="SPI0_SCLK_O"/>
            <PORTMAP LOGICAL="SCK_T" PHYSICAL="SPI0_SCLK_T"/>
            <PORTMAP LOGICAL="IO0_I" PHYSICAL="SPI0_MOSI_I"/>
            <PORTMAP LOGICAL="IO0_O" PHYSICAL="SPI0_MOSI_O"/>
            <PORTMAP LOGICAL="IO0_T" PHYSICAL="SPI0_MOSI_T"/>
            <PORTMAP LOGICAL="IO1_I" PHYSICAL="SPI0_MISO_I"/>
            <PORTMAP LOGICAL="IO1_O" PHYSICAL="SPI0_MISO_O"/>
            <PORTMAP LOGICAL="IO1_T" PHYSICAL="SPI0_MISO_T"/>
            <PORTMAP LOGICAL="SS_I" PHYSICAL="SPI0_SS_I"/>
            <PORTMAP LOGICAL="SS_O" PHYSICAL="SPI0_SS_O"/>
            <PORTMAP LOGICAL="SS1_O" PHYSICAL="SPI0_SS1_O"/>
            <PORTMAP LOGICAL="SS2_O" PHYSICAL="SPI0_SS2_O"/>
            <PORTMAP LOGICAL="SS_T" PHYSICAL="SPI0_SS_T"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="SDIO_0" TYPE="INITIATOR" VLNV="xilinx.com:interface:sdio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="WP" PHYSICAL="SDIO0_WP"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="USBIND_0" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:usbctrl:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PORT_INDCTL" PHYSICAL="USB0_PORT_INDCTL"/>
            <PORTMAP LOGICAL="VBUS_PWRSELECT" PHYSICAL="USB0_VBUS_PWRSELECT"/>
            <PORTMAP LOGICAL="VBUS_PWRFAULT" PHYSICAL="USB0_VBUS_PWRFAULT"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="processing_system7_0_M_AXI_GP0" DATAWIDTH="32" NAME="M_AXI_GP0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="8"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI3"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="system_processing_system7_0_0_FCLK_CLK0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="4"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="4"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP LOGICAL="WID" PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="axi_sbus_bridge_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_GP0" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s00_axi"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_sbus_bridge_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="13" FULLNAME="/rst_ps7_0_100M" HWVERSION="5.0" INSTANCE="rst_ps7_0_100M" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="system_rst_ps7_0_100M_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="processing_system7_0_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sbus_awfg_0" PORT="reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="s00_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_smc" PORT="aresetn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="6" FULLNAME="/sbus_awfg_0" HWVERSION="1.0" INSTANCE="sbus_awfg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sbus_awfg" VLNV="fh-joanneum.local:user:sbus_awfg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_SLV_ADDR_BASE" VALUE="0x4000"/>
        <PARAMETER NAME="C_SLV_ADDR_RANGE" VALUE="0x0010"/>
        <PARAMETER NAME="C_CORE_CLK_FREQUENCY" VALUE="100000000"/>
        <PARAMETER NAME="simulation_g" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="system_sbus_awfg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="buttons" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_buttons">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="buttons"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="processing_system7_0_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="processing_system7_0" PORT="FCLK_CLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="rst_ps7_0_100M_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rst_ps7_0_100M" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rxd" SIGIS="undef" SIGNAME="External_Ports_uart_rxd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_rxd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sbus_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sbus_be" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_be">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_be"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sbus_rd" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sbus_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sbus_we" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="sliders" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_sliders">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sliders"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sclk" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="dac_dual_dac_sclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sdin0" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sdin0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="dac_dual_dac_sdin0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sdin1" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sdin1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="dac_dual_dac_sdin1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dac_sync" SIGIS="undef" SIGNAME="sbus_awfg_0_dac_sync">
          <CONNECTIONS>
            <CONNECTION INSTANCE="system_imp" PORT="dac_dual_dac_sync"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="leds" RIGHT="0" SIGIS="undef" SIGNAME="sbus_awfg_0_leds">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="leds"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pmod_jc" RIGHT="0" SIGIS="undef" SIGNAME="sbus_awfg_0_pmod_jc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pmod_jc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sbus_ack" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_ack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_ack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sbus_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_sbus_bridge_0_bus0_sbus_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_sbus_bridge_0" PORT="bus0_sbus_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="txd" SIGIS="undef" SIGNAME="sbus_awfg_0_txd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="uart_txd"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="sbus_awfg_0_dac_dual" NAME="dac_dual" TYPE="INITIATOR" VLNV="fh-joanneum.local:user:dac_dual:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="dac_sclk" PHYSICAL="dac_sclk"/>
            <PORTMAP LOGICAL="dac_sdin0" PHYSICAL="dac_sdin0"/>
            <PORTMAP LOGICAL="dac_sdin1" PHYSICAL="dac_sdin1"/>
            <PORTMAP LOGICAL="dac_sync" PHYSICAL="dac_sync"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_sbus_bridge_0_sbus0" NAME="sbus_slv" TYPE="TARGET" VLNV="fh-joanneum.local:user:sbus:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sbus_ack" PHYSICAL="sbus_ack"/>
            <PORTMAP LOGICAL="sbus_rdata" PHYSICAL="sbus_rdata"/>
            <PORTMAP LOGICAL="sbus_addr" PHYSICAL="sbus_addr"/>
            <PORTMAP LOGICAL="sbus_rd" PHYSICAL="sbus_rd"/>
            <PORTMAP LOGICAL="sbus_wdata" PHYSICAL="sbus_wdata"/>
            <PORTMAP LOGICAL="sbus_we" PHYSICAL="sbus_we"/>
            <PORTMAP LOGICAL="sbus_be" PHYSICAL="sbus_be"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="dac" TYPE="TARGET" VLNV="fh-joanneum.local:user:seg7:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="sclk" PHYSICAL="dac_sclk"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
