
XJ_Overhead_Console.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000496c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004b0c  08004b0c  00005b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b7c  08004b7c  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  08004b7c  08004b7c  00005b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b84  08004b84  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b84  08004b84  00005b84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b88  08004b88  00005b88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004b8c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000035c  20000068  08004bf4  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003c4  08004bf4  000063c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011bff  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e6a  00000000  00000000  00017c97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001038  00000000  00000000  0001ab08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c7f  00000000  00000000  0001bb40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019efc  00000000  00000000  0001c7bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000167e9  00000000  00000000  000366bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d5f6  00000000  00000000  0004cea4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea49a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004bbc  00000000  00000000  000ea4e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000ef09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004af4 	.word	0x08004af4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004af4 	.word	0x08004af4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000576:	463b      	mov	r3, r7
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
 800057c:	605a      	str	r2, [r3, #4]
 800057e:	609a      	str	r2, [r3, #8]
 8000580:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000582:	4b21      	ldr	r3, [pc, #132]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000584:	4a21      	ldr	r2, [pc, #132]	@ (800060c <MX_ADC1_Init+0x9c>)
 8000586:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000588:	4b1f      	ldr	r3, [pc, #124]	@ (8000608 <MX_ADC1_Init+0x98>)
 800058a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800058e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000590:	4b1d      	ldr	r3, [pc, #116]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000592:	2200      	movs	r2, #0
 8000594:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000596:	4b1c      	ldr	r3, [pc, #112]	@ (8000608 <MX_ADC1_Init+0x98>)
 8000598:	2200      	movs	r2, #0
 800059a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800059c:	4b1a      	ldr	r3, [pc, #104]	@ (8000608 <MX_ADC1_Init+0x98>)
 800059e:	2200      	movs	r2, #0
 80005a0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005a2:	4b19      	ldr	r3, [pc, #100]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005aa:	4b17      	ldr	r3, [pc, #92]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005b0:	4b15      	ldr	r3, [pc, #84]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005b2:	4a17      	ldr	r2, [pc, #92]	@ (8000610 <MX_ADC1_Init+0xa0>)
 80005b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005b6:	4b14      	ldr	r3, [pc, #80]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80005bc:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005be:	2201      	movs	r2, #1
 80005c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80005c2:	4b11      	ldr	r3, [pc, #68]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005ca:	4b0f      	ldr	r3, [pc, #60]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d0:	480d      	ldr	r0, [pc, #52]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005d2:	f000 ff15 	bl	8001400 <HAL_ADC_Init>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80005dc:	f000 fb1c 	bl	8000c18 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80005e0:	2306      	movs	r3, #6
 80005e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80005e4:	2301      	movs	r3, #1
 80005e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005ec:	463b      	mov	r3, r7
 80005ee:	4619      	mov	r1, r3
 80005f0:	4805      	ldr	r0, [pc, #20]	@ (8000608 <MX_ADC1_Init+0x98>)
 80005f2:	f000 ff49 	bl	8001488 <HAL_ADC_ConfigChannel>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80005fc:	f000 fb0c 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	20000084 	.word	0x20000084
 800060c:	40012000 	.word	0x40012000
 8000610:	0f000001 	.word	0x0f000001

08000614 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800061c:	f107 0314 	add.w	r3, r7, #20
 8000620:	2200      	movs	r2, #0
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	605a      	str	r2, [r3, #4]
 8000626:	609a      	str	r2, [r3, #8]
 8000628:	60da      	str	r2, [r3, #12]
 800062a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	4a24      	ldr	r2, [pc, #144]	@ (80006c4 <HAL_ADC_MspInit+0xb0>)
 8000632:	4293      	cmp	r3, r2
 8000634:	d141      	bne.n	80006ba <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 800063c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800063e:	4a22      	ldr	r2, [pc, #136]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000644:	6453      	str	r3, [r2, #68]	@ 0x44
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800064a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800064e:	613b      	str	r3, [r7, #16]
 8000650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
 8000656:	4b1c      	ldr	r3, [pc, #112]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	4a1b      	ldr	r2, [pc, #108]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 800065c:	f043 0301 	orr.w	r3, r3, #1
 8000660:	6313      	str	r3, [r2, #48]	@ 0x30
 8000662:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000664:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000666:	f003 0301 	and.w	r3, r3, #1
 800066a:	60fb      	str	r3, [r7, #12]
 800066c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	4b15      	ldr	r3, [pc, #84]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000676:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000678:	f043 0304 	orr.w	r3, r3, #4
 800067c:	6313      	str	r3, [r2, #48]	@ 0x30
 800067e:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <HAL_ADC_MspInit+0xb4>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000682:	f003 0304 	and.w	r3, r3, #4
 8000686:	60bb      	str	r3, [r7, #8]
 8000688:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800068a:	23c0      	movs	r3, #192	@ 0xc0
 800068c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800068e:	2303      	movs	r3, #3
 8000690:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000692:	2300      	movs	r3, #0
 8000694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	480b      	ldr	r0, [pc, #44]	@ (80006cc <HAL_ADC_MspInit+0xb8>)
 800069e:	f001 f9f7 	bl	8001a90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SystemVoltage_Pin|AnalogIn2_Pin;
 80006a2:	2330      	movs	r3, #48	@ 0x30
 80006a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006a6:	2303      	movs	r3, #3
 80006a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ae:	f107 0314 	add.w	r3, r7, #20
 80006b2:	4619      	mov	r1, r3
 80006b4:	4806      	ldr	r0, [pc, #24]	@ (80006d0 <HAL_ADC_MspInit+0xbc>)
 80006b6:	f001 f9eb 	bl	8001a90 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ba:	bf00      	nop
 80006bc:	3728      	adds	r7, #40	@ 0x28
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40020000 	.word	0x40020000
 80006d0:	40020800 	.word	0x40020800

080006d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	4b52      	ldr	r3, [pc, #328]	@ (8000838 <MX_GPIO_Init+0x164>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	4a51      	ldr	r2, [pc, #324]	@ (8000838 <MX_GPIO_Init+0x164>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fa:	4b4f      	ldr	r3, [pc, #316]	@ (8000838 <MX_GPIO_Init+0x164>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	f003 0304 	and.w	r3, r3, #4
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	4b4b      	ldr	r3, [pc, #300]	@ (8000838 <MX_GPIO_Init+0x164>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4a4a      	ldr	r2, [pc, #296]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000710:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b48      	ldr	r3, [pc, #288]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4b44      	ldr	r3, [pc, #272]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	4a43      	ldr	r2, [pc, #268]	@ (8000838 <MX_GPIO_Init+0x164>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6313      	str	r3, [r2, #48]	@ 0x30
 8000732:	4b41      	ldr	r3, [pc, #260]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b3d      	ldr	r3, [pc, #244]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a3c      	ldr	r2, [pc, #240]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000748:	f043 0302 	orr.w	r3, r3, #2
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b3a      	ldr	r3, [pc, #232]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b36      	ldr	r3, [pc, #216]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a35      	ldr	r2, [pc, #212]	@ (8000838 <MX_GPIO_Init+0x164>)
 8000764:	f043 0308 	orr.w	r3, r3, #8
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b33      	ldr	r3, [pc, #204]	@ (8000838 <MX_GPIO_Init+0x164>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0308 	and.w	r3, r3, #8
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 51c1 	mov.w	r1, #6176	@ 0x1820
 800077c:	482f      	ldr	r0, [pc, #188]	@ (800083c <MX_GPIO_Init+0x168>)
 800077e:	f001 fb0b 	bl	8001d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Piezo_GPIO_Port, Piezo_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2110      	movs	r1, #16
 8000786:	482e      	ldr	r0, [pc, #184]	@ (8000840 <MX_GPIO_Init+0x16c>)
 8000788:	f001 fb06 	bl	8001d98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800078c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000792:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000796:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800079c:	f107 0314 	add.w	r3, r7, #20
 80007a0:	4619      	mov	r1, r3
 80007a2:	4828      	ldr	r0, [pc, #160]	@ (8000844 <MX_GPIO_Init+0x170>)
 80007a4:	f001 f974 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|LED2_Pin|LED1_Pin;
 80007a8:	f44f 53c1 	mov.w	r3, #6176	@ 0x1820
 80007ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ae:	2301      	movs	r3, #1
 80007b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	2300      	movs	r3, #0
 80007b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ba:	f107 0314 	add.w	r3, r7, #20
 80007be:	4619      	mov	r1, r3
 80007c0:	481e      	ldr	r0, [pc, #120]	@ (800083c <MX_GPIO_Init+0x168>)
 80007c2:	f001 f965 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button5_Pin;
 80007c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80007ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007cc:	2300      	movs	r3, #0
 80007ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d0:	2301      	movs	r3, #1
 80007d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button5_GPIO_Port, &GPIO_InitStruct);
 80007d4:	f107 0314 	add.w	r3, r7, #20
 80007d8:	4619      	mov	r1, r3
 80007da:	4818      	ldr	r0, [pc, #96]	@ (800083c <MX_GPIO_Init+0x168>)
 80007dc:	f001 f958 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = Button4_Pin|Button3_Pin|Button2_Pin;
 80007e0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80007e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	4813      	ldr	r0, [pc, #76]	@ (8000844 <MX_GPIO_Init+0x170>)
 80007f6:	f001 f94b 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button1_Pin;
 80007fa:	2304      	movs	r3, #4
 80007fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007fe:	2300      	movs	r3, #0
 8000800:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000802:	2301      	movs	r3, #1
 8000804:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 0314 	add.w	r3, r7, #20
 800080a:	4619      	mov	r1, r3
 800080c:	480e      	ldr	r0, [pc, #56]	@ (8000848 <MX_GPIO_Init+0x174>)
 800080e:	f001 f93f 	bl	8001a90 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Piezo_Pin;
 8000812:	2310      	movs	r3, #16
 8000814:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800081e:	2302      	movs	r3, #2
 8000820:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Piezo_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	@ (8000840 <MX_GPIO_Init+0x16c>)
 800082a:	f001 f931 	bl	8001a90 <HAL_GPIO_Init>

}
 800082e:	bf00      	nop
 8000830:	3728      	adds	r7, #40	@ 0x28
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	40023800 	.word	0x40023800
 800083c:	40020000 	.word	0x40020000
 8000840:	40020400 	.word	0x40020400
 8000844:	40020800 	.word	0x40020800
 8000848:	40020c00 	.word	0x40020c00

0800084c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000850:	4b12      	ldr	r3, [pc, #72]	@ (800089c <MX_I2C1_Init+0x50>)
 8000852:	4a13      	ldr	r2, [pc, #76]	@ (80008a0 <MX_I2C1_Init+0x54>)
 8000854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000856:	4b11      	ldr	r3, [pc, #68]	@ (800089c <MX_I2C1_Init+0x50>)
 8000858:	4a12      	ldr	r2, [pc, #72]	@ (80008a4 <MX_I2C1_Init+0x58>)
 800085a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800085c:	4b0f      	ldr	r3, [pc, #60]	@ (800089c <MX_I2C1_Init+0x50>)
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000862:	4b0e      	ldr	r3, [pc, #56]	@ (800089c <MX_I2C1_Init+0x50>)
 8000864:	2200      	movs	r2, #0
 8000866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000868:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <MX_I2C1_Init+0x50>)
 800086a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800086e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000870:	4b0a      	ldr	r3, [pc, #40]	@ (800089c <MX_I2C1_Init+0x50>)
 8000872:	2200      	movs	r2, #0
 8000874:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000876:	4b09      	ldr	r3, [pc, #36]	@ (800089c <MX_I2C1_Init+0x50>)
 8000878:	2200      	movs	r2, #0
 800087a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800087c:	4b07      	ldr	r3, [pc, #28]	@ (800089c <MX_I2C1_Init+0x50>)
 800087e:	2200      	movs	r2, #0
 8000880:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000882:	4b06      	ldr	r3, [pc, #24]	@ (800089c <MX_I2C1_Init+0x50>)
 8000884:	2200      	movs	r2, #0
 8000886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_I2C1_Init+0x50>)
 800088a:	f001 fa9f 	bl	8001dcc <HAL_I2C_Init>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000894:	f000 f9c0 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	200000cc 	.word	0x200000cc
 80008a0:	40005400 	.word	0x40005400
 80008a4:	000186a0 	.word	0x000186a0

080008a8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b08a      	sub	sp, #40	@ 0x28
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a19      	ldr	r2, [pc, #100]	@ (800092c <HAL_I2C_MspInit+0x84>)
 80008c6:	4293      	cmp	r3, r2
 80008c8:	d12b      	bne.n	8000922 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	613b      	str	r3, [r7, #16]
 80008ce:	4b18      	ldr	r3, [pc, #96]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a17      	ldr	r2, [pc, #92]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 80008d4:	f043 0302 	orr.w	r3, r3, #2
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b15      	ldr	r3, [pc, #84]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0302 	and.w	r3, r3, #2
 80008e2:	613b      	str	r3, [r7, #16]
 80008e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008e6:	23c0      	movs	r3, #192	@ 0xc0
 80008e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ea:	2312      	movs	r3, #18
 80008ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ee:	2300      	movs	r3, #0
 80008f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f2:	2303      	movs	r3, #3
 80008f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008f6:	2304      	movs	r3, #4
 80008f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fa:	f107 0314 	add.w	r3, r7, #20
 80008fe:	4619      	mov	r1, r3
 8000900:	480c      	ldr	r0, [pc, #48]	@ (8000934 <HAL_I2C_MspInit+0x8c>)
 8000902:	f001 f8c5 	bl	8001a90 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	60fb      	str	r3, [r7, #12]
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090e:	4a08      	ldr	r2, [pc, #32]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 8000910:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000914:	6413      	str	r3, [r2, #64]	@ 0x40
 8000916:	4b06      	ldr	r3, [pc, #24]	@ (8000930 <HAL_I2C_MspInit+0x88>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800091a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000922:	bf00      	nop
 8000924:	3728      	adds	r7, #40	@ 0x28
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	40005400 	.word	0x40005400
 8000930:	40023800 	.word	0x40023800
 8000934:	40020400 	.word	0x40020400

08000938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800093c:	b096      	sub	sp, #88	@ 0x58
 800093e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000940:	f000 fcc8 	bl	80012d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000944:	f000 f8fa 	bl	8000b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000948:	f7ff fec4 	bl	80006d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800094c:	f000 fb92 	bl	8001074 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000950:	f7ff fe0e 	bl	8000570 <MX_ADC1_Init>
  MX_I2C1_Init();
 8000954:	f7ff ff7a 	bl	800084c <MX_I2C1_Init>
  MX_RTC_Init();
 8000958:	f000 f964 	bl	8000c24 <MX_RTC_Init>
  MX_SPI2_Init();
 800095c:	f000 f9b4 	bl	8000cc8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000960:	f000 fb5e 	bl	8001020 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000964:	f000 fbb0 	bl	80010c8 <MX_USART6_UART_Init>

  /* USER CODE BEGIN 2 */
  // Here we need to use huart2 to set the RTC to the correct time

  // Enable backup domain access (according to documentation UM1725 57.2.3)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
 800096c:	4b6d      	ldr	r3, [pc, #436]	@ (8000b24 <main+0x1ec>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000970:	4a6c      	ldr	r2, [pc, #432]	@ (8000b24 <main+0x1ec>)
 8000972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000976:	6413      	str	r3, [r2, #64]	@ 0x40
 8000978:	4b6a      	ldr	r3, [pc, #424]	@ (8000b24 <main+0x1ec>)
 800097a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800097c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000980:	623b      	str	r3, [r7, #32]
 8000982:	6a3b      	ldr	r3, [r7, #32]
  HAL_PWR_EnableBkUpAccess();
 8000984:	f001 fb66 	bl	8002054 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSI);
 8000988:	4b66      	ldr	r3, [pc, #408]	@ (8000b24 <main+0x1ec>)
 800098a:	689b      	ldr	r3, [r3, #8]
 800098c:	4a65      	ldr	r2, [pc, #404]	@ (8000b24 <main+0x1ec>)
 800098e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8000992:	6093      	str	r3, [r2, #8]
 8000994:	4b63      	ldr	r3, [pc, #396]	@ (8000b24 <main+0x1ec>)
 8000996:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000998:	4a62      	ldr	r2, [pc, #392]	@ (8000b24 <main+0x1ec>)
 800099a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800099e:	6713      	str	r3, [r2, #112]	@ 0x70
  __HAL_RCC_RTC_ENABLE();
 80009a0:	4b61      	ldr	r3, [pc, #388]	@ (8000b28 <main+0x1f0>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]

  // Setting RTC is done following the procedure in UM1725 section 57.2.4
  // For our example time lets do
  // 12:34:56 PM, June 29, 2024
  RTC_TimeTypeDef demoStartTime;
  demoStartTime.Hours = 12;
 80009a6:	230c      	movs	r3, #12
 80009a8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  demoStartTime.Minutes = 34;
 80009ac:	2322      	movs	r3, #34	@ 0x22
 80009ae:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  demoStartTime.Seconds = 56;
 80009b2:	2338      	movs	r3, #56	@ 0x38
 80009b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  demoStartTime.TimeFormat = RTC_HOURFORMAT12_PM;
 80009b8:	2301      	movs	r3, #1
 80009ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  demoStartTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009be:	2300      	movs	r3, #0
 80009c0:	637b      	str	r3, [r7, #52]	@ 0x34
  demoStartTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009c2:	2300      	movs	r3, #0
 80009c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RTC_SetTime(&hrtc, &demoStartTime, RTC_FORMAT_BCD) != HAL_OK)
 80009c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009ca:	2201      	movs	r2, #1
 80009cc:	4619      	mov	r1, r3
 80009ce:	4857      	ldr	r0, [pc, #348]	@ (8000b2c <main+0x1f4>)
 80009d0:	f002 f95d 	bl	8002c8e <HAL_RTC_SetTime>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <main+0xa6>
  {
	  Error_Handler();
 80009da:	f000 f91d 	bl	8000c18 <Error_Handler>
  }
  RTC_DateTypeDef demoStartDate;
  demoStartDate.Month = RTC_MONTH_JUNE;
 80009de:	2306      	movs	r3, #6
 80009e0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  demoStartDate.Date = 29;
 80009e4:	231d      	movs	r3, #29
 80009e6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  demoStartDate.Year = 24;
 80009ea:	2318      	movs	r3, #24
 80009ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (HAL_RTC_SetDate(&hrtc, &demoStartDate, RTC_FORMAT_BCD) != HAL_OK)
 80009f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009f4:	2201      	movs	r2, #1
 80009f6:	4619      	mov	r1, r3
 80009f8:	484c      	ldr	r0, [pc, #304]	@ (8000b2c <main+0x1f4>)
 80009fa:	f002 fa40 	bl	8002e7e <HAL_RTC_SetDate>
 80009fe:	4603      	mov	r3, r0
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d001      	beq.n	8000a08 <main+0xd0>
  {
	  Error_Handler();
 8000a04:	f000 f908 	bl	8000c18 <Error_Handler>
  }
  // Update the backup register too
  // from https://controllerstech.com/internal-rtc-in-stm32/
  // The hex number was chosen randomly
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2);
 8000a08:	f243 22f2 	movw	r2, #13042	@ 0x32f2
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	4847      	ldr	r0, [pc, #284]	@ (8000b2c <main+0x1f4>)
 8000a10:	f002 fbc6 	bl	80031a0 <HAL_RTCEx_BKUPWrite>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int bufSize = 100;
 8000a14:	2364      	movs	r3, #100	@ 0x64
 8000a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  char timeString[bufSize];
 8000a18:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000a1a:	1e4b      	subs	r3, r1, #1
 8000a1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000a1e:	460a      	mov	r2, r1
 8000a20:	2300      	movs	r3, #0
 8000a22:	603a      	str	r2, [r7, #0]
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	f04f 0200 	mov.w	r2, #0
 8000a2a:	f04f 0300 	mov.w	r3, #0
 8000a2e:	6878      	ldr	r0, [r7, #4]
 8000a30:	00c3      	lsls	r3, r0, #3
 8000a32:	6838      	ldr	r0, [r7, #0]
 8000a34:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8000a38:	6838      	ldr	r0, [r7, #0]
 8000a3a:	00c2      	lsls	r2, r0, #3
 8000a3c:	460a      	mov	r2, r1
 8000a3e:	2300      	movs	r3, #0
 8000a40:	4692      	mov	sl, r2
 8000a42:	469b      	mov	fp, r3
 8000a44:	f04f 0200 	mov.w	r2, #0
 8000a48:	f04f 0300 	mov.w	r3, #0
 8000a4c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8000a50:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8000a54:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8000a58:	460b      	mov	r3, r1
 8000a5a:	3307      	adds	r3, #7
 8000a5c:	08db      	lsrs	r3, r3, #3
 8000a5e:	00db      	lsls	r3, r3, #3
 8000a60:	ebad 0d03 	sub.w	sp, sp, r3
 8000a64:	ab02      	add	r3, sp, #8
 8000a66:	3300      	adds	r3, #0
 8000a68:	647b      	str	r3, [r7, #68]	@ 0x44
  char dateString[bufSize];
 8000a6a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8000a6c:	1e4b      	subs	r3, r1, #1
 8000a6e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000a70:	460a      	mov	r2, r1
 8000a72:	2300      	movs	r3, #0
 8000a74:	4690      	mov	r8, r2
 8000a76:	4699      	mov	r9, r3
 8000a78:	f04f 0200 	mov.w	r2, #0
 8000a7c:	f04f 0300 	mov.w	r3, #0
 8000a80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000a84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000a88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000a8c:	460a      	mov	r2, r1
 8000a8e:	2300      	movs	r3, #0
 8000a90:	4614      	mov	r4, r2
 8000a92:	461d      	mov	r5, r3
 8000a94:	f04f 0200 	mov.w	r2, #0
 8000a98:	f04f 0300 	mov.w	r3, #0
 8000a9c:	00eb      	lsls	r3, r5, #3
 8000a9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000aa2:	00e2      	lsls	r2, r4, #3
 8000aa4:	460b      	mov	r3, r1
 8000aa6:	3307      	adds	r3, #7
 8000aa8:	08db      	lsrs	r3, r3, #3
 8000aaa:	00db      	lsls	r3, r3, #3
 8000aac:	ebad 0d03 	sub.w	sp, sp, r3
 8000ab0:	ab02      	add	r3, sp, #8
 8000ab2:	3300      	adds	r3, #0
 8000ab4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  while (1)
  {
	  // The goal is to transmit the now set time from the RTC, once a second.
	  RTC_DateTypeDef getDate;
	  RTC_TimeTypeDef getTime;
	  HAL_RTC_GetTime(&hrtc, &getTime, RTC_FORMAT_BIN);
 8000ab6:	f107 0308 	add.w	r3, r7, #8
 8000aba:	2200      	movs	r2, #0
 8000abc:	4619      	mov	r1, r3
 8000abe:	481b      	ldr	r0, [pc, #108]	@ (8000b2c <main+0x1f4>)
 8000ac0:	f002 f97f 	bl	8002dc2 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &getDate, RTC_FORMAT_BIN);
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	2200      	movs	r2, #0
 8000aca:	4619      	mov	r1, r3
 8000acc:	4817      	ldr	r0, [pc, #92]	@ (8000b2c <main+0x1f4>)
 8000ace:	f002 fa5a 	bl	8002f86 <HAL_RTC_GetDate>
	  sprintf(timeString, "%02d:%02d:%02d", getTime.Hours, getTime.Minutes, getTime.Seconds);
 8000ad2:	7a3b      	ldrb	r3, [r7, #8]
 8000ad4:	461a      	mov	r2, r3
 8000ad6:	7a7b      	ldrb	r3, [r7, #9]
 8000ad8:	4619      	mov	r1, r3
 8000ada:	7abb      	ldrb	r3, [r7, #10]
 8000adc:	9300      	str	r3, [sp, #0]
 8000ade:	460b      	mov	r3, r1
 8000ae0:	4913      	ldr	r1, [pc, #76]	@ (8000b30 <main+0x1f8>)
 8000ae2:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000ae4:	f002 ffa0 	bl	8003a28 <siprintf>
	  printf(timeString);
 8000ae8:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8000aea:	f002 ff83 	bl	80039f4 <iprintf>
	  printf(" ");
 8000aee:	2020      	movs	r0, #32
 8000af0:	f002 ff92 	bl	8003a18 <putchar>
	  sprintf(dateString, "%02d/%02d/%02d", getDate.Month, getDate.Date, getDate.Year);
 8000af4:	7f7b      	ldrb	r3, [r7, #29]
 8000af6:	461a      	mov	r2, r3
 8000af8:	7fbb      	ldrb	r3, [r7, #30]
 8000afa:	4619      	mov	r1, r3
 8000afc:	7ffb      	ldrb	r3, [r7, #31]
 8000afe:	9300      	str	r3, [sp, #0]
 8000b00:	460b      	mov	r3, r1
 8000b02:	490c      	ldr	r1, [pc, #48]	@ (8000b34 <main+0x1fc>)
 8000b04:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000b06:	f002 ff8f 	bl	8003a28 <siprintf>
	  printf(dateString);
 8000b0a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8000b0c:	f002 ff72 	bl	80039f4 <iprintf>
	  printf("\n\r");
 8000b10:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <main+0x200>)
 8000b12:	f002 ff6f 	bl	80039f4 <iprintf>
	  HAL_Delay(1000);
 8000b16:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b1a:	f000 fc4d 	bl	80013b8 <HAL_Delay>
  {
 8000b1e:	bf00      	nop
 8000b20:	e7c9      	b.n	8000ab6 <main+0x17e>
 8000b22:	bf00      	nop
 8000b24:	40023800 	.word	0x40023800
 8000b28:	42470e3c 	.word	0x42470e3c
 8000b2c:	20000120 	.word	0x20000120
 8000b30:	08004b0c 	.word	0x08004b0c
 8000b34:	08004b1c 	.word	0x08004b1c
 8000b38:	08004b2c 	.word	0x08004b2c

08000b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b094      	sub	sp, #80	@ 0x50
 8000b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b42:	f107 0320 	add.w	r3, r7, #32
 8000b46:	2230      	movs	r2, #48	@ 0x30
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f002 ffcf 	bl	8003aee <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b50:	f107 030c 	add.w	r3, r7, #12
 8000b54:	2200      	movs	r2, #0
 8000b56:	601a      	str	r2, [r3, #0]
 8000b58:	605a      	str	r2, [r3, #4]
 8000b5a:	609a      	str	r2, [r3, #8]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b60:	2300      	movs	r3, #0
 8000b62:	60bb      	str	r3, [r7, #8]
 8000b64:	4b2a      	ldr	r3, [pc, #168]	@ (8000c10 <SystemClock_Config+0xd4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a29      	ldr	r2, [pc, #164]	@ (8000c10 <SystemClock_Config+0xd4>)
 8000b6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b70:	4b27      	ldr	r3, [pc, #156]	@ (8000c10 <SystemClock_Config+0xd4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
 8000b80:	4b24      	ldr	r3, [pc, #144]	@ (8000c14 <SystemClock_Config+0xd8>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000b88:	4a22      	ldr	r2, [pc, #136]	@ (8000c14 <SystemClock_Config+0xd8>)
 8000b8a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b8e:	6013      	str	r3, [r2, #0]
 8000b90:	4b20      	ldr	r3, [pc, #128]	@ (8000c14 <SystemClock_Config+0xd8>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000b9c:	230a      	movs	r3, #10
 8000b9e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ba4:	2310      	movs	r3, #16
 8000ba6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000ba8:	2301      	movs	r3, #1
 8000baa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bac:	2302      	movs	r3, #2
 8000bae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000bb8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000bbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000bbe:	2304      	movs	r3, #4
 8000bc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000bc2:	2307      	movs	r3, #7
 8000bc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bc6:	f107 0320 	add.w	r3, r7, #32
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f001 fa56 	bl	800207c <HAL_RCC_OscConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000bd6:	f000 f81f 	bl	8000c18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bda:	230f      	movs	r3, #15
 8000bdc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bde:	2302      	movs	r3, #2
 8000be0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000be6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bec:	2300      	movs	r3, #0
 8000bee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bf0:	f107 030c 	add.w	r3, r7, #12
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f001 fcb8 	bl	800256c <HAL_RCC_ClockConfig>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d001      	beq.n	8000c06 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000c02:	f000 f809 	bl	8000c18 <Error_Handler>
  }
}
 8000c06:	bf00      	nop
 8000c08:	3750      	adds	r7, #80	@ 0x50
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	bf00      	nop
 8000c10:	40023800 	.word	0x40023800
 8000c14:	40007000 	.word	0x40007000

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c20:	bf00      	nop
 8000c22:	e7fd      	b.n	8000c20 <Error_Handler+0x8>

08000c24 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000c28:	4b0f      	ldr	r3, [pc, #60]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c2a:	4a10      	ldr	r2, [pc, #64]	@ (8000c6c <MX_RTC_Init+0x48>)
 8000c2c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000c2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c36:	227f      	movs	r2, #127	@ 0x7f
 8000c38:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c3c:	22ff      	movs	r2, #255	@ 0xff
 8000c3e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000c40:	4b09      	ldr	r3, [pc, #36]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000c46:	4b08      	ldr	r3, [pc, #32]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000c4c:	4b06      	ldr	r3, [pc, #24]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000c52:	4805      	ldr	r0, [pc, #20]	@ (8000c68 <MX_RTC_Init+0x44>)
 8000c54:	f001 ff98 	bl	8002b88 <HAL_RTC_Init>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d001      	beq.n	8000c62 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000c5e:	f7ff ffdb 	bl	8000c18 <Error_Handler>
  /* USER CODE BEGIN RTC_Init 2 */


  /* USER CODE END RTC_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000120 	.word	0x20000120
 8000c6c:	40002800 	.word	0x40002800

08000c70 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b088      	sub	sp, #32
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]
 8000c80:	605a      	str	r2, [r3, #4]
 8000c82:	609a      	str	r2, [r3, #8]
 8000c84:	60da      	str	r2, [r3, #12]
 8000c86:	611a      	str	r2, [r3, #16]
  if(rtcHandle->Instance==RTC)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cc0 <HAL_RTC_MspInit+0x50>)
 8000c8e:	4293      	cmp	r3, r2
 8000c90:	d111      	bne.n	8000cb6 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000c92:	2302      	movs	r3, #2
 8000c94:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c9a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c9c:	f107 030c 	add.w	r3, r7, #12
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f001 fe83 	bl	80029ac <HAL_RCCEx_PeriphCLKConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8000cac:	f7ff ffb4 	bl	8000c18 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000cb0:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <HAL_RTC_MspInit+0x54>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000cb6:	bf00      	nop
 8000cb8:	3720      	adds	r7, #32
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40002800 	.word	0x40002800
 8000cc4:	42470e3c 	.word	0x42470e3c

08000cc8 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000ccc:	4b18      	ldr	r3, [pc, #96]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cce:	4a19      	ldr	r2, [pc, #100]	@ (8000d34 <MX_SPI2_Init+0x6c>)
 8000cd0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000cd2:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cd8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8000cda:	4b15      	ldr	r3, [pc, #84]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cdc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000ce0:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ce2:	4b13      	ldr	r3, [pc, #76]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ce8:	4b11      	ldr	r3, [pc, #68]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cee:	4b10      	ldr	r3, [pc, #64]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000cf4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cf6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cfa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d02:	4b0b      	ldr	r3, [pc, #44]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d08:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d0e:	4b08      	ldr	r3, [pc, #32]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000d14:	4b06      	ldr	r3, [pc, #24]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000d16:	220a      	movs	r2, #10
 8000d18:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d1a:	4805      	ldr	r0, [pc, #20]	@ (8000d30 <MX_SPI2_Init+0x68>)
 8000d1c:	f002 fa5a 	bl	80031d4 <HAL_SPI_Init>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8000d26:	f7ff ff77 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	bf00      	nop
 8000d30:	20000140 	.word	0x20000140
 8000d34:	40003800 	.word	0x40003800

08000d38 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08a      	sub	sp, #40	@ 0x28
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	2200      	movs	r2, #0
 8000d46:	601a      	str	r2, [r3, #0]
 8000d48:	605a      	str	r2, [r3, #4]
 8000d4a:	609a      	str	r2, [r3, #8]
 8000d4c:	60da      	str	r2, [r3, #12]
 8000d4e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4a28      	ldr	r2, [pc, #160]	@ (8000df8 <HAL_SPI_MspInit+0xc0>)
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d14a      	bne.n	8000df0 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d62:	4a26      	ldr	r2, [pc, #152]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d68:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d6a:	4b24      	ldr	r3, [pc, #144]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d72:	613b      	str	r3, [r7, #16]
 8000d74:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
 8000d7a:	4b20      	ldr	r3, [pc, #128]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d86:	4b1d      	ldr	r3, [pc, #116]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]
 8000d96:	4b19      	ldr	r3, [pc, #100]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a18      	ldr	r2, [pc, #96]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000d9c:	f043 0302 	orr.w	r3, r3, #2
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b16      	ldr	r3, [pc, #88]	@ (8000dfc <HAL_SPI_MspInit+0xc4>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f003 0302 	and.w	r3, r3, #2
 8000daa:	60bb      	str	r3, [r7, #8]
 8000dac:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000dae:	2308      	movs	r3, #8
 8000db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dba:	2303      	movs	r3, #3
 8000dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000dbe:	2305      	movs	r3, #5
 8000dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc2:	f107 0314 	add.w	r3, r7, #20
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	480d      	ldr	r0, [pc, #52]	@ (8000e00 <HAL_SPI_MspInit+0xc8>)
 8000dca:	f000 fe61 	bl	8001a90 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dd2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000de0:	2305      	movs	r3, #5
 8000de2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	4619      	mov	r1, r3
 8000dea:	4806      	ldr	r0, [pc, #24]	@ (8000e04 <HAL_SPI_MspInit+0xcc>)
 8000dec:	f000 fe50 	bl	8001a90 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000df0:	bf00      	nop
 8000df2:	3728      	adds	r7, #40	@ 0x28
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40003800 	.word	0x40003800
 8000dfc:	40023800 	.word	0x40023800
 8000e00:	40020800 	.word	0x40020800
 8000e04:	40020400 	.word	0x40020400

08000e08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e0e:	2300      	movs	r3, #0
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	4b10      	ldr	r3, [pc, #64]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e16:	4a0f      	ldr	r2, [pc, #60]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	603b      	str	r3, [r7, #0]
 8000e2e:	4b09      	ldr	r3, [pc, #36]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	4a08      	ldr	r2, [pc, #32]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e3a:	4b06      	ldr	r3, [pc, #24]	@ (8000e54 <HAL_MspInit+0x4c>)
 8000e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e42:	603b      	str	r3, [r7, #0]
 8000e44:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000e46:	2007      	movs	r0, #7
 8000e48:	f000 fdee 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4c:	bf00      	nop
 8000e4e:	3708      	adds	r7, #8
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40023800 	.word	0x40023800

08000e58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <NMI_Handler+0x4>

08000e60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <HardFault_Handler+0x4>

08000e68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <MemManage_Handler+0x4>

08000e70 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <BusFault_Handler+0x4>

08000e78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e7c:	bf00      	nop
 8000e7e:	e7fd      	b.n	8000e7c <UsageFault_Handler+0x4>

08000e80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea0:	bf00      	nop
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eae:	f000 fa63 	bl	8001378 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b086      	sub	sp, #24
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	60f8      	str	r0, [r7, #12]
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
 8000ec6:	e00a      	b.n	8000ede <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ec8:	f3af 8000 	nop.w
 8000ecc:	4601      	mov	r1, r0
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	1c5a      	adds	r2, r3, #1
 8000ed2:	60ba      	str	r2, [r7, #8]
 8000ed4:	b2ca      	uxtb	r2, r1
 8000ed6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	3301      	adds	r3, #1
 8000edc:	617b      	str	r3, [r7, #20]
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	dbf0      	blt.n	8000ec8 <_read+0x12>
  }

  return len;
 8000ee6:	687b      	ldr	r3, [r7, #4]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	60f8      	str	r0, [r7, #12]
 8000ef8:	60b9      	str	r1, [r7, #8]
 8000efa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
 8000f00:	e009      	b.n	8000f16 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	1c5a      	adds	r2, r3, #1
 8000f06:	60ba      	str	r2, [r7, #8]
 8000f08:	781b      	ldrb	r3, [r3, #0]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	3301      	adds	r3, #1
 8000f14:	617b      	str	r3, [r7, #20]
 8000f16:	697a      	ldr	r2, [r7, #20]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	429a      	cmp	r2, r3
 8000f1c:	dbf1      	blt.n	8000f02 <_write+0x12>
  }
  return len;
 8000f1e:	687b      	ldr	r3, [r7, #4]
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3718      	adds	r7, #24
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}

08000f28 <_close>:

int _close(int file)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f50:	605a      	str	r2, [r3, #4]
  return 0;
 8000f52:	2300      	movs	r3, #0
}
 8000f54:	4618      	mov	r0, r3
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <_isatty>:

int _isatty(int file)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f68:	2301      	movs	r3, #1
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	370c      	adds	r7, #12
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr

08000f76 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b085      	sub	sp, #20
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	60b9      	str	r1, [r7, #8]
 8000f80:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3714      	adds	r7, #20
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr

08000f90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f98:	4a14      	ldr	r2, [pc, #80]	@ (8000fec <_sbrk+0x5c>)
 8000f9a:	4b15      	ldr	r3, [pc, #84]	@ (8000ff0 <_sbrk+0x60>)
 8000f9c:	1ad3      	subs	r3, r2, r3
 8000f9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fa4:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <_sbrk+0x64>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <_sbrk+0x64>)
 8000fae:	4a12      	ldr	r2, [pc, #72]	@ (8000ff8 <_sbrk+0x68>)
 8000fb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fb2:	4b10      	ldr	r3, [pc, #64]	@ (8000ff4 <_sbrk+0x64>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4413      	add	r3, r2
 8000fba:	693a      	ldr	r2, [r7, #16]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d207      	bcs.n	8000fd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc0:	f002 fde4 	bl	8003b8c <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	220c      	movs	r2, #12
 8000fc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
 8000fce:	e009      	b.n	8000fe4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd0:	4b08      	ldr	r3, [pc, #32]	@ (8000ff4 <_sbrk+0x64>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fd6:	4b07      	ldr	r3, [pc, #28]	@ (8000ff4 <_sbrk+0x64>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4413      	add	r3, r2
 8000fde:	4a05      	ldr	r2, [pc, #20]	@ (8000ff4 <_sbrk+0x64>)
 8000fe0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fe2:	68fb      	ldr	r3, [r7, #12]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3718      	adds	r7, #24
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20018000 	.word	0x20018000
 8000ff0:	00000400 	.word	0x00000400
 8000ff4:	20000198 	.word	0x20000198
 8000ff8:	200003c8 	.word	0x200003c8

08000ffc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001000:	4b06      	ldr	r3, [pc, #24]	@ (800101c <SystemInit+0x20>)
 8001002:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <SystemInit+0x20>)
 8001008:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800100c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001010:	bf00      	nop
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001024:	4b11      	ldr	r3, [pc, #68]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001026:	4a12      	ldr	r2, [pc, #72]	@ (8001070 <MX_USART1_UART_Init+0x50>)
 8001028:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800102a:	4b10      	ldr	r3, [pc, #64]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 800102c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001030:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001032:	4b0e      	ldr	r3, [pc, #56]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001034:	2200      	movs	r2, #0
 8001036:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001038:	4b0c      	ldr	r3, [pc, #48]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 800103a:	2200      	movs	r2, #0
 800103c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800103e:	4b0b      	ldr	r3, [pc, #44]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001040:	2200      	movs	r2, #0
 8001042:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001044:	4b09      	ldr	r3, [pc, #36]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001046:	220c      	movs	r2, #12
 8001048:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 800104c:	2200      	movs	r2, #0
 800104e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001050:	4b06      	ldr	r3, [pc, #24]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001052:	2200      	movs	r2, #0
 8001054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001056:	4805      	ldr	r0, [pc, #20]	@ (800106c <MX_USART1_UART_Init+0x4c>)
 8001058:	f002 f945 	bl	80032e6 <HAL_UART_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001062:	f7ff fdd9 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2000019c 	.word	0x2000019c
 8001070:	40011000 	.word	0x40011000

08001074 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 800107a:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <MX_USART2_UART_Init+0x50>)
 800107c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001080:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001084:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001086:	4b0e      	ldr	r3, [pc, #56]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001088:	2200      	movs	r2, #0
 800108a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800108c:	4b0c      	ldr	r3, [pc, #48]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 8001094:	2200      	movs	r2, #0
 8001096:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001098:	4b09      	ldr	r3, [pc, #36]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 800109a:	220c      	movs	r2, #12
 800109c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109e:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010aa:	4805      	ldr	r0, [pc, #20]	@ (80010c0 <MX_USART2_UART_Init+0x4c>)
 80010ac:	f002 f91b 	bl	80032e6 <HAL_UART_Init>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010b6:	f7ff fdaf 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200001e4 	.word	0x200001e4
 80010c4:	40004400 	.word	0x40004400

080010c8 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <MX_USART6_UART_Init+0x50>)
 80010d0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80010d2:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010d8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80010da:	4b0e      	ldr	r3, [pc, #56]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80010e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80010e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80010ec:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010ee:	220c      	movs	r2, #12
 80010f0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010f2:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f8:	4b06      	ldr	r3, [pc, #24]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80010fe:	4805      	ldr	r0, [pc, #20]	@ (8001114 <MX_USART6_UART_Init+0x4c>)
 8001100:	f002 f8f1 	bl	80032e6 <HAL_UART_Init>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800110a:	f7ff fd85 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	2000022c 	.word	0x2000022c
 8001118:	40011400 	.word	0x40011400

0800111c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08e      	sub	sp, #56	@ 0x38
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001124:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	605a      	str	r2, [r3, #4]
 800112e:	609a      	str	r2, [r3, #8]
 8001130:	60da      	str	r2, [r3, #12]
 8001132:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a4b      	ldr	r2, [pc, #300]	@ (8001268 <HAL_UART_MspInit+0x14c>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d12d      	bne.n	800119a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	623b      	str	r3, [r7, #32]
 8001142:	4b4a      	ldr	r3, [pc, #296]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	4a49      	ldr	r2, [pc, #292]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001148:	f043 0310 	orr.w	r3, r3, #16
 800114c:	6453      	str	r3, [r2, #68]	@ 0x44
 800114e:	4b47      	ldr	r3, [pc, #284]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	f003 0310 	and.w	r3, r3, #16
 8001156:	623b      	str	r3, [r7, #32]
 8001158:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	4b43      	ldr	r3, [pc, #268]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	4a42      	ldr	r2, [pc, #264]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001164:	f043 0301 	orr.w	r3, r3, #1
 8001168:	6313      	str	r3, [r2, #48]	@ 0x30
 800116a:	4b40      	ldr	r3, [pc, #256]	@ (800126c <HAL_UART_MspInit+0x150>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	f003 0301 	and.w	r3, r3, #1
 8001172:	61fb      	str	r3, [r7, #28]
 8001174:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001176:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	2302      	movs	r3, #2
 800117e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001180:	2300      	movs	r3, #0
 8001182:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001184:	2303      	movs	r3, #3
 8001186:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001188:	2307      	movs	r3, #7
 800118a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800118c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001190:	4619      	mov	r1, r3
 8001192:	4837      	ldr	r0, [pc, #220]	@ (8001270 <HAL_UART_MspInit+0x154>)
 8001194:	f000 fc7c 	bl	8001a90 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001198:	e062      	b.n	8001260 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART2)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a35      	ldr	r2, [pc, #212]	@ (8001274 <HAL_UART_MspInit+0x158>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d12c      	bne.n	80011fe <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	61bb      	str	r3, [r7, #24]
 80011a8:	4b30      	ldr	r3, [pc, #192]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ac:	4a2f      	ldr	r2, [pc, #188]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80011b4:	4b2d      	ldr	r3, [pc, #180]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011bc:	61bb      	str	r3, [r7, #24]
 80011be:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	617b      	str	r3, [r7, #20]
 80011c4:	4b29      	ldr	r3, [pc, #164]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a28      	ldr	r2, [pc, #160]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b26      	ldr	r3, [pc, #152]	@ (800126c <HAL_UART_MspInit+0x150>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
 80011da:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011dc:	230c      	movs	r3, #12
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e8:	2300      	movs	r3, #0
 80011ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011ec:	2307      	movs	r3, #7
 80011ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011f4:	4619      	mov	r1, r3
 80011f6:	481e      	ldr	r0, [pc, #120]	@ (8001270 <HAL_UART_MspInit+0x154>)
 80011f8:	f000 fc4a 	bl	8001a90 <HAL_GPIO_Init>
}
 80011fc:	e030      	b.n	8001260 <HAL_UART_MspInit+0x144>
  else if(uartHandle->Instance==USART6)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a1d      	ldr	r2, [pc, #116]	@ (8001278 <HAL_UART_MspInit+0x15c>)
 8001204:	4293      	cmp	r3, r2
 8001206:	d12b      	bne.n	8001260 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001208:	2300      	movs	r3, #0
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <HAL_UART_MspInit+0x150>)
 800120e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001210:	4a16      	ldr	r2, [pc, #88]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	6453      	str	r3, [r2, #68]	@ 0x44
 8001218:	4b14      	ldr	r3, [pc, #80]	@ (800126c <HAL_UART_MspInit+0x150>)
 800121a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800121c:	f003 0320 	and.w	r3, r3, #32
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001224:	2300      	movs	r3, #0
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_UART_MspInit+0x150>)
 800122a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122c:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <HAL_UART_MspInit+0x150>)
 800122e:	f043 0304 	orr.w	r3, r3, #4
 8001232:	6313      	str	r3, [r2, #48]	@ 0x30
 8001234:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_UART_MspInit+0x150>)
 8001236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001238:	f003 0304 	and.w	r3, r3, #4
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001240:	23c0      	movs	r3, #192	@ 0xc0
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800124c:	2303      	movs	r3, #3
 800124e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001250:	2308      	movs	r3, #8
 8001252:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001254:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001258:	4619      	mov	r1, r3
 800125a:	4808      	ldr	r0, [pc, #32]	@ (800127c <HAL_UART_MspInit+0x160>)
 800125c:	f000 fc18 	bl	8001a90 <HAL_GPIO_Init>
}
 8001260:	bf00      	nop
 8001262:	3738      	adds	r7, #56	@ 0x38
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40011000 	.word	0x40011000
 800126c:	40023800 	.word	0x40023800
 8001270:	40020000 	.word	0x40020000
 8001274:	40004400 	.word	0x40004400
 8001278:	40011400 	.word	0x40011400
 800127c:	40020800 	.word	0x40020800

08001280 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001280:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001284:	f7ff feba 	bl	8000ffc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001288:	480c      	ldr	r0, [pc, #48]	@ (80012bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800128a:	490d      	ldr	r1, [pc, #52]	@ (80012c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800128c:	4a0d      	ldr	r2, [pc, #52]	@ (80012c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800128e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001290:	e002      	b.n	8001298 <LoopCopyDataInit>

08001292 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001292:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001294:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001296:	3304      	adds	r3, #4

08001298 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001298:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800129c:	d3f9      	bcc.n	8001292 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800129e:	4a0a      	ldr	r2, [pc, #40]	@ (80012c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a0:	4c0a      	ldr	r4, [pc, #40]	@ (80012cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80012a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a4:	e001      	b.n	80012aa <LoopFillZerobss>

080012a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012a8:	3204      	adds	r2, #4

080012aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012ac:	d3fb      	bcc.n	80012a6 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80012ae:	f002 fc73 	bl	8003b98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012b2:	f7ff fb41 	bl	8000938 <main>
  bx  lr    
 80012b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80012b8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80012bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80012c4:	08004b8c 	.word	0x08004b8c
  ldr r2, =_sbss
 80012c8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80012cc:	200003c4 	.word	0x200003c4

080012d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d0:	e7fe      	b.n	80012d0 <ADC_IRQHandler>
	...

080012d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <HAL_Init+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001314 <HAL_Init+0x40>)
 80012de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012e4:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <HAL_Init+0x40>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001314 <HAL_Init+0x40>)
 80012ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f0:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <HAL_Init+0x40>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a07      	ldr	r2, [pc, #28]	@ (8001314 <HAL_Init+0x40>)
 80012f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012fc:	2003      	movs	r0, #3
 80012fe:	f000 fb93 	bl	8001a28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001302:	2000      	movs	r0, #0
 8001304:	f000 f808 	bl	8001318 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001308:	f7ff fd7e 	bl	8000e08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800130c:	2300      	movs	r3, #0
}
 800130e:	4618      	mov	r0, r3
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40023c00 	.word	0x40023c00

08001318 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001320:	4b12      	ldr	r3, [pc, #72]	@ (800136c <HAL_InitTick+0x54>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_InitTick+0x58>)
 8001326:	781b      	ldrb	r3, [r3, #0]
 8001328:	4619      	mov	r1, r3
 800132a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001332:	fbb2 f3f3 	udiv	r3, r2, r3
 8001336:	4618      	mov	r0, r3
 8001338:	f000 fb9d 	bl	8001a76 <HAL_SYSTICK_Config>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e00e      	b.n	8001364 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2b0f      	cmp	r3, #15
 800134a:	d80a      	bhi.n	8001362 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800134c:	2200      	movs	r2, #0
 800134e:	6879      	ldr	r1, [r7, #4]
 8001350:	f04f 30ff 	mov.w	r0, #4294967295
 8001354:	f000 fb73 	bl	8001a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001358:	4a06      	ldr	r2, [pc, #24]	@ (8001374 <HAL_InitTick+0x5c>)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135e:	2300      	movs	r3, #0
 8001360:	e000      	b.n	8001364 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
}
 8001364:	4618      	mov	r0, r3
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	20000000 	.word	0x20000000
 8001370:	20000008 	.word	0x20000008
 8001374:	20000004 	.word	0x20000004

08001378 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800137c:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <HAL_IncTick+0x20>)
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_IncTick+0x24>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4413      	add	r3, r2
 8001388:	4a04      	ldr	r2, [pc, #16]	@ (800139c <HAL_IncTick+0x24>)
 800138a:	6013      	str	r3, [r2, #0]
}
 800138c:	bf00      	nop
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	20000008 	.word	0x20000008
 800139c:	20000274 	.word	0x20000274

080013a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
  return uwTick;
 80013a4:	4b03      	ldr	r3, [pc, #12]	@ (80013b4 <HAL_GetTick+0x14>)
 80013a6:	681b      	ldr	r3, [r3, #0]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	20000274 	.word	0x20000274

080013b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c0:	f7ff ffee 	bl	80013a0 <HAL_GetTick>
 80013c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d0:	d005      	beq.n	80013de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_Delay+0x44>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	461a      	mov	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80013de:	bf00      	nop
 80013e0:	f7ff ffde 	bl	80013a0 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d8f7      	bhi.n	80013e0 <HAL_Delay+0x28>
  {
  }
}
 80013f0:	bf00      	nop
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000008 	.word	0x20000008

08001400 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001408:	2300      	movs	r3, #0
 800140a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d101      	bne.n	8001416 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	e033      	b.n	800147e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800141a:	2b00      	cmp	r3, #0
 800141c:	d109      	bne.n	8001432 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff f8f8 	bl	8000614 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	2200      	movs	r2, #0
 8001428:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001436:	f003 0310 	and.w	r3, r3, #16
 800143a:	2b00      	cmp	r3, #0
 800143c:	d118      	bne.n	8001470 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001442:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001446:	f023 0302 	bic.w	r3, r3, #2
 800144a:	f043 0202 	orr.w	r2, r3, #2
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f000 f93a 	bl	80016cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	f023 0303 	bic.w	r3, r3, #3
 8001466:	f043 0201 	orr.w	r2, r3, #1
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	641a      	str	r2, [r3, #64]	@ 0x40
 800146e:	e001      	b.n	8001474 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2200      	movs	r2, #0
 8001478:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800147c:	7bfb      	ldrb	r3, [r7, #15]
}
 800147e:	4618      	mov	r0, r3
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001488:	b480      	push	{r7}
 800148a:	b085      	sub	sp, #20
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001492:	2300      	movs	r3, #0
 8001494:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800149c:	2b01      	cmp	r3, #1
 800149e:	d101      	bne.n	80014a4 <HAL_ADC_ConfigChannel+0x1c>
 80014a0:	2302      	movs	r3, #2
 80014a2:	e105      	b.n	80016b0 <HAL_ADC_ConfigChannel+0x228>
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b09      	cmp	r3, #9
 80014b2:	d925      	bls.n	8001500 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	68d9      	ldr	r1, [r3, #12]
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	b29b      	uxth	r3, r3
 80014c0:	461a      	mov	r2, r3
 80014c2:	4613      	mov	r3, r2
 80014c4:	005b      	lsls	r3, r3, #1
 80014c6:	4413      	add	r3, r2
 80014c8:	3b1e      	subs	r3, #30
 80014ca:	2207      	movs	r2, #7
 80014cc:	fa02 f303 	lsl.w	r3, r2, r3
 80014d0:	43da      	mvns	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	400a      	ands	r2, r1
 80014d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68d9      	ldr	r1, [r3, #12]
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	689a      	ldr	r2, [r3, #8]
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	b29b      	uxth	r3, r3
 80014ea:	4618      	mov	r0, r3
 80014ec:	4603      	mov	r3, r0
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4403      	add	r3, r0
 80014f2:	3b1e      	subs	r3, #30
 80014f4:	409a      	lsls	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	430a      	orrs	r2, r1
 80014fc:	60da      	str	r2, [r3, #12]
 80014fe:	e022      	b.n	8001546 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	6919      	ldr	r1, [r3, #16]
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	b29b      	uxth	r3, r3
 800150c:	461a      	mov	r2, r3
 800150e:	4613      	mov	r3, r2
 8001510:	005b      	lsls	r3, r3, #1
 8001512:	4413      	add	r3, r2
 8001514:	2207      	movs	r2, #7
 8001516:	fa02 f303 	lsl.w	r3, r2, r3
 800151a:	43da      	mvns	r2, r3
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	400a      	ands	r2, r1
 8001522:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6919      	ldr	r1, [r3, #16]
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	4618      	mov	r0, r3
 8001536:	4603      	mov	r3, r0
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4403      	add	r3, r0
 800153c:	409a      	lsls	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	430a      	orrs	r2, r1
 8001544:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	2b06      	cmp	r3, #6
 800154c:	d824      	bhi.n	8001598 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	4613      	mov	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	3b05      	subs	r3, #5
 8001560:	221f      	movs	r2, #31
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43da      	mvns	r2, r3
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	400a      	ands	r2, r1
 800156e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	b29b      	uxth	r3, r3
 800157c:	4618      	mov	r0, r3
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	685a      	ldr	r2, [r3, #4]
 8001582:	4613      	mov	r3, r2
 8001584:	009b      	lsls	r3, r3, #2
 8001586:	4413      	add	r3, r2
 8001588:	3b05      	subs	r3, #5
 800158a:	fa00 f203 	lsl.w	r2, r0, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	430a      	orrs	r2, r1
 8001594:	635a      	str	r2, [r3, #52]	@ 0x34
 8001596:	e04c      	b.n	8001632 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b0c      	cmp	r3, #12
 800159e:	d824      	bhi.n	80015ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	4613      	mov	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	4413      	add	r3, r2
 80015b0:	3b23      	subs	r3, #35	@ 0x23
 80015b2:	221f      	movs	r2, #31
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	43da      	mvns	r2, r3
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	400a      	ands	r2, r1
 80015c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685a      	ldr	r2, [r3, #4]
 80015d4:	4613      	mov	r3, r2
 80015d6:	009b      	lsls	r3, r3, #2
 80015d8:	4413      	add	r3, r2
 80015da:	3b23      	subs	r3, #35	@ 0x23
 80015dc:	fa00 f203 	lsl.w	r2, r0, r3
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	430a      	orrs	r2, r1
 80015e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80015e8:	e023      	b.n	8001632 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	685a      	ldr	r2, [r3, #4]
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	3b41      	subs	r3, #65	@ 0x41
 80015fc:	221f      	movs	r2, #31
 80015fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001602:	43da      	mvns	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	400a      	ands	r2, r1
 800160a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	b29b      	uxth	r3, r3
 8001618:	4618      	mov	r0, r3
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	3b41      	subs	r3, #65	@ 0x41
 8001626:	fa00 f203 	lsl.w	r2, r0, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001632:	4b22      	ldr	r3, [pc, #136]	@ (80016bc <HAL_ADC_ConfigChannel+0x234>)
 8001634:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a21      	ldr	r2, [pc, #132]	@ (80016c0 <HAL_ADC_ConfigChannel+0x238>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d109      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x1cc>
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b12      	cmp	r3, #18
 8001646:	d105      	bne.n	8001654 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a19      	ldr	r2, [pc, #100]	@ (80016c0 <HAL_ADC_ConfigChannel+0x238>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d123      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x21e>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b10      	cmp	r3, #16
 8001664:	d003      	beq.n	800166e <HAL_ADC_ConfigChannel+0x1e6>
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2b11      	cmp	r3, #17
 800166c:	d11b      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	2b10      	cmp	r3, #16
 8001680:	d111      	bne.n	80016a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001682:	4b10      	ldr	r3, [pc, #64]	@ (80016c4 <HAL_ADC_ConfigChannel+0x23c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a10      	ldr	r2, [pc, #64]	@ (80016c8 <HAL_ADC_ConfigChannel+0x240>)
 8001688:	fba2 2303 	umull	r2, r3, r2, r3
 800168c:	0c9a      	lsrs	r2, r3, #18
 800168e:	4613      	mov	r3, r2
 8001690:	009b      	lsls	r3, r3, #2
 8001692:	4413      	add	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001698:	e002      	b.n	80016a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	3b01      	subs	r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d1f9      	bne.n	800169a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr
 80016bc:	40012300 	.word	0x40012300
 80016c0:	40012000 	.word	0x40012000
 80016c4:	20000000 	.word	0x20000000
 80016c8:	431bde83 	.word	0x431bde83

080016cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016d4:	4b79      	ldr	r3, [pc, #484]	@ (80018bc <ADC_Init+0x1f0>)
 80016d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	685a      	ldr	r2, [r3, #4]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	431a      	orrs	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685a      	ldr	r2, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001700:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	6859      	ldr	r1, [r3, #4]
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	021a      	lsls	r2, r3, #8
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	430a      	orrs	r2, r1
 8001714:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	685a      	ldr	r2, [r3, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001724:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	6859      	ldr	r1, [r3, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	689a      	ldr	r2, [r3, #8]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001746:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6899      	ldr	r1, [r3, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	430a      	orrs	r2, r1
 8001758:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800175e:	4a58      	ldr	r2, [pc, #352]	@ (80018c0 <ADC_Init+0x1f4>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d022      	beq.n	80017aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	689a      	ldr	r2, [r3, #8]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001772:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	6899      	ldr	r1, [r3, #8]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	430a      	orrs	r2, r1
 8001784:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001794:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6899      	ldr	r1, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	430a      	orrs	r2, r1
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	e00f      	b.n	80017ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	689a      	ldr	r2, [r3, #8]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80017b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80017c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 0202 	bic.w	r2, r2, #2
 80017d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6899      	ldr	r1, [r3, #8]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	7e1b      	ldrb	r3, [r3, #24]
 80017e4:	005a      	lsls	r2, r3, #1
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	430a      	orrs	r2, r1
 80017ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d01b      	beq.n	8001830 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001806:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	685a      	ldr	r2, [r3, #4]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001816:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	6859      	ldr	r1, [r3, #4]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001822:	3b01      	subs	r3, #1
 8001824:	035a      	lsls	r2, r3, #13
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	430a      	orrs	r2, r1
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	e007      	b.n	8001840 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	685a      	ldr	r2, [r3, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800183e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800184e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	69db      	ldr	r3, [r3, #28]
 800185a:	3b01      	subs	r3, #1
 800185c:	051a      	lsls	r2, r3, #20
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	430a      	orrs	r2, r1
 8001864:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001874:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6899      	ldr	r1, [r3, #8]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001882:	025a      	lsls	r2, r3, #9
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	430a      	orrs	r2, r1
 800188a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	689a      	ldr	r2, [r3, #8]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800189a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6899      	ldr	r1, [r3, #8]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	029a      	lsls	r2, r3, #10
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	609a      	str	r2, [r3, #8]
}
 80018b0:	bf00      	nop
 80018b2:	3714      	adds	r7, #20
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr
 80018bc:	40012300 	.word	0x40012300
 80018c0:	0f000001 	.word	0x0f000001

080018c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	f003 0307 	and.w	r3, r3, #7
 80018d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018d6:	68db      	ldr	r3, [r3, #12]
 80018d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018da:	68ba      	ldr	r2, [r7, #8]
 80018dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80018e0:	4013      	ands	r3, r2
 80018e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018f6:	4a04      	ldr	r2, [pc, #16]	@ (8001908 <__NVIC_SetPriorityGrouping+0x44>)
 80018f8:	68bb      	ldr	r3, [r7, #8]
 80018fa:	60d3      	str	r3, [r2, #12]
}
 80018fc:	bf00      	nop
 80018fe:	3714      	adds	r7, #20
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	e000ed00 	.word	0xe000ed00

0800190c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001910:	4b04      	ldr	r3, [pc, #16]	@ (8001924 <__NVIC_GetPriorityGrouping+0x18>)
 8001912:	68db      	ldr	r3, [r3, #12]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	f003 0307 	and.w	r3, r3, #7
}
 800191a:	4618      	mov	r0, r3
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr
 8001924:	e000ed00 	.word	0xe000ed00

08001928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	4603      	mov	r3, r0
 8001930:	6039      	str	r1, [r7, #0]
 8001932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	db0a      	blt.n	8001952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	b2da      	uxtb	r2, r3
 8001940:	490c      	ldr	r1, [pc, #48]	@ (8001974 <__NVIC_SetPriority+0x4c>)
 8001942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001946:	0112      	lsls	r2, r2, #4
 8001948:	b2d2      	uxtb	r2, r2
 800194a:	440b      	add	r3, r1
 800194c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001950:	e00a      	b.n	8001968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	b2da      	uxtb	r2, r3
 8001956:	4908      	ldr	r1, [pc, #32]	@ (8001978 <__NVIC_SetPriority+0x50>)
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	f003 030f 	and.w	r3, r3, #15
 800195e:	3b04      	subs	r3, #4
 8001960:	0112      	lsls	r2, r2, #4
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	440b      	add	r3, r1
 8001966:	761a      	strb	r2, [r3, #24]
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr
 8001974:	e000e100 	.word	0xe000e100
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800197c:	b480      	push	{r7}
 800197e:	b089      	sub	sp, #36	@ 0x24
 8001980:	af00      	add	r7, sp, #0
 8001982:	60f8      	str	r0, [r7, #12]
 8001984:	60b9      	str	r1, [r7, #8]
 8001986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f1c3 0307 	rsb	r3, r3, #7
 8001996:	2b04      	cmp	r3, #4
 8001998:	bf28      	it	cs
 800199a:	2304      	movcs	r3, #4
 800199c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	3304      	adds	r3, #4
 80019a2:	2b06      	cmp	r3, #6
 80019a4:	d902      	bls.n	80019ac <NVIC_EncodePriority+0x30>
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	3b03      	subs	r3, #3
 80019aa:	e000      	b.n	80019ae <NVIC_EncodePriority+0x32>
 80019ac:	2300      	movs	r3, #0
 80019ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	f04f 32ff 	mov.w	r2, #4294967295
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43da      	mvns	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	401a      	ands	r2, r3
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019c4:	f04f 31ff 	mov.w	r1, #4294967295
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	fa01 f303 	lsl.w	r3, r1, r3
 80019ce:	43d9      	mvns	r1, r3
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019d4:	4313      	orrs	r3, r2
         );
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3724      	adds	r7, #36	@ 0x24
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
	...

080019e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	3b01      	subs	r3, #1
 80019f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019f4:	d301      	bcc.n	80019fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019f6:	2301      	movs	r3, #1
 80019f8:	e00f      	b.n	8001a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001a24 <SysTick_Config+0x40>)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a02:	210f      	movs	r1, #15
 8001a04:	f04f 30ff 	mov.w	r0, #4294967295
 8001a08:	f7ff ff8e 	bl	8001928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a0c:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <SysTick_Config+0x40>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a12:	4b04      	ldr	r3, [pc, #16]	@ (8001a24 <SysTick_Config+0x40>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a18:	2300      	movs	r3, #0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3708      	adds	r7, #8
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	bd80      	pop	{r7, pc}
 8001a22:	bf00      	nop
 8001a24:	e000e010 	.word	0xe000e010

08001a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ff47 	bl	80018c4 <__NVIC_SetPriorityGrouping>
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}

08001a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a3e:	b580      	push	{r7, lr}
 8001a40:	b086      	sub	sp, #24
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	4603      	mov	r3, r0
 8001a46:	60b9      	str	r1, [r7, #8]
 8001a48:	607a      	str	r2, [r7, #4]
 8001a4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a50:	f7ff ff5c 	bl	800190c <__NVIC_GetPriorityGrouping>
 8001a54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a56:	687a      	ldr	r2, [r7, #4]
 8001a58:	68b9      	ldr	r1, [r7, #8]
 8001a5a:	6978      	ldr	r0, [r7, #20]
 8001a5c:	f7ff ff8e 	bl	800197c <NVIC_EncodePriority>
 8001a60:	4602      	mov	r2, r0
 8001a62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a66:	4611      	mov	r1, r2
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff ff5d 	bl	8001928 <__NVIC_SetPriority>
}
 8001a6e:	bf00      	nop
 8001a70:	3718      	adds	r7, #24
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f7ff ffb0 	bl	80019e4 <SysTick_Config>
 8001a84:	4603      	mov	r3, r0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3708      	adds	r7, #8
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b089      	sub	sp, #36	@ 0x24
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
 8001aaa:	e159      	b.n	8001d60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001aac:	2201      	movs	r2, #1
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	697a      	ldr	r2, [r7, #20]
 8001abc:	4013      	ands	r3, r2
 8001abe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001ac0:	693a      	ldr	r2, [r7, #16]
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	429a      	cmp	r2, r3
 8001ac6:	f040 8148 	bne.w	8001d5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f003 0303 	and.w	r3, r3, #3
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d005      	beq.n	8001ae2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d130      	bne.n	8001b44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	689b      	ldr	r3, [r3, #8]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	005b      	lsls	r3, r3, #1
 8001aec:	2203      	movs	r2, #3
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	43db      	mvns	r3, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4013      	ands	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	fa02 f303 	lsl.w	r3, r2, r3
 8001b06:	69ba      	ldr	r2, [r7, #24]
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	69ba      	ldr	r2, [r7, #24]
 8001b10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b18:	2201      	movs	r2, #1
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b20:	43db      	mvns	r3, r3
 8001b22:	69ba      	ldr	r2, [r7, #24]
 8001b24:	4013      	ands	r3, r2
 8001b26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	091b      	lsrs	r3, r3, #4
 8001b2e:	f003 0201 	and.w	r2, r3, #1
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	69ba      	ldr	r2, [r7, #24]
 8001b42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	2b03      	cmp	r3, #3
 8001b4e:	d017      	beq.n	8001b80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	68db      	ldr	r3, [r3, #12]
 8001b54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	005b      	lsls	r3, r3, #1
 8001b5a:	2203      	movs	r2, #3
 8001b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b60:	43db      	mvns	r3, r3
 8001b62:	69ba      	ldr	r2, [r7, #24]
 8001b64:	4013      	ands	r3, r2
 8001b66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	689a      	ldr	r2, [r3, #8]
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	005b      	lsls	r3, r3, #1
 8001b70:	fa02 f303 	lsl.w	r3, r2, r3
 8001b74:	69ba      	ldr	r2, [r7, #24]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f003 0303 	and.w	r3, r3, #3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d123      	bne.n	8001bd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	08da      	lsrs	r2, r3, #3
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3208      	adds	r2, #8
 8001b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	f003 0307 	and.w	r3, r3, #7
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	220f      	movs	r2, #15
 8001ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	69ba      	ldr	r2, [r7, #24]
 8001bac:	4013      	ands	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	691a      	ldr	r2, [r3, #16]
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc0:	69ba      	ldr	r2, [r7, #24]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	08da      	lsrs	r2, r3, #3
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	3208      	adds	r2, #8
 8001bce:	69b9      	ldr	r1, [r7, #24]
 8001bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	005b      	lsls	r3, r3, #1
 8001bde:	2203      	movs	r2, #3
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	43db      	mvns	r3, r3
 8001be6:	69ba      	ldr	r2, [r7, #24]
 8001be8:	4013      	ands	r3, r2
 8001bea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 0203 	and.w	r2, r3, #3
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	f000 80a2 	beq.w	8001d5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
 8001c1a:	4b57      	ldr	r3, [pc, #348]	@ (8001d78 <HAL_GPIO_Init+0x2e8>)
 8001c1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c1e:	4a56      	ldr	r2, [pc, #344]	@ (8001d78 <HAL_GPIO_Init+0x2e8>)
 8001c20:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c24:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c26:	4b54      	ldr	r3, [pc, #336]	@ (8001d78 <HAL_GPIO_Init+0x2e8>)
 8001c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c2e:	60fb      	str	r3, [r7, #12]
 8001c30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c32:	4a52      	ldr	r2, [pc, #328]	@ (8001d7c <HAL_GPIO_Init+0x2ec>)
 8001c34:	69fb      	ldr	r3, [r7, #28]
 8001c36:	089b      	lsrs	r3, r3, #2
 8001c38:	3302      	adds	r3, #2
 8001c3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	f003 0303 	and.w	r3, r3, #3
 8001c46:	009b      	lsls	r3, r3, #2
 8001c48:	220f      	movs	r2, #15
 8001c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4e:	43db      	mvns	r3, r3
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4013      	ands	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4a49      	ldr	r2, [pc, #292]	@ (8001d80 <HAL_GPIO_Init+0x2f0>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d019      	beq.n	8001c92 <HAL_GPIO_Init+0x202>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4a48      	ldr	r2, [pc, #288]	@ (8001d84 <HAL_GPIO_Init+0x2f4>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d013      	beq.n	8001c8e <HAL_GPIO_Init+0x1fe>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4a47      	ldr	r2, [pc, #284]	@ (8001d88 <HAL_GPIO_Init+0x2f8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d00d      	beq.n	8001c8a <HAL_GPIO_Init+0x1fa>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4a46      	ldr	r2, [pc, #280]	@ (8001d8c <HAL_GPIO_Init+0x2fc>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d007      	beq.n	8001c86 <HAL_GPIO_Init+0x1f6>
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	4a45      	ldr	r2, [pc, #276]	@ (8001d90 <HAL_GPIO_Init+0x300>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d101      	bne.n	8001c82 <HAL_GPIO_Init+0x1f2>
 8001c7e:	2304      	movs	r3, #4
 8001c80:	e008      	b.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c82:	2307      	movs	r3, #7
 8001c84:	e006      	b.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c86:	2303      	movs	r3, #3
 8001c88:	e004      	b.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e002      	b.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <HAL_GPIO_Init+0x204>
 8001c92:	2300      	movs	r3, #0
 8001c94:	69fa      	ldr	r2, [r7, #28]
 8001c96:	f002 0203 	and.w	r2, r2, #3
 8001c9a:	0092      	lsls	r2, r2, #2
 8001c9c:	4093      	lsls	r3, r2
 8001c9e:	69ba      	ldr	r2, [r7, #24]
 8001ca0:	4313      	orrs	r3, r2
 8001ca2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ca4:	4935      	ldr	r1, [pc, #212]	@ (8001d7c <HAL_GPIO_Init+0x2ec>)
 8001ca6:	69fb      	ldr	r3, [r7, #28]
 8001ca8:	089b      	lsrs	r3, r3, #2
 8001caa:	3302      	adds	r3, #2
 8001cac:	69ba      	ldr	r2, [r7, #24]
 8001cae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cb2:	4b38      	ldr	r3, [pc, #224]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001cb4:	689b      	ldr	r3, [r3, #8]
 8001cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d003      	beq.n	8001cd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001cce:	69ba      	ldr	r2, [r7, #24]
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	43db      	mvns	r3, r3
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d003      	beq.n	8001d00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d00:	4a24      	ldr	r2, [pc, #144]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d06:	4b23      	ldr	r3, [pc, #140]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	43db      	mvns	r3, r3
 8001d10:	69ba      	ldr	r2, [r7, #24]
 8001d12:	4013      	ands	r3, r2
 8001d14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d003      	beq.n	8001d2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d22:	69ba      	ldr	r2, [r7, #24]
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d30:	4b18      	ldr	r3, [pc, #96]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	43db      	mvns	r3, r3
 8001d3a:	69ba      	ldr	r2, [r7, #24]
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d4c:	69ba      	ldr	r2, [r7, #24]
 8001d4e:	693b      	ldr	r3, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001d54:	4a0f      	ldr	r2, [pc, #60]	@ (8001d94 <HAL_GPIO_Init+0x304>)
 8001d56:	69bb      	ldr	r3, [r7, #24]
 8001d58:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	61fb      	str	r3, [r7, #28]
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	2b0f      	cmp	r3, #15
 8001d64:	f67f aea2 	bls.w	8001aac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001d68:	bf00      	nop
 8001d6a:	bf00      	nop
 8001d6c:	3724      	adds	r7, #36	@ 0x24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
 8001d76:	bf00      	nop
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40013800 	.word	0x40013800
 8001d80:	40020000 	.word	0x40020000
 8001d84:	40020400 	.word	0x40020400
 8001d88:	40020800 	.word	0x40020800
 8001d8c:	40020c00 	.word	0x40020c00
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40013c00 	.word	0x40013c00

08001d98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	807b      	strh	r3, [r7, #2]
 8001da4:	4613      	mov	r3, r2
 8001da6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001da8:	787b      	ldrb	r3, [r7, #1]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d003      	beq.n	8001db6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dae:	887a      	ldrh	r2, [r7, #2]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001db4:	e003      	b.n	8001dbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001db6:	887b      	ldrh	r3, [r7, #2]
 8001db8:	041a      	lsls	r2, r3, #16
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	619a      	str	r2, [r3, #24]
}
 8001dbe:	bf00      	nop
 8001dc0:	370c      	adds	r7, #12
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc8:	4770      	bx	lr
	...

08001dcc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d101      	bne.n	8001dde <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	e12b      	b.n	8002036 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001de4:	b2db      	uxtb	r3, r3
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d106      	bne.n	8001df8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7fe fd58 	bl	80008a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2224      	movs	r2, #36	@ 0x24
 8001dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681a      	ldr	r2, [r3, #0]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0201 	bic.w	r2, r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e30:	f000 fd94 	bl	800295c <HAL_RCC_GetPCLK1Freq>
 8001e34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	4a81      	ldr	r2, [pc, #516]	@ (8002040 <HAL_I2C_Init+0x274>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d807      	bhi.n	8001e50 <HAL_I2C_Init+0x84>
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	4a80      	ldr	r2, [pc, #512]	@ (8002044 <HAL_I2C_Init+0x278>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	bf94      	ite	ls
 8001e48:	2301      	movls	r3, #1
 8001e4a:	2300      	movhi	r3, #0
 8001e4c:	b2db      	uxtb	r3, r3
 8001e4e:	e006      	b.n	8001e5e <HAL_I2C_Init+0x92>
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4a7d      	ldr	r2, [pc, #500]	@ (8002048 <HAL_I2C_Init+0x27c>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	bf94      	ite	ls
 8001e58:	2301      	movls	r3, #1
 8001e5a:	2300      	movhi	r3, #0
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e0e7      	b.n	8002036 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	4a78      	ldr	r2, [pc, #480]	@ (800204c <HAL_I2C_Init+0x280>)
 8001e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6e:	0c9b      	lsrs	r3, r3, #18
 8001e70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	68ba      	ldr	r2, [r7, #8]
 8001e82:	430a      	orrs	r2, r1
 8001e84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	4a6a      	ldr	r2, [pc, #424]	@ (8002040 <HAL_I2C_Init+0x274>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d802      	bhi.n	8001ea0 <HAL_I2C_Init+0xd4>
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	e009      	b.n	8001eb4 <HAL_I2C_Init+0xe8>
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ea6:	fb02 f303 	mul.w	r3, r2, r3
 8001eaa:	4a69      	ldr	r2, [pc, #420]	@ (8002050 <HAL_I2C_Init+0x284>)
 8001eac:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb0:	099b      	lsrs	r3, r3, #6
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001ec6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	495c      	ldr	r1, [pc, #368]	@ (8002040 <HAL_I2C_Init+0x274>)
 8001ed0:	428b      	cmp	r3, r1
 8001ed2:	d819      	bhi.n	8001f08 <HAL_I2C_Init+0x13c>
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	1e59      	subs	r1, r3, #1
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ee2:	1c59      	adds	r1, r3, #1
 8001ee4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001ee8:	400b      	ands	r3, r1
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d00a      	beq.n	8001f04 <HAL_I2C_Init+0x138>
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1e59      	subs	r1, r3, #1
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	005b      	lsls	r3, r3, #1
 8001ef8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001efc:	3301      	adds	r3, #1
 8001efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f02:	e051      	b.n	8001fa8 <HAL_I2C_Init+0x1dc>
 8001f04:	2304      	movs	r3, #4
 8001f06:	e04f      	b.n	8001fa8 <HAL_I2C_Init+0x1dc>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d111      	bne.n	8001f34 <HAL_I2C_Init+0x168>
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	1e58      	subs	r0, r3, #1
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6859      	ldr	r1, [r3, #4]
 8001f18:	460b      	mov	r3, r1
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	440b      	add	r3, r1
 8001f1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f22:	3301      	adds	r3, #1
 8001f24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	bf0c      	ite	eq
 8001f2c:	2301      	moveq	r3, #1
 8001f2e:	2300      	movne	r3, #0
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	e012      	b.n	8001f5a <HAL_I2C_Init+0x18e>
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	1e58      	subs	r0, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6859      	ldr	r1, [r3, #4]
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	009b      	lsls	r3, r3, #2
 8001f40:	440b      	add	r3, r1
 8001f42:	0099      	lsls	r1, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	bf0c      	ite	eq
 8001f54:	2301      	moveq	r3, #1
 8001f56:	2300      	movne	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_I2C_Init+0x196>
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e022      	b.n	8001fa8 <HAL_I2C_Init+0x1dc>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d10e      	bne.n	8001f88 <HAL_I2C_Init+0x1bc>
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	1e58      	subs	r0, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6859      	ldr	r1, [r3, #4]
 8001f72:	460b      	mov	r3, r1
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	440b      	add	r3, r1
 8001f78:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001f86:	e00f      	b.n	8001fa8 <HAL_I2C_Init+0x1dc>
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	1e58      	subs	r0, r3, #1
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6859      	ldr	r1, [r3, #4]
 8001f90:	460b      	mov	r3, r1
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	0099      	lsls	r1, r3, #2
 8001f98:	440b      	add	r3, r1
 8001f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fa4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	6809      	ldr	r1, [r1, #0]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	69da      	ldr	r2, [r3, #28]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	431a      	orrs	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001fd6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001fda:	687a      	ldr	r2, [r7, #4]
 8001fdc:	6911      	ldr	r1, [r2, #16]
 8001fde:	687a      	ldr	r2, [r7, #4]
 8001fe0:	68d2      	ldr	r2, [r2, #12]
 8001fe2:	4311      	orrs	r1, r2
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	430b      	orrs	r3, r1
 8001fea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	695a      	ldr	r2, [r3, #20]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	431a      	orrs	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	430a      	orrs	r2, r1
 8002006:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2220      	movs	r2, #32
 8002022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2200      	movs	r2, #0
 800202a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002034:	2300      	movs	r3, #0
}
 8002036:	4618      	mov	r0, r3
 8002038:	3710      	adds	r7, #16
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	000186a0 	.word	0x000186a0
 8002044:	001e847f 	.word	0x001e847f
 8002048:	003d08ff 	.word	0x003d08ff
 800204c:	431bde83 	.word	0x431bde83
 8002050:	10624dd3 	.word	0x10624dd3

08002054 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002054:	b480      	push	{r7}
 8002056:	b083      	sub	sp, #12
 8002058:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800205a:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <HAL_PWR_EnableBkUpAccess+0x20>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <HAL_PWR_EnableBkUpAccess+0x24>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8002066:	687b      	ldr	r3, [r7, #4]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	420e0020 	.word	0x420e0020
 8002078:	40007000 	.word	0x40007000

0800207c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e267      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0301 	and.w	r3, r3, #1
 8002096:	2b00      	cmp	r3, #0
 8002098:	d075      	beq.n	8002186 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800209a:	4b88      	ldr	r3, [pc, #544]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	2b04      	cmp	r3, #4
 80020a4:	d00c      	beq.n	80020c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020a6:	4b85      	ldr	r3, [pc, #532]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d112      	bne.n	80020d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020b2:	4b82      	ldr	r3, [pc, #520]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80020be:	d10b      	bne.n	80020d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c0:	4b7e      	ldr	r3, [pc, #504]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d05b      	beq.n	8002184 <HAL_RCC_OscConfig+0x108>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	685b      	ldr	r3, [r3, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d157      	bne.n	8002184 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e242      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020e0:	d106      	bne.n	80020f0 <HAL_RCC_OscConfig+0x74>
 80020e2:	4b76      	ldr	r3, [pc, #472]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a75      	ldr	r2, [pc, #468]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ec:	6013      	str	r3, [r2, #0]
 80020ee:	e01d      	b.n	800212c <HAL_RCC_OscConfig+0xb0>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020f8:	d10c      	bne.n	8002114 <HAL_RCC_OscConfig+0x98>
 80020fa:	4b70      	ldr	r3, [pc, #448]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a6f      	ldr	r2, [pc, #444]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002100:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	4b6d      	ldr	r3, [pc, #436]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a6c      	ldr	r2, [pc, #432]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800210c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e00b      	b.n	800212c <HAL_RCC_OscConfig+0xb0>
 8002114:	4b69      	ldr	r3, [pc, #420]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a68      	ldr	r2, [pc, #416]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800211a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800211e:	6013      	str	r3, [r2, #0]
 8002120:	4b66      	ldr	r3, [pc, #408]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a65      	ldr	r2, [pc, #404]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002126:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800212a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	685b      	ldr	r3, [r3, #4]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d013      	beq.n	800215c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002134:	f7ff f934 	bl	80013a0 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800213c:	f7ff f930 	bl	80013a0 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	@ 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e207      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214e:	4b5b      	ldr	r3, [pc, #364]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d0f0      	beq.n	800213c <HAL_RCC_OscConfig+0xc0>
 800215a:	e014      	b.n	8002186 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800215c:	f7ff f920 	bl	80013a0 <HAL_GetTick>
 8002160:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002162:	e008      	b.n	8002176 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002164:	f7ff f91c 	bl	80013a0 <HAL_GetTick>
 8002168:	4602      	mov	r2, r0
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	1ad3      	subs	r3, r2, r3
 800216e:	2b64      	cmp	r3, #100	@ 0x64
 8002170:	d901      	bls.n	8002176 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e1f3      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002176:	4b51      	ldr	r3, [pc, #324]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d1f0      	bne.n	8002164 <HAL_RCC_OscConfig+0xe8>
 8002182:	e000      	b.n	8002186 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002184:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 0302 	and.w	r3, r3, #2
 800218e:	2b00      	cmp	r3, #0
 8002190:	d063      	beq.n	800225a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002192:	4b4a      	ldr	r3, [pc, #296]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b00      	cmp	r3, #0
 800219c:	d00b      	beq.n	80021b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800219e:	4b47      	ldr	r3, [pc, #284]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80021a6:	2b08      	cmp	r3, #8
 80021a8:	d11c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80021aa:	4b44      	ldr	r3, [pc, #272]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d116      	bne.n	80021e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	4b41      	ldr	r3, [pc, #260]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d005      	beq.n	80021ce <HAL_RCC_OscConfig+0x152>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d001      	beq.n	80021ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e1c7      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ce:	4b3b      	ldr	r3, [pc, #236]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	4937      	ldr	r1, [pc, #220]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 80021de:	4313      	orrs	r3, r2
 80021e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021e2:	e03a      	b.n	800225a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d020      	beq.n	800222e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021ec:	4b34      	ldr	r3, [pc, #208]	@ (80022c0 <HAL_RCC_OscConfig+0x244>)
 80021ee:	2201      	movs	r2, #1
 80021f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f2:	f7ff f8d5 	bl	80013a0 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f8:	e008      	b.n	800220c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021fa:	f7ff f8d1 	bl	80013a0 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d901      	bls.n	800220c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e1a8      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800220c:	4b2b      	ldr	r3, [pc, #172]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0302 	and.w	r3, r3, #2
 8002214:	2b00      	cmp	r3, #0
 8002216:	d0f0      	beq.n	80021fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002218:	4b28      	ldr	r3, [pc, #160]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	691b      	ldr	r3, [r3, #16]
 8002224:	00db      	lsls	r3, r3, #3
 8002226:	4925      	ldr	r1, [pc, #148]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002228:	4313      	orrs	r3, r2
 800222a:	600b      	str	r3, [r1, #0]
 800222c:	e015      	b.n	800225a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <HAL_RCC_OscConfig+0x244>)
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7ff f8b4 	bl	80013a0 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800223c:	f7ff f8b0 	bl	80013a0 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e187      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224e:	4b1b      	ldr	r3, [pc, #108]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d036      	beq.n	80022d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d016      	beq.n	800229c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800226e:	4b15      	ldr	r3, [pc, #84]	@ (80022c4 <HAL_RCC_OscConfig+0x248>)
 8002270:	2201      	movs	r2, #1
 8002272:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002274:	f7ff f894 	bl	80013a0 <HAL_GetTick>
 8002278:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800227a:	e008      	b.n	800228e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800227c:	f7ff f890 	bl	80013a0 <HAL_GetTick>
 8002280:	4602      	mov	r2, r0
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	2b02      	cmp	r3, #2
 8002288:	d901      	bls.n	800228e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800228a:	2303      	movs	r3, #3
 800228c:	e167      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228e:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <HAL_RCC_OscConfig+0x240>)
 8002290:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002292:	f003 0302 	and.w	r3, r3, #2
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0f0      	beq.n	800227c <HAL_RCC_OscConfig+0x200>
 800229a:	e01b      	b.n	80022d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800229c:	4b09      	ldr	r3, [pc, #36]	@ (80022c4 <HAL_RCC_OscConfig+0x248>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a2:	f7ff f87d 	bl	80013a0 <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a8:	e00e      	b.n	80022c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022aa:	f7ff f879 	bl	80013a0 <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d907      	bls.n	80022c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e150      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
 80022bc:	40023800 	.word	0x40023800
 80022c0:	42470000 	.word	0x42470000
 80022c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022c8:	4b88      	ldr	r3, [pc, #544]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1ea      	bne.n	80022aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 8097 	beq.w	8002410 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e2:	2300      	movs	r3, #0
 80022e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022e6:	4b81      	ldr	r3, [pc, #516]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10f      	bne.n	8002312 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	2300      	movs	r3, #0
 80022f4:	60bb      	str	r3, [r7, #8]
 80022f6:	4b7d      	ldr	r3, [pc, #500]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022fa:	4a7c      	ldr	r2, [pc, #496]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002300:	6413      	str	r3, [r2, #64]	@ 0x40
 8002302:	4b7a      	ldr	r3, [pc, #488]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002304:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800230e:	2301      	movs	r3, #1
 8002310:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002312:	4b77      	ldr	r3, [pc, #476]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d118      	bne.n	8002350 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800231e:	4b74      	ldr	r3, [pc, #464]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a73      	ldr	r2, [pc, #460]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232a:	f7ff f839 	bl	80013a0 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002332:	f7ff f835 	bl	80013a0 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b02      	cmp	r3, #2
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e10c      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002344:	4b6a      	ldr	r3, [pc, #424]	@ (80024f0 <HAL_RCC_OscConfig+0x474>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689b      	ldr	r3, [r3, #8]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d106      	bne.n	8002366 <HAL_RCC_OscConfig+0x2ea>
 8002358:	4b64      	ldr	r3, [pc, #400]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800235a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235c:	4a63      	ldr	r2, [pc, #396]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6713      	str	r3, [r2, #112]	@ 0x70
 8002364:	e01c      	b.n	80023a0 <HAL_RCC_OscConfig+0x324>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	2b05      	cmp	r3, #5
 800236c:	d10c      	bne.n	8002388 <HAL_RCC_OscConfig+0x30c>
 800236e:	4b5f      	ldr	r3, [pc, #380]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002370:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002372:	4a5e      	ldr	r2, [pc, #376]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002374:	f043 0304 	orr.w	r3, r3, #4
 8002378:	6713      	str	r3, [r2, #112]	@ 0x70
 800237a:	4b5c      	ldr	r3, [pc, #368]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800237c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237e:	4a5b      	ldr	r2, [pc, #364]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002380:	f043 0301 	orr.w	r3, r3, #1
 8002384:	6713      	str	r3, [r2, #112]	@ 0x70
 8002386:	e00b      	b.n	80023a0 <HAL_RCC_OscConfig+0x324>
 8002388:	4b58      	ldr	r3, [pc, #352]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800238a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800238c:	4a57      	ldr	r2, [pc, #348]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800238e:	f023 0301 	bic.w	r3, r3, #1
 8002392:	6713      	str	r3, [r2, #112]	@ 0x70
 8002394:	4b55      	ldr	r3, [pc, #340]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002398:	4a54      	ldr	r2, [pc, #336]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800239a:	f023 0304 	bic.w	r3, r3, #4
 800239e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d015      	beq.n	80023d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023a8:	f7fe fffa 	bl	80013a0 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7fe fff6 	bl	80013a0 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0cb      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c6:	4b49      	ldr	r3, [pc, #292]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0ee      	beq.n	80023b0 <HAL_RCC_OscConfig+0x334>
 80023d2:	e014      	b.n	80023fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d4:	f7fe ffe4 	bl	80013a0 <HAL_GetTick>
 80023d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023da:	e00a      	b.n	80023f2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023dc:	f7fe ffe0 	bl	80013a0 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d901      	bls.n	80023f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023ee:	2303      	movs	r3, #3
 80023f0:	e0b5      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f2:	4b3e      	ldr	r3, [pc, #248]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80023f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023f6:	f003 0302 	and.w	r3, r3, #2
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d1ee      	bne.n	80023dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023fe:	7dfb      	ldrb	r3, [r7, #23]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d105      	bne.n	8002410 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002404:	4b39      	ldr	r3, [pc, #228]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	4a38      	ldr	r2, [pc, #224]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800240a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800240e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	699b      	ldr	r3, [r3, #24]
 8002414:	2b00      	cmp	r3, #0
 8002416:	f000 80a1 	beq.w	800255c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800241a:	4b34      	ldr	r3, [pc, #208]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 030c 	and.w	r3, r3, #12
 8002422:	2b08      	cmp	r3, #8
 8002424:	d05c      	beq.n	80024e0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	699b      	ldr	r3, [r3, #24]
 800242a:	2b02      	cmp	r3, #2
 800242c:	d141      	bne.n	80024b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242e:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 8002430:	2200      	movs	r2, #0
 8002432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002434:	f7fe ffb4 	bl	80013a0 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe ffb0 	bl	80013a0 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e087      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244e:	4b27      	ldr	r3, [pc, #156]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69da      	ldr	r2, [r3, #28]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002468:	019b      	lsls	r3, r3, #6
 800246a:	431a      	orrs	r2, r3
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	3b01      	subs	r3, #1
 8002474:	041b      	lsls	r3, r3, #16
 8002476:	431a      	orrs	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247c:	061b      	lsls	r3, r3, #24
 800247e:	491b      	ldr	r1, [pc, #108]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 8002480:	4313      	orrs	r3, r2
 8002482:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 8002486:	2201      	movs	r2, #1
 8002488:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248a:	f7fe ff89 	bl	80013a0 <HAL_GetTick>
 800248e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002490:	e008      	b.n	80024a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002492:	f7fe ff85 	bl	80013a0 <HAL_GetTick>
 8002496:	4602      	mov	r2, r0
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	1ad3      	subs	r3, r2, r3
 800249c:	2b02      	cmp	r3, #2
 800249e:	d901      	bls.n	80024a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80024a0:	2303      	movs	r3, #3
 80024a2:	e05c      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024a4:	4b11      	ldr	r3, [pc, #68]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d0f0      	beq.n	8002492 <HAL_RCC_OscConfig+0x416>
 80024b0:	e054      	b.n	800255c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024b2:	4b10      	ldr	r3, [pc, #64]	@ (80024f4 <HAL_RCC_OscConfig+0x478>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b8:	f7fe ff72 	bl	80013a0 <HAL_GetTick>
 80024bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024be:	e008      	b.n	80024d2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024c0:	f7fe ff6e 	bl	80013a0 <HAL_GetTick>
 80024c4:	4602      	mov	r2, r0
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	1ad3      	subs	r3, r2, r3
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d901      	bls.n	80024d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024ce:	2303      	movs	r3, #3
 80024d0:	e045      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024d2:	4b06      	ldr	r3, [pc, #24]	@ (80024ec <HAL_RCC_OscConfig+0x470>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f0      	bne.n	80024c0 <HAL_RCC_OscConfig+0x444>
 80024de:	e03d      	b.n	800255c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d107      	bne.n	80024f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e038      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40007000 	.word	0x40007000
 80024f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002568 <HAL_RCC_OscConfig+0x4ec>)
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d028      	beq.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002510:	429a      	cmp	r2, r3
 8002512:	d121      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	429a      	cmp	r2, r3
 8002520:	d11a      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002522:	68fa      	ldr	r2, [r7, #12]
 8002524:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002528:	4013      	ands	r3, r2
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800252e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002530:	4293      	cmp	r3, r2
 8002532:	d111      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800253e:	085b      	lsrs	r3, r3, #1
 8002540:	3b01      	subs	r3, #1
 8002542:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002544:	429a      	cmp	r2, r3
 8002546:	d107      	bne.n	8002558 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002552:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002554:	429a      	cmp	r2, r3
 8002556:	d001      	beq.n	800255c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002558:	2301      	movs	r3, #1
 800255a:	e000      	b.n	800255e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800255c:	2300      	movs	r3, #0
}
 800255e:	4618      	mov	r0, r3
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40023800 	.word	0x40023800

0800256c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
 8002574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0cc      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002580:	4b68      	ldr	r3, [pc, #416]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	429a      	cmp	r2, r3
 800258c:	d90c      	bls.n	80025a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800258e:	4b65      	ldr	r3, [pc, #404]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002590:	683a      	ldr	r2, [r7, #0]
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002596:	4b63      	ldr	r3, [pc, #396]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0307 	and.w	r3, r3, #7
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d001      	beq.n	80025a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e0b8      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f003 0302 	and.w	r3, r3, #2
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d020      	beq.n	80025f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f003 0304 	and.w	r3, r3, #4
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d005      	beq.n	80025cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025c0:	4b59      	ldr	r3, [pc, #356]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	4a58      	ldr	r2, [pc, #352]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d005      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025d8:	4b53      	ldr	r3, [pc, #332]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	4a52      	ldr	r2, [pc, #328]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e4:	4b50      	ldr	r3, [pc, #320]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	494d      	ldr	r1, [pc, #308]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80025f2:	4313      	orrs	r3, r2
 80025f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d044      	beq.n	800268c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	2b01      	cmp	r3, #1
 8002608:	d107      	bne.n	800261a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b47      	ldr	r3, [pc, #284]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d119      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e07f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	2b02      	cmp	r3, #2
 8002620:	d003      	beq.n	800262a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002626:	2b03      	cmp	r3, #3
 8002628:	d107      	bne.n	800263a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800262a:	4b3f      	ldr	r3, [pc, #252]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002632:	2b00      	cmp	r3, #0
 8002634:	d109      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e06f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263a:	4b3b      	ldr	r3, [pc, #236]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0302 	and.w	r3, r3, #2
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	e067      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800264a:	4b37      	ldr	r3, [pc, #220]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f023 0203 	bic.w	r2, r3, #3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	4934      	ldr	r1, [pc, #208]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 8002658:	4313      	orrs	r3, r2
 800265a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800265c:	f7fe fea0 	bl	80013a0 <HAL_GetTick>
 8002660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	e00a      	b.n	800267a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002664:	f7fe fe9c 	bl	80013a0 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002672:	4293      	cmp	r3, r2
 8002674:	d901      	bls.n	800267a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e04f      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267a:	4b2b      	ldr	r3, [pc, #172]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	f003 020c 	and.w	r2, r3, #12
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	429a      	cmp	r2, r3
 800268a:	d1eb      	bne.n	8002664 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800268c:	4b25      	ldr	r3, [pc, #148]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d20c      	bcs.n	80026b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269a:	4b22      	ldr	r3, [pc, #136]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 800269c:	683a      	ldr	r2, [r7, #0]
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026a2:	4b20      	ldr	r3, [pc, #128]	@ (8002724 <HAL_RCC_ClockConfig+0x1b8>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0307 	and.w	r3, r3, #7
 80026aa:	683a      	ldr	r2, [r7, #0]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d001      	beq.n	80026b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e032      	b.n	800271a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0304 	and.w	r3, r3, #4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026c0:	4b19      	ldr	r3, [pc, #100]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	4916      	ldr	r1, [pc, #88]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 0308 	and.w	r3, r3, #8
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d009      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026de:	4b12      	ldr	r3, [pc, #72]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	00db      	lsls	r3, r3, #3
 80026ec:	490e      	ldr	r1, [pc, #56]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026f2:	f000 f821 	bl	8002738 <HAL_RCC_GetSysClockFreq>
 80026f6:	4602      	mov	r2, r0
 80026f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002728 <HAL_RCC_ClockConfig+0x1bc>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	091b      	lsrs	r3, r3, #4
 80026fe:	f003 030f 	and.w	r3, r3, #15
 8002702:	490a      	ldr	r1, [pc, #40]	@ (800272c <HAL_RCC_ClockConfig+0x1c0>)
 8002704:	5ccb      	ldrb	r3, [r1, r3]
 8002706:	fa22 f303 	lsr.w	r3, r2, r3
 800270a:	4a09      	ldr	r2, [pc, #36]	@ (8002730 <HAL_RCC_ClockConfig+0x1c4>)
 800270c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800270e:	4b09      	ldr	r3, [pc, #36]	@ (8002734 <HAL_RCC_ClockConfig+0x1c8>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4618      	mov	r0, r3
 8002714:	f7fe fe00 	bl	8001318 <HAL_InitTick>

  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	40023c00 	.word	0x40023c00
 8002728:	40023800 	.word	0x40023800
 800272c:	08004b30 	.word	0x08004b30
 8002730:	20000000 	.word	0x20000000
 8002734:	20000004 	.word	0x20000004

08002738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002738:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800273c:	b094      	sub	sp, #80	@ 0x50
 800273e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002740:	2300      	movs	r3, #0
 8002742:	647b      	str	r3, [r7, #68]	@ 0x44
 8002744:	2300      	movs	r3, #0
 8002746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002748:	2300      	movs	r3, #0
 800274a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800274c:	2300      	movs	r3, #0
 800274e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002750:	4b79      	ldr	r3, [pc, #484]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 8002752:	689b      	ldr	r3, [r3, #8]
 8002754:	f003 030c 	and.w	r3, r3, #12
 8002758:	2b08      	cmp	r3, #8
 800275a:	d00d      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x40>
 800275c:	2b08      	cmp	r3, #8
 800275e:	f200 80e1 	bhi.w	8002924 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002762:	2b00      	cmp	r3, #0
 8002764:	d002      	beq.n	800276c <HAL_RCC_GetSysClockFreq+0x34>
 8002766:	2b04      	cmp	r3, #4
 8002768:	d003      	beq.n	8002772 <HAL_RCC_GetSysClockFreq+0x3a>
 800276a:	e0db      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800276c:	4b73      	ldr	r3, [pc, #460]	@ (800293c <HAL_RCC_GetSysClockFreq+0x204>)
 800276e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8002770:	e0db      	b.n	800292a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002772:	4b73      	ldr	r3, [pc, #460]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x208>)
 8002774:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002776:	e0d8      	b.n	800292a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002778:	4b6f      	ldr	r3, [pc, #444]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002780:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002782:	4b6d      	ldr	r3, [pc, #436]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800278a:	2b00      	cmp	r3, #0
 800278c:	d063      	beq.n	8002856 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800278e:	4b6a      	ldr	r3, [pc, #424]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	099b      	lsrs	r3, r3, #6
 8002794:	2200      	movs	r2, #0
 8002796:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002798:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800279a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800279c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80027a2:	2300      	movs	r3, #0
 80027a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80027a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80027aa:	4622      	mov	r2, r4
 80027ac:	462b      	mov	r3, r5
 80027ae:	f04f 0000 	mov.w	r0, #0
 80027b2:	f04f 0100 	mov.w	r1, #0
 80027b6:	0159      	lsls	r1, r3, #5
 80027b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027bc:	0150      	lsls	r0, r2, #5
 80027be:	4602      	mov	r2, r0
 80027c0:	460b      	mov	r3, r1
 80027c2:	4621      	mov	r1, r4
 80027c4:	1a51      	subs	r1, r2, r1
 80027c6:	6139      	str	r1, [r7, #16]
 80027c8:	4629      	mov	r1, r5
 80027ca:	eb63 0301 	sbc.w	r3, r3, r1
 80027ce:	617b      	str	r3, [r7, #20]
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027dc:	4659      	mov	r1, fp
 80027de:	018b      	lsls	r3, r1, #6
 80027e0:	4651      	mov	r1, sl
 80027e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027e6:	4651      	mov	r1, sl
 80027e8:	018a      	lsls	r2, r1, #6
 80027ea:	4651      	mov	r1, sl
 80027ec:	ebb2 0801 	subs.w	r8, r2, r1
 80027f0:	4659      	mov	r1, fp
 80027f2:	eb63 0901 	sbc.w	r9, r3, r1
 80027f6:	f04f 0200 	mov.w	r2, #0
 80027fa:	f04f 0300 	mov.w	r3, #0
 80027fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002802:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002806:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800280a:	4690      	mov	r8, r2
 800280c:	4699      	mov	r9, r3
 800280e:	4623      	mov	r3, r4
 8002810:	eb18 0303 	adds.w	r3, r8, r3
 8002814:	60bb      	str	r3, [r7, #8]
 8002816:	462b      	mov	r3, r5
 8002818:	eb49 0303 	adc.w	r3, r9, r3
 800281c:	60fb      	str	r3, [r7, #12]
 800281e:	f04f 0200 	mov.w	r2, #0
 8002822:	f04f 0300 	mov.w	r3, #0
 8002826:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800282a:	4629      	mov	r1, r5
 800282c:	024b      	lsls	r3, r1, #9
 800282e:	4621      	mov	r1, r4
 8002830:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002834:	4621      	mov	r1, r4
 8002836:	024a      	lsls	r2, r1, #9
 8002838:	4610      	mov	r0, r2
 800283a:	4619      	mov	r1, r3
 800283c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800283e:	2200      	movs	r2, #0
 8002840:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002842:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002844:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002848:	f7fd fd1a 	bl	8000280 <__aeabi_uldivmod>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4613      	mov	r3, r2
 8002852:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002854:	e058      	b.n	8002908 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002856:	4b38      	ldr	r3, [pc, #224]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	099b      	lsrs	r3, r3, #6
 800285c:	2200      	movs	r2, #0
 800285e:	4618      	mov	r0, r3
 8002860:	4611      	mov	r1, r2
 8002862:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002866:	623b      	str	r3, [r7, #32]
 8002868:	2300      	movs	r3, #0
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
 800286c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002870:	4642      	mov	r2, r8
 8002872:	464b      	mov	r3, r9
 8002874:	f04f 0000 	mov.w	r0, #0
 8002878:	f04f 0100 	mov.w	r1, #0
 800287c:	0159      	lsls	r1, r3, #5
 800287e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002882:	0150      	lsls	r0, r2, #5
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4641      	mov	r1, r8
 800288a:	ebb2 0a01 	subs.w	sl, r2, r1
 800288e:	4649      	mov	r1, r9
 8002890:	eb63 0b01 	sbc.w	fp, r3, r1
 8002894:	f04f 0200 	mov.w	r2, #0
 8002898:	f04f 0300 	mov.w	r3, #0
 800289c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028a8:	ebb2 040a 	subs.w	r4, r2, sl
 80028ac:	eb63 050b 	sbc.w	r5, r3, fp
 80028b0:	f04f 0200 	mov.w	r2, #0
 80028b4:	f04f 0300 	mov.w	r3, #0
 80028b8:	00eb      	lsls	r3, r5, #3
 80028ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028be:	00e2      	lsls	r2, r4, #3
 80028c0:	4614      	mov	r4, r2
 80028c2:	461d      	mov	r5, r3
 80028c4:	4643      	mov	r3, r8
 80028c6:	18e3      	adds	r3, r4, r3
 80028c8:	603b      	str	r3, [r7, #0]
 80028ca:	464b      	mov	r3, r9
 80028cc:	eb45 0303 	adc.w	r3, r5, r3
 80028d0:	607b      	str	r3, [r7, #4]
 80028d2:	f04f 0200 	mov.w	r2, #0
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028de:	4629      	mov	r1, r5
 80028e0:	028b      	lsls	r3, r1, #10
 80028e2:	4621      	mov	r1, r4
 80028e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028e8:	4621      	mov	r1, r4
 80028ea:	028a      	lsls	r2, r1, #10
 80028ec:	4610      	mov	r0, r2
 80028ee:	4619      	mov	r1, r3
 80028f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028f2:	2200      	movs	r2, #0
 80028f4:	61bb      	str	r3, [r7, #24]
 80028f6:	61fa      	str	r2, [r7, #28]
 80028f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028fc:	f7fd fcc0 	bl	8000280 <__aeabi_uldivmod>
 8002900:	4602      	mov	r2, r0
 8002902:	460b      	mov	r3, r1
 8002904:	4613      	mov	r3, r2
 8002906:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002908:	4b0b      	ldr	r3, [pc, #44]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x200>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	0c1b      	lsrs	r3, r3, #16
 800290e:	f003 0303 	and.w	r3, r3, #3
 8002912:	3301      	adds	r3, #1
 8002914:	005b      	lsls	r3, r3, #1
 8002916:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8002918:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800291a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800291c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002920:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002922:	e002      	b.n	800292a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002924:	4b05      	ldr	r3, [pc, #20]	@ (800293c <HAL_RCC_GetSysClockFreq+0x204>)
 8002926:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002928:	bf00      	nop
    }
  }
  return sysclockfreq;
 800292a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800292c:	4618      	mov	r0, r3
 800292e:	3750      	adds	r7, #80	@ 0x50
 8002930:	46bd      	mov	sp, r7
 8002932:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002936:	bf00      	nop
 8002938:	40023800 	.word	0x40023800
 800293c:	00f42400 	.word	0x00f42400
 8002940:	007a1200 	.word	0x007a1200

08002944 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002948:	4b03      	ldr	r3, [pc, #12]	@ (8002958 <HAL_RCC_GetHCLKFreq+0x14>)
 800294a:	681b      	ldr	r3, [r3, #0]
}
 800294c:	4618      	mov	r0, r3
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	20000000 	.word	0x20000000

0800295c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002960:	f7ff fff0 	bl	8002944 <HAL_RCC_GetHCLKFreq>
 8002964:	4602      	mov	r2, r0
 8002966:	4b05      	ldr	r3, [pc, #20]	@ (800297c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	0a9b      	lsrs	r3, r3, #10
 800296c:	f003 0307 	and.w	r3, r3, #7
 8002970:	4903      	ldr	r1, [pc, #12]	@ (8002980 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002972:	5ccb      	ldrb	r3, [r1, r3]
 8002974:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002978:	4618      	mov	r0, r3
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40023800 	.word	0x40023800
 8002980:	08004b40 	.word	0x08004b40

08002984 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002988:	f7ff ffdc 	bl	8002944 <HAL_RCC_GetHCLKFreq>
 800298c:	4602      	mov	r2, r0
 800298e:	4b05      	ldr	r3, [pc, #20]	@ (80029a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002990:	689b      	ldr	r3, [r3, #8]
 8002992:	0b5b      	lsrs	r3, r3, #13
 8002994:	f003 0307 	and.w	r3, r3, #7
 8002998:	4903      	ldr	r1, [pc, #12]	@ (80029a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800299a:	5ccb      	ldrb	r3, [r1, r3]
 800299c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	40023800 	.word	0x40023800
 80029a8:	08004b40 	.word	0x08004b40

080029ac <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b086      	sub	sp, #24
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029b4:	2300      	movs	r3, #0
 80029b6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80029b8:	2300      	movs	r3, #0
 80029ba:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0301 	and.w	r3, r3, #1
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d105      	bne.n	80029d4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d035      	beq.n	8002a40 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80029d4:	4b67      	ldr	r3, [pc, #412]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80029da:	f7fe fce1 	bl	80013a0 <HAL_GetTick>
 80029de:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80029e0:	e008      	b.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80029e2:	f7fe fcdd 	bl	80013a0 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d901      	bls.n	80029f4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e0ba      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80029f4:	4b60      	ldr	r3, [pc, #384]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d1f0      	bne.n	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	019a      	lsls	r2, r3, #6
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	071b      	lsls	r3, r3, #28
 8002a0c:	495a      	ldr	r1, [pc, #360]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002a14:	4b57      	ldr	r3, [pc, #348]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002a16:	2201      	movs	r2, #1
 8002a18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002a1a:	f7fe fcc1 	bl	80013a0 <HAL_GetTick>
 8002a1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a20:	e008      	b.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002a22:	f7fe fcbd 	bl	80013a0 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d901      	bls.n	8002a34 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e09a      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002a34:	4b50      	ldr	r3, [pc, #320]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d0f0      	beq.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 8083 	beq.w	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	4b49      	ldr	r3, [pc, #292]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a56:	4a48      	ldr	r2, [pc, #288]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a5e:	4b46      	ldr	r3, [pc, #280]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002a6a:	4b44      	ldr	r3, [pc, #272]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a43      	ldr	r2, [pc, #268]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a70:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a74:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002a76:	f7fe fc93 	bl	80013a0 <HAL_GetTick>
 8002a7a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002a7c:	e008      	b.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002a7e:	f7fe fc8f 	bl	80013a0 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e06c      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002a90:	4b3a      	ldr	r3, [pc, #232]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d0f0      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a9c:	4b36      	ldr	r3, [pc, #216]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002a9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aa4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d02f      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ab4:	693a      	ldr	r2, [r7, #16]
 8002ab6:	429a      	cmp	r2, r3
 8002ab8:	d028      	beq.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002aba:	4b2f      	ldr	r3, [pc, #188]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002abc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002abe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ac2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002aca:	4b2d      	ldr	r3, [pc, #180]	@ (8002b80 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002acc:	2200      	movs	r2, #0
 8002ace:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002ad0:	4a29      	ldr	r2, [pc, #164]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ad6:	4b28      	ldr	r3, [pc, #160]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d114      	bne.n	8002b0c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002ae2:	f7fe fc5d 	bl	80013a0 <HAL_GetTick>
 8002ae6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae8:	e00a      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002aea:	f7fe fc59 	bl	80013a0 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d901      	bls.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8002afc:	2303      	movs	r3, #3
 8002afe:	e034      	b.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b00:	4b1d      	ldr	r3, [pc, #116]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0ee      	beq.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b18:	d10d      	bne.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002b1a:	4b17      	ldr	r3, [pc, #92]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68db      	ldr	r3, [r3, #12]
 8002b26:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002b2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b2e:	4912      	ldr	r1, [pc, #72]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b30:	4313      	orrs	r3, r2
 8002b32:	608b      	str	r3, [r1, #8]
 8002b34:	e005      	b.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002b36:	4b10      	ldr	r3, [pc, #64]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b3c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b40:	6093      	str	r3, [r2, #8]
 8002b42:	4b0d      	ldr	r3, [pc, #52]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b44:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b4e:	490a      	ldr	r1, [pc, #40]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d003      	beq.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	7c1a      	ldrb	r2, [r3, #16]
 8002b64:	4b07      	ldr	r3, [pc, #28]	@ (8002b84 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002b66:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	42470068 	.word	0x42470068
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	40007000 	.word	0x40007000
 8002b80:	42470e40 	.word	0x42470e40
 8002b84:	424711e0 	.word	0x424711e0

08002b88 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d101      	bne.n	8002b9e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e073      	b.n	8002c86 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	7f5b      	ldrb	r3, [r3, #29]
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d105      	bne.n	8002bb4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	f7fe f85e 	bl	8000c70 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b10      	cmp	r3, #16
 8002bc6:	d055      	beq.n	8002c74 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	22ca      	movs	r2, #202	@ 0xca
 8002bce:	625a      	str	r2, [r3, #36]	@ 0x24
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2253      	movs	r2, #83	@ 0x53
 8002bd6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fa49 	bl	8003070 <RTC_EnterInitMode>
 8002bde:	4603      	mov	r3, r0
 8002be0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002be2:	7bfb      	ldrb	r3, [r7, #15]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d12c      	bne.n	8002c42 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	6812      	ldr	r2, [r2, #0]
 8002bf2:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002bf6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002bfa:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	6899      	ldr	r1, [r3, #8]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	431a      	orrs	r2, r3
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	431a      	orrs	r2, r3
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	430a      	orrs	r2, r1
 8002c18:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	68d2      	ldr	r2, [r2, #12]
 8002c22:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6919      	ldr	r1, [r3, #16]
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	041a      	lsls	r2, r3, #16
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	430a      	orrs	r2, r1
 8002c36:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	f000 fa50 	bl	80030de <RTC_ExitInitMode>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d110      	bne.n	8002c6a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c56:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	430a      	orrs	r2, r1
 8002c68:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	22ff      	movs	r2, #255	@ 0xff
 8002c70:	625a      	str	r2, [r3, #36]	@ 0x24
 8002c72:	e001      	b.n	8002c78 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8002c74:	2300      	movs	r3, #0
 8002c76:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002c78:	7bfb      	ldrb	r3, [r7, #15]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d102      	bne.n	8002c84 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3710      	adds	r7, #16
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002c8e:	b590      	push	{r4, r7, lr}
 8002c90:	b087      	sub	sp, #28
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	60f8      	str	r0, [r7, #12]
 8002c96:	60b9      	str	r1, [r7, #8]
 8002c98:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	7f1b      	ldrb	r3, [r3, #28]
 8002ca2:	2b01      	cmp	r3, #1
 8002ca4:	d101      	bne.n	8002caa <HAL_RTC_SetTime+0x1c>
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	e087      	b.n	8002dba <HAL_RTC_SetTime+0x12c>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2201      	movs	r2, #1
 8002cae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d126      	bne.n	8002d0a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d102      	bne.n	8002cd0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002cca:	68bb      	ldr	r3, [r7, #8]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f000 fa27 	bl	8003128 <RTC_ByteToBcd2>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	785b      	ldrb	r3, [r3, #1]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f000 fa20 	bl	8003128 <RTC_ByteToBcd2>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002cec:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	789b      	ldrb	r3, [r3, #2]
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 fa18 	bl	8003128 <RTC_ByteToBcd2>
 8002cf8:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002cfa:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	78db      	ldrb	r3, [r3, #3]
 8002d02:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002d04:	4313      	orrs	r3, r2
 8002d06:	617b      	str	r3, [r7, #20]
 8002d08:	e018      	b.n	8002d3c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d102      	bne.n	8002d1e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	785b      	ldrb	r3, [r3, #1]
 8002d28:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002d2a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002d2c:	68ba      	ldr	r2, [r7, #8]
 8002d2e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002d30:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	78db      	ldrb	r3, [r3, #3]
 8002d36:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	22ca      	movs	r2, #202	@ 0xca
 8002d42:	625a      	str	r2, [r3, #36]	@ 0x24
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2253      	movs	r2, #83	@ 0x53
 8002d4a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 f98f 	bl	8003070 <RTC_EnterInitMode>
 8002d52:	4603      	mov	r3, r0
 8002d54:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002d56:	7cfb      	ldrb	r3, [r7, #19]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d120      	bne.n	8002d9e <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	697b      	ldr	r3, [r7, #20]
 8002d62:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002d66:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002d6a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002d7a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6899      	ldr	r1, [r3, #8]
 8002d82:	68bb      	ldr	r3, [r7, #8]
 8002d84:	68da      	ldr	r2, [r3, #12]
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f000 f9a2 	bl	80030de <RTC_ExitInitMode>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002d9e:	7cfb      	ldrb	r3, [r7, #19]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d102      	bne.n	8002daa <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2201      	movs	r2, #1
 8002da8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	22ff      	movs	r2, #255	@ 0xff
 8002db0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2200      	movs	r2, #0
 8002db6:	771a      	strb	r2, [r3, #28]

  return status;
 8002db8:	7cfb      	ldrb	r3, [r7, #19]
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	371c      	adds	r7, #28
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd90      	pop	{r4, r7, pc}

08002dc2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	60f8      	str	r0, [r7, #12]
 8002dca:	60b9      	str	r1, [r7, #8]
 8002dcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002df4:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002df8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	0c1b      	lsrs	r3, r3, #16
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002e04:	b2da      	uxtb	r2, r3
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	0a1b      	lsrs	r3, r3, #8
 8002e0e:	b2db      	uxtb	r3, r3
 8002e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	0d9b      	lsrs	r3, r3, #22
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	b2da      	uxtb	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d11a      	bne.n	8002e74 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 f98e 	bl	8003164 <RTC_Bcd2ToByte>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	68bb      	ldr	r3, [r7, #8]
 8002e4e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	785b      	ldrb	r3, [r3, #1]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f000 f985 	bl	8003164 <RTC_Bcd2ToByte>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002e62:	68bb      	ldr	r3, [r7, #8]
 8002e64:	789b      	ldrb	r3, [r3, #2]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f97c 	bl	8003164 <RTC_Bcd2ToByte>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	461a      	mov	r2, r3
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}

08002e7e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002e7e:	b590      	push	{r4, r7, lr}
 8002e80:	b087      	sub	sp, #28
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	7f1b      	ldrb	r3, [r3, #28]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_RTC_SetDate+0x1c>
 8002e96:	2302      	movs	r3, #2
 8002e98:	e071      	b.n	8002f7e <HAL_RTC_SetDate+0x100>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10e      	bne.n	8002eca <HAL_RTC_SetDate+0x4c>
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	785b      	ldrb	r3, [r3, #1]
 8002eb0:	f003 0310 	and.w	r3, r3, #16
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d008      	beq.n	8002eca <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	785b      	ldrb	r3, [r3, #1]
 8002ebc:	f023 0310 	bic.w	r3, r3, #16
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	330a      	adds	r3, #10
 8002ec4:	b2da      	uxtb	r2, r3
 8002ec6:	68bb      	ldr	r3, [r7, #8]
 8002ec8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d11c      	bne.n	8002f0a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	78db      	ldrb	r3, [r3, #3]
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f000 f927 	bl	8003128 <RTC_ByteToBcd2>
 8002eda:	4603      	mov	r3, r0
 8002edc:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	785b      	ldrb	r3, [r3, #1]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f000 f920 	bl	8003128 <RTC_ByteToBcd2>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002eec:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	789b      	ldrb	r3, [r3, #2]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f000 f918 	bl	8003128 <RTC_ByteToBcd2>
 8002ef8:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002efa:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	e00e      	b.n	8002f28 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	78db      	ldrb	r3, [r3, #3]
 8002f0e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	785b      	ldrb	r3, [r3, #1]
 8002f14:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002f16:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002f1c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002f1e:	68bb      	ldr	r3, [r7, #8]
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002f24:	4313      	orrs	r3, r2
 8002f26:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	22ca      	movs	r2, #202	@ 0xca
 8002f2e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2253      	movs	r2, #83	@ 0x53
 8002f36:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f000 f899 	bl	8003070 <RTC_EnterInitMode>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002f42:	7cfb      	ldrb	r3, [r7, #19]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d10c      	bne.n	8002f62 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002f52:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002f56:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f000 f8c0 	bl	80030de <RTC_ExitInitMode>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002f62:	7cfb      	ldrb	r3, [r7, #19]
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d102      	bne.n	8002f6e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	22ff      	movs	r2, #255	@ 0xff
 8002f74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	771a      	strb	r2, [r3, #28]

  return status;
 8002f7c:	7cfb      	ldrb	r3, [r7, #19]
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	371c      	adds	r7, #28
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd90      	pop	{r4, r7, pc}

08002f86 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002f86:	b580      	push	{r7, lr}
 8002f88:	b086      	sub	sp, #24
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	60f8      	str	r0, [r7, #12]
 8002f8e:	60b9      	str	r1, [r7, #8]
 8002f90:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002f92:	2300      	movs	r3, #0
 8002f94:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002fa0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	0c1b      	lsrs	r3, r3, #16
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002fb0:	697b      	ldr	r3, [r7, #20]
 8002fb2:	0a1b      	lsrs	r3, r3, #8
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	f003 031f 	and.w	r3, r3, #31
 8002fba:	b2da      	uxtb	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002fc0:	697b      	ldr	r3, [r7, #20]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	0b5b      	lsrs	r3, r3, #13
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	68bb      	ldr	r3, [r7, #8]
 8002fdc:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d11a      	bne.n	800301a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	78db      	ldrb	r3, [r3, #3]
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f000 f8bb 	bl	8003164 <RTC_Bcd2ToByte>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	785b      	ldrb	r3, [r3, #1]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f000 f8b2 	bl	8003164 <RTC_Bcd2ToByte>
 8003000:	4603      	mov	r3, r0
 8003002:	461a      	mov	r2, r3
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	789b      	ldrb	r3, [r3, #2]
 800300c:	4618      	mov	r0, r3
 800300e:	f000 f8a9 	bl	8003164 <RTC_Bcd2ToByte>
 8003012:	4603      	mov	r3, r0
 8003014:	461a      	mov	r2, r3
 8003016:	68bb      	ldr	r3, [r7, #8]
 8003018:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800301a:	2300      	movs	r3, #0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3718      	adds	r7, #24
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b084      	sub	sp, #16
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800302c:	2300      	movs	r3, #0
 800302e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a0d      	ldr	r2, [pc, #52]	@ (800306c <HAL_RTC_WaitForSynchro+0x48>)
 8003036:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003038:	f7fe f9b2 	bl	80013a0 <HAL_GetTick>
 800303c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800303e:	e009      	b.n	8003054 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003040:	f7fe f9ae 	bl	80013a0 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800304e:	d901      	bls.n	8003054 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003050:	2303      	movs	r3, #3
 8003052:	e007      	b.n	8003064 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	f003 0320 	and.w	r3, r3, #32
 800305e:	2b00      	cmp	r3, #0
 8003060:	d0ee      	beq.n	8003040 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003062:	2300      	movs	r3, #0
}
 8003064:	4618      	mov	r0, r3
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	00013f5f 	.word	0x00013f5f

08003070 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b084      	sub	sp, #16
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003078:	2300      	movs	r3, #0
 800307a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800308a:	2b00      	cmp	r3, #0
 800308c:	d122      	bne.n	80030d4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	68da      	ldr	r2, [r3, #12]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800309c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800309e:	f7fe f97f 	bl	80013a0 <HAL_GetTick>
 80030a2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80030a4:	e00c      	b.n	80030c0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80030a6:	f7fe f97b 	bl	80013a0 <HAL_GetTick>
 80030aa:	4602      	mov	r2, r0
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030b4:	d904      	bls.n	80030c0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2204      	movs	r2, #4
 80030ba:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d102      	bne.n	80030d4 <RTC_EnterInitMode+0x64>
 80030ce:	7bfb      	ldrb	r3, [r7, #15]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d1e8      	bne.n	80030a6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80030d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030d6:	4618      	mov	r0, r3
 80030d8:	3710      	adds	r7, #16
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}

080030de <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	b084      	sub	sp, #16
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	68da      	ldr	r2, [r3, #12]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f8:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f003 0320 	and.w	r3, r3, #32
 8003104:	2b00      	cmp	r3, #0
 8003106:	d10a      	bne.n	800311e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f7ff ff8b 	bl	8003024 <HAL_RTC_WaitForSynchro>
 800310e:	4603      	mov	r3, r0
 8003110:	2b00      	cmp	r3, #0
 8003112:	d004      	beq.n	800311e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2204      	movs	r2, #4
 8003118:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0
 800312e:	4603      	mov	r3, r0
 8003130:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8003136:	e005      	b.n	8003144 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	3301      	adds	r3, #1
 800313c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800313e:	79fb      	ldrb	r3, [r7, #7]
 8003140:	3b0a      	subs	r3, #10
 8003142:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003144:	79fb      	ldrb	r3, [r7, #7]
 8003146:	2b09      	cmp	r3, #9
 8003148:	d8f6      	bhi.n	8003138 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	b2db      	uxtb	r3, r3
 800314e:	011b      	lsls	r3, r3, #4
 8003150:	b2da      	uxtb	r2, r3
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	4313      	orrs	r3, r2
 8003156:	b2db      	uxtb	r3, r3
}
 8003158:	4618      	mov	r0, r3
 800315a:	3714      	adds	r7, #20
 800315c:	46bd      	mov	sp, r7
 800315e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003162:	4770      	bx	lr

08003164 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	4603      	mov	r3, r0
 800316c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8003172:	79fb      	ldrb	r3, [r7, #7]
 8003174:	091b      	lsrs	r3, r3, #4
 8003176:	b2db      	uxtb	r3, r3
 8003178:	461a      	mov	r2, r3
 800317a:	4613      	mov	r3, r2
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	b2da      	uxtb	r2, r3
 8003188:	79fb      	ldrb	r3, [r7, #7]
 800318a:	f003 030f 	and.w	r3, r3, #15
 800318e:	b2db      	uxtb	r3, r3
 8003190:	4413      	add	r3, r2
 8003192:	b2db      	uxtb	r3, r3
}
 8003194:	4618      	mov	r0, r3
 8003196:	3714      	adds	r7, #20
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b087      	sub	sp, #28
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	60f8      	str	r0, [r7, #12]
 80031a8:	60b9      	str	r1, [r7, #8]
 80031aa:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	3350      	adds	r3, #80	@ 0x50
 80031b6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	4413      	add	r3, r2
 80031c0:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	687a      	ldr	r2, [r7, #4]
 80031c6:	601a      	str	r2, [r3, #0]
}
 80031c8:	bf00      	nop
 80031ca:	371c      	adds	r7, #28
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d101      	bne.n	80031e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	e07b      	b.n	80032de <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d108      	bne.n	8003200 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80031f6:	d009      	beq.n	800320c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	61da      	str	r2, [r3, #28]
 80031fe:	e005      	b.n	800320c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2200      	movs	r2, #0
 8003204:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2200      	movs	r2, #0
 800320a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003218:	b2db      	uxtb	r3, r3
 800321a:	2b00      	cmp	r3, #0
 800321c:	d106      	bne.n	800322c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f7fd fd86 	bl	8000d38 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2202      	movs	r2, #2
 8003230:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003242:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003254:	431a      	orrs	r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	431a      	orrs	r2, r3
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	699b      	ldr	r3, [r3, #24]
 8003278:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800327c:	431a      	orrs	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69db      	ldr	r3, [r3, #28]
 8003282:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003286:	431a      	orrs	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a1b      	ldr	r3, [r3, #32]
 800328c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003290:	ea42 0103 	orr.w	r1, r2, r3
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003298:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	430a      	orrs	r2, r1
 80032a2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	699b      	ldr	r3, [r3, #24]
 80032a8:	0c1b      	lsrs	r3, r3, #16
 80032aa:	f003 0104 	and.w	r1, r3, #4
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b2:	f003 0210 	and.w	r2, r3, #16
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	430a      	orrs	r2, r1
 80032bc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	69da      	ldr	r2, [r3, #28]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80032cc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2200      	movs	r2, #0
 80032d2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80032dc:	2300      	movs	r3, #0
}
 80032de:	4618      	mov	r0, r3
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d101      	bne.n	80032f8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e042      	b.n	800337e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032fe:	b2db      	uxtb	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d106      	bne.n	8003312 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800330c:	6878      	ldr	r0, [r7, #4]
 800330e:	f7fd ff05 	bl	800111c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2224      	movs	r2, #36	@ 0x24
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68da      	ldr	r2, [r3, #12]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003328:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 f82c 	bl	8003388 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	691a      	ldr	r2, [r3, #16]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800333e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	695a      	ldr	r2, [r3, #20]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800334e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800335e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	2200      	movs	r2, #0
 8003364:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2220      	movs	r2, #32
 800336a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2220      	movs	r2, #32
 8003372:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
	...

08003388 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003388:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800338c:	b0c0      	sub	sp, #256	@ 0x100
 800338e:	af00      	add	r7, sp, #0
 8003390:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80033a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033a4:	68d9      	ldr	r1, [r3, #12]
 80033a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	ea40 0301 	orr.w	r3, r0, r1
 80033b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80033b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	431a      	orrs	r2, r3
 80033c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033c4:	695b      	ldr	r3, [r3, #20]
 80033c6:	431a      	orrs	r2, r3
 80033c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80033d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	68db      	ldr	r3, [r3, #12]
 80033dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80033e0:	f021 010c 	bic.w	r1, r1, #12
 80033e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80033ee:	430b      	orrs	r3, r1
 80033f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80033f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	695b      	ldr	r3, [r3, #20]
 80033fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80033fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003402:	6999      	ldr	r1, [r3, #24]
 8003404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	ea40 0301 	orr.w	r3, r0, r1
 800340e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	4b8f      	ldr	r3, [pc, #572]	@ (8003654 <UART_SetConfig+0x2cc>)
 8003418:	429a      	cmp	r2, r3
 800341a:	d005      	beq.n	8003428 <UART_SetConfig+0xa0>
 800341c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	4b8d      	ldr	r3, [pc, #564]	@ (8003658 <UART_SetConfig+0x2d0>)
 8003424:	429a      	cmp	r2, r3
 8003426:	d104      	bne.n	8003432 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003428:	f7ff faac 	bl	8002984 <HAL_RCC_GetPCLK2Freq>
 800342c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003430:	e003      	b.n	800343a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003432:	f7ff fa93 	bl	800295c <HAL_RCC_GetPCLK1Freq>
 8003436:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800343a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003444:	f040 810c 	bne.w	8003660 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003448:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800344c:	2200      	movs	r2, #0
 800344e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003452:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003456:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800345a:	4622      	mov	r2, r4
 800345c:	462b      	mov	r3, r5
 800345e:	1891      	adds	r1, r2, r2
 8003460:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003462:	415b      	adcs	r3, r3
 8003464:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003466:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800346a:	4621      	mov	r1, r4
 800346c:	eb12 0801 	adds.w	r8, r2, r1
 8003470:	4629      	mov	r1, r5
 8003472:	eb43 0901 	adc.w	r9, r3, r1
 8003476:	f04f 0200 	mov.w	r2, #0
 800347a:	f04f 0300 	mov.w	r3, #0
 800347e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003482:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003486:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800348a:	4690      	mov	r8, r2
 800348c:	4699      	mov	r9, r3
 800348e:	4623      	mov	r3, r4
 8003490:	eb18 0303 	adds.w	r3, r8, r3
 8003494:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003498:	462b      	mov	r3, r5
 800349a:	eb49 0303 	adc.w	r3, r9, r3
 800349e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80034ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80034b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80034b6:	460b      	mov	r3, r1
 80034b8:	18db      	adds	r3, r3, r3
 80034ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80034bc:	4613      	mov	r3, r2
 80034be:	eb42 0303 	adc.w	r3, r2, r3
 80034c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80034c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80034c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80034cc:	f7fc fed8 	bl	8000280 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4b61      	ldr	r3, [pc, #388]	@ (800365c <UART_SetConfig+0x2d4>)
 80034d6:	fba3 2302 	umull	r2, r3, r3, r2
 80034da:	095b      	lsrs	r3, r3, #5
 80034dc:	011c      	lsls	r4, r3, #4
 80034de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034e2:	2200      	movs	r2, #0
 80034e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80034e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80034ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80034f0:	4642      	mov	r2, r8
 80034f2:	464b      	mov	r3, r9
 80034f4:	1891      	adds	r1, r2, r2
 80034f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80034f8:	415b      	adcs	r3, r3
 80034fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003500:	4641      	mov	r1, r8
 8003502:	eb12 0a01 	adds.w	sl, r2, r1
 8003506:	4649      	mov	r1, r9
 8003508:	eb43 0b01 	adc.w	fp, r3, r1
 800350c:	f04f 0200 	mov.w	r2, #0
 8003510:	f04f 0300 	mov.w	r3, #0
 8003514:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003518:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800351c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003520:	4692      	mov	sl, r2
 8003522:	469b      	mov	fp, r3
 8003524:	4643      	mov	r3, r8
 8003526:	eb1a 0303 	adds.w	r3, sl, r3
 800352a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800352e:	464b      	mov	r3, r9
 8003530:	eb4b 0303 	adc.w	r3, fp, r3
 8003534:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003544:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003548:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800354c:	460b      	mov	r3, r1
 800354e:	18db      	adds	r3, r3, r3
 8003550:	643b      	str	r3, [r7, #64]	@ 0x40
 8003552:	4613      	mov	r3, r2
 8003554:	eb42 0303 	adc.w	r3, r2, r3
 8003558:	647b      	str	r3, [r7, #68]	@ 0x44
 800355a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800355e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003562:	f7fc fe8d 	bl	8000280 <__aeabi_uldivmod>
 8003566:	4602      	mov	r2, r0
 8003568:	460b      	mov	r3, r1
 800356a:	4611      	mov	r1, r2
 800356c:	4b3b      	ldr	r3, [pc, #236]	@ (800365c <UART_SetConfig+0x2d4>)
 800356e:	fba3 2301 	umull	r2, r3, r3, r1
 8003572:	095b      	lsrs	r3, r3, #5
 8003574:	2264      	movs	r2, #100	@ 0x64
 8003576:	fb02 f303 	mul.w	r3, r2, r3
 800357a:	1acb      	subs	r3, r1, r3
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003582:	4b36      	ldr	r3, [pc, #216]	@ (800365c <UART_SetConfig+0x2d4>)
 8003584:	fba3 2302 	umull	r2, r3, r3, r2
 8003588:	095b      	lsrs	r3, r3, #5
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003590:	441c      	add	r4, r3
 8003592:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003596:	2200      	movs	r2, #0
 8003598:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800359c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80035a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80035a4:	4642      	mov	r2, r8
 80035a6:	464b      	mov	r3, r9
 80035a8:	1891      	adds	r1, r2, r2
 80035aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80035ac:	415b      	adcs	r3, r3
 80035ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80035b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80035b4:	4641      	mov	r1, r8
 80035b6:	1851      	adds	r1, r2, r1
 80035b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80035ba:	4649      	mov	r1, r9
 80035bc:	414b      	adcs	r3, r1
 80035be:	637b      	str	r3, [r7, #52]	@ 0x34
 80035c0:	f04f 0200 	mov.w	r2, #0
 80035c4:	f04f 0300 	mov.w	r3, #0
 80035c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80035cc:	4659      	mov	r1, fp
 80035ce:	00cb      	lsls	r3, r1, #3
 80035d0:	4651      	mov	r1, sl
 80035d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80035d6:	4651      	mov	r1, sl
 80035d8:	00ca      	lsls	r2, r1, #3
 80035da:	4610      	mov	r0, r2
 80035dc:	4619      	mov	r1, r3
 80035de:	4603      	mov	r3, r0
 80035e0:	4642      	mov	r2, r8
 80035e2:	189b      	adds	r3, r3, r2
 80035e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80035e8:	464b      	mov	r3, r9
 80035ea:	460a      	mov	r2, r1
 80035ec:	eb42 0303 	adc.w	r3, r2, r3
 80035f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80035f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003600:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003604:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003608:	460b      	mov	r3, r1
 800360a:	18db      	adds	r3, r3, r3
 800360c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800360e:	4613      	mov	r3, r2
 8003610:	eb42 0303 	adc.w	r3, r2, r3
 8003614:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003616:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800361a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800361e:	f7fc fe2f 	bl	8000280 <__aeabi_uldivmod>
 8003622:	4602      	mov	r2, r0
 8003624:	460b      	mov	r3, r1
 8003626:	4b0d      	ldr	r3, [pc, #52]	@ (800365c <UART_SetConfig+0x2d4>)
 8003628:	fba3 1302 	umull	r1, r3, r3, r2
 800362c:	095b      	lsrs	r3, r3, #5
 800362e:	2164      	movs	r1, #100	@ 0x64
 8003630:	fb01 f303 	mul.w	r3, r1, r3
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	00db      	lsls	r3, r3, #3
 8003638:	3332      	adds	r3, #50	@ 0x32
 800363a:	4a08      	ldr	r2, [pc, #32]	@ (800365c <UART_SetConfig+0x2d4>)
 800363c:	fba2 2303 	umull	r2, r3, r2, r3
 8003640:	095b      	lsrs	r3, r3, #5
 8003642:	f003 0207 	and.w	r2, r3, #7
 8003646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4422      	add	r2, r4
 800364e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003650:	e106      	b.n	8003860 <UART_SetConfig+0x4d8>
 8003652:	bf00      	nop
 8003654:	40011000 	.word	0x40011000
 8003658:	40011400 	.word	0x40011400
 800365c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003664:	2200      	movs	r2, #0
 8003666:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800366a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800366e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003672:	4642      	mov	r2, r8
 8003674:	464b      	mov	r3, r9
 8003676:	1891      	adds	r1, r2, r2
 8003678:	6239      	str	r1, [r7, #32]
 800367a:	415b      	adcs	r3, r3
 800367c:	627b      	str	r3, [r7, #36]	@ 0x24
 800367e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003682:	4641      	mov	r1, r8
 8003684:	1854      	adds	r4, r2, r1
 8003686:	4649      	mov	r1, r9
 8003688:	eb43 0501 	adc.w	r5, r3, r1
 800368c:	f04f 0200 	mov.w	r2, #0
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	00eb      	lsls	r3, r5, #3
 8003696:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800369a:	00e2      	lsls	r2, r4, #3
 800369c:	4614      	mov	r4, r2
 800369e:	461d      	mov	r5, r3
 80036a0:	4643      	mov	r3, r8
 80036a2:	18e3      	adds	r3, r4, r3
 80036a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80036a8:	464b      	mov	r3, r9
 80036aa:	eb45 0303 	adc.w	r3, r5, r3
 80036ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80036b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	2200      	movs	r2, #0
 80036ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80036be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80036ce:	4629      	mov	r1, r5
 80036d0:	008b      	lsls	r3, r1, #2
 80036d2:	4621      	mov	r1, r4
 80036d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036d8:	4621      	mov	r1, r4
 80036da:	008a      	lsls	r2, r1, #2
 80036dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80036e0:	f7fc fdce 	bl	8000280 <__aeabi_uldivmod>
 80036e4:	4602      	mov	r2, r0
 80036e6:	460b      	mov	r3, r1
 80036e8:	4b60      	ldr	r3, [pc, #384]	@ (800386c <UART_SetConfig+0x4e4>)
 80036ea:	fba3 2302 	umull	r2, r3, r3, r2
 80036ee:	095b      	lsrs	r3, r3, #5
 80036f0:	011c      	lsls	r4, r3, #4
 80036f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036f6:	2200      	movs	r2, #0
 80036f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80036fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003700:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003704:	4642      	mov	r2, r8
 8003706:	464b      	mov	r3, r9
 8003708:	1891      	adds	r1, r2, r2
 800370a:	61b9      	str	r1, [r7, #24]
 800370c:	415b      	adcs	r3, r3
 800370e:	61fb      	str	r3, [r7, #28]
 8003710:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003714:	4641      	mov	r1, r8
 8003716:	1851      	adds	r1, r2, r1
 8003718:	6139      	str	r1, [r7, #16]
 800371a:	4649      	mov	r1, r9
 800371c:	414b      	adcs	r3, r1
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	f04f 0200 	mov.w	r2, #0
 8003724:	f04f 0300 	mov.w	r3, #0
 8003728:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800372c:	4659      	mov	r1, fp
 800372e:	00cb      	lsls	r3, r1, #3
 8003730:	4651      	mov	r1, sl
 8003732:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003736:	4651      	mov	r1, sl
 8003738:	00ca      	lsls	r2, r1, #3
 800373a:	4610      	mov	r0, r2
 800373c:	4619      	mov	r1, r3
 800373e:	4603      	mov	r3, r0
 8003740:	4642      	mov	r2, r8
 8003742:	189b      	adds	r3, r3, r2
 8003744:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003748:	464b      	mov	r3, r9
 800374a:	460a      	mov	r2, r1
 800374c:	eb42 0303 	adc.w	r3, r2, r3
 8003750:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003754:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	2200      	movs	r2, #0
 800375c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800375e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800376c:	4649      	mov	r1, r9
 800376e:	008b      	lsls	r3, r1, #2
 8003770:	4641      	mov	r1, r8
 8003772:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003776:	4641      	mov	r1, r8
 8003778:	008a      	lsls	r2, r1, #2
 800377a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800377e:	f7fc fd7f 	bl	8000280 <__aeabi_uldivmod>
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	4611      	mov	r1, r2
 8003788:	4b38      	ldr	r3, [pc, #224]	@ (800386c <UART_SetConfig+0x4e4>)
 800378a:	fba3 2301 	umull	r2, r3, r3, r1
 800378e:	095b      	lsrs	r3, r3, #5
 8003790:	2264      	movs	r2, #100	@ 0x64
 8003792:	fb02 f303 	mul.w	r3, r2, r3
 8003796:	1acb      	subs	r3, r1, r3
 8003798:	011b      	lsls	r3, r3, #4
 800379a:	3332      	adds	r3, #50	@ 0x32
 800379c:	4a33      	ldr	r2, [pc, #204]	@ (800386c <UART_SetConfig+0x4e4>)
 800379e:	fba2 2303 	umull	r2, r3, r2, r3
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80037a8:	441c      	add	r4, r3
 80037aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037ae:	2200      	movs	r2, #0
 80037b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80037b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80037b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80037b8:	4642      	mov	r2, r8
 80037ba:	464b      	mov	r3, r9
 80037bc:	1891      	adds	r1, r2, r2
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	415b      	adcs	r3, r3
 80037c2:	60fb      	str	r3, [r7, #12]
 80037c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037c8:	4641      	mov	r1, r8
 80037ca:	1851      	adds	r1, r2, r1
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	4649      	mov	r1, r9
 80037d0:	414b      	adcs	r3, r1
 80037d2:	607b      	str	r3, [r7, #4]
 80037d4:	f04f 0200 	mov.w	r2, #0
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80037e0:	4659      	mov	r1, fp
 80037e2:	00cb      	lsls	r3, r1, #3
 80037e4:	4651      	mov	r1, sl
 80037e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037ea:	4651      	mov	r1, sl
 80037ec:	00ca      	lsls	r2, r1, #3
 80037ee:	4610      	mov	r0, r2
 80037f0:	4619      	mov	r1, r3
 80037f2:	4603      	mov	r3, r0
 80037f4:	4642      	mov	r2, r8
 80037f6:	189b      	adds	r3, r3, r2
 80037f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80037fa:	464b      	mov	r3, r9
 80037fc:	460a      	mov	r2, r1
 80037fe:	eb42 0303 	adc.w	r3, r2, r3
 8003802:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	663b      	str	r3, [r7, #96]	@ 0x60
 800380e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003810:	f04f 0200 	mov.w	r2, #0
 8003814:	f04f 0300 	mov.w	r3, #0
 8003818:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800381c:	4649      	mov	r1, r9
 800381e:	008b      	lsls	r3, r1, #2
 8003820:	4641      	mov	r1, r8
 8003822:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003826:	4641      	mov	r1, r8
 8003828:	008a      	lsls	r2, r1, #2
 800382a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800382e:	f7fc fd27 	bl	8000280 <__aeabi_uldivmod>
 8003832:	4602      	mov	r2, r0
 8003834:	460b      	mov	r3, r1
 8003836:	4b0d      	ldr	r3, [pc, #52]	@ (800386c <UART_SetConfig+0x4e4>)
 8003838:	fba3 1302 	umull	r1, r3, r3, r2
 800383c:	095b      	lsrs	r3, r3, #5
 800383e:	2164      	movs	r1, #100	@ 0x64
 8003840:	fb01 f303 	mul.w	r3, r1, r3
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	011b      	lsls	r3, r3, #4
 8003848:	3332      	adds	r3, #50	@ 0x32
 800384a:	4a08      	ldr	r2, [pc, #32]	@ (800386c <UART_SetConfig+0x4e4>)
 800384c:	fba2 2303 	umull	r2, r3, r2, r3
 8003850:	095b      	lsrs	r3, r3, #5
 8003852:	f003 020f 	and.w	r2, r3, #15
 8003856:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4422      	add	r2, r4
 800385e:	609a      	str	r2, [r3, #8]
}
 8003860:	bf00      	nop
 8003862:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003866:	46bd      	mov	sp, r7
 8003868:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800386c:	51eb851f 	.word	0x51eb851f

08003870 <std>:
 8003870:	2300      	movs	r3, #0
 8003872:	b510      	push	{r4, lr}
 8003874:	4604      	mov	r4, r0
 8003876:	e9c0 3300 	strd	r3, r3, [r0]
 800387a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800387e:	6083      	str	r3, [r0, #8]
 8003880:	8181      	strh	r1, [r0, #12]
 8003882:	6643      	str	r3, [r0, #100]	@ 0x64
 8003884:	81c2      	strh	r2, [r0, #14]
 8003886:	6183      	str	r3, [r0, #24]
 8003888:	4619      	mov	r1, r3
 800388a:	2208      	movs	r2, #8
 800388c:	305c      	adds	r0, #92	@ 0x5c
 800388e:	f000 f92e 	bl	8003aee <memset>
 8003892:	4b0d      	ldr	r3, [pc, #52]	@ (80038c8 <std+0x58>)
 8003894:	6263      	str	r3, [r4, #36]	@ 0x24
 8003896:	4b0d      	ldr	r3, [pc, #52]	@ (80038cc <std+0x5c>)
 8003898:	62a3      	str	r3, [r4, #40]	@ 0x28
 800389a:	4b0d      	ldr	r3, [pc, #52]	@ (80038d0 <std+0x60>)
 800389c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800389e:	4b0d      	ldr	r3, [pc, #52]	@ (80038d4 <std+0x64>)
 80038a0:	6323      	str	r3, [r4, #48]	@ 0x30
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <std+0x68>)
 80038a4:	6224      	str	r4, [r4, #32]
 80038a6:	429c      	cmp	r4, r3
 80038a8:	d006      	beq.n	80038b8 <std+0x48>
 80038aa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80038ae:	4294      	cmp	r4, r2
 80038b0:	d002      	beq.n	80038b8 <std+0x48>
 80038b2:	33d0      	adds	r3, #208	@ 0xd0
 80038b4:	429c      	cmp	r4, r3
 80038b6:	d105      	bne.n	80038c4 <std+0x54>
 80038b8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80038bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038c0:	f000 b98e 	b.w	8003be0 <__retarget_lock_init_recursive>
 80038c4:	bd10      	pop	{r4, pc}
 80038c6:	bf00      	nop
 80038c8:	08003a69 	.word	0x08003a69
 80038cc:	08003a8b 	.word	0x08003a8b
 80038d0:	08003ac3 	.word	0x08003ac3
 80038d4:	08003ae7 	.word	0x08003ae7
 80038d8:	20000278 	.word	0x20000278

080038dc <stdio_exit_handler>:
 80038dc:	4a02      	ldr	r2, [pc, #8]	@ (80038e8 <stdio_exit_handler+0xc>)
 80038de:	4903      	ldr	r1, [pc, #12]	@ (80038ec <stdio_exit_handler+0x10>)
 80038e0:	4803      	ldr	r0, [pc, #12]	@ (80038f0 <stdio_exit_handler+0x14>)
 80038e2:	f000 b869 	b.w	80039b8 <_fwalk_sglue>
 80038e6:	bf00      	nop
 80038e8:	2000000c 	.word	0x2000000c
 80038ec:	08004731 	.word	0x08004731
 80038f0:	2000001c 	.word	0x2000001c

080038f4 <cleanup_stdio>:
 80038f4:	6841      	ldr	r1, [r0, #4]
 80038f6:	4b0c      	ldr	r3, [pc, #48]	@ (8003928 <cleanup_stdio+0x34>)
 80038f8:	4299      	cmp	r1, r3
 80038fa:	b510      	push	{r4, lr}
 80038fc:	4604      	mov	r4, r0
 80038fe:	d001      	beq.n	8003904 <cleanup_stdio+0x10>
 8003900:	f000 ff16 	bl	8004730 <_fflush_r>
 8003904:	68a1      	ldr	r1, [r4, #8]
 8003906:	4b09      	ldr	r3, [pc, #36]	@ (800392c <cleanup_stdio+0x38>)
 8003908:	4299      	cmp	r1, r3
 800390a:	d002      	beq.n	8003912 <cleanup_stdio+0x1e>
 800390c:	4620      	mov	r0, r4
 800390e:	f000 ff0f 	bl	8004730 <_fflush_r>
 8003912:	68e1      	ldr	r1, [r4, #12]
 8003914:	4b06      	ldr	r3, [pc, #24]	@ (8003930 <cleanup_stdio+0x3c>)
 8003916:	4299      	cmp	r1, r3
 8003918:	d004      	beq.n	8003924 <cleanup_stdio+0x30>
 800391a:	4620      	mov	r0, r4
 800391c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003920:	f000 bf06 	b.w	8004730 <_fflush_r>
 8003924:	bd10      	pop	{r4, pc}
 8003926:	bf00      	nop
 8003928:	20000278 	.word	0x20000278
 800392c:	200002e0 	.word	0x200002e0
 8003930:	20000348 	.word	0x20000348

08003934 <global_stdio_init.part.0>:
 8003934:	b510      	push	{r4, lr}
 8003936:	4b0b      	ldr	r3, [pc, #44]	@ (8003964 <global_stdio_init.part.0+0x30>)
 8003938:	4c0b      	ldr	r4, [pc, #44]	@ (8003968 <global_stdio_init.part.0+0x34>)
 800393a:	4a0c      	ldr	r2, [pc, #48]	@ (800396c <global_stdio_init.part.0+0x38>)
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	4620      	mov	r0, r4
 8003940:	2200      	movs	r2, #0
 8003942:	2104      	movs	r1, #4
 8003944:	f7ff ff94 	bl	8003870 <std>
 8003948:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800394c:	2201      	movs	r2, #1
 800394e:	2109      	movs	r1, #9
 8003950:	f7ff ff8e 	bl	8003870 <std>
 8003954:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003958:	2202      	movs	r2, #2
 800395a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800395e:	2112      	movs	r1, #18
 8003960:	f7ff bf86 	b.w	8003870 <std>
 8003964:	200003b0 	.word	0x200003b0
 8003968:	20000278 	.word	0x20000278
 800396c:	080038dd 	.word	0x080038dd

08003970 <__sfp_lock_acquire>:
 8003970:	4801      	ldr	r0, [pc, #4]	@ (8003978 <__sfp_lock_acquire+0x8>)
 8003972:	f000 b936 	b.w	8003be2 <__retarget_lock_acquire_recursive>
 8003976:	bf00      	nop
 8003978:	200003b9 	.word	0x200003b9

0800397c <__sfp_lock_release>:
 800397c:	4801      	ldr	r0, [pc, #4]	@ (8003984 <__sfp_lock_release+0x8>)
 800397e:	f000 b931 	b.w	8003be4 <__retarget_lock_release_recursive>
 8003982:	bf00      	nop
 8003984:	200003b9 	.word	0x200003b9

08003988 <__sinit>:
 8003988:	b510      	push	{r4, lr}
 800398a:	4604      	mov	r4, r0
 800398c:	f7ff fff0 	bl	8003970 <__sfp_lock_acquire>
 8003990:	6a23      	ldr	r3, [r4, #32]
 8003992:	b11b      	cbz	r3, 800399c <__sinit+0x14>
 8003994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003998:	f7ff bff0 	b.w	800397c <__sfp_lock_release>
 800399c:	4b04      	ldr	r3, [pc, #16]	@ (80039b0 <__sinit+0x28>)
 800399e:	6223      	str	r3, [r4, #32]
 80039a0:	4b04      	ldr	r3, [pc, #16]	@ (80039b4 <__sinit+0x2c>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1f5      	bne.n	8003994 <__sinit+0xc>
 80039a8:	f7ff ffc4 	bl	8003934 <global_stdio_init.part.0>
 80039ac:	e7f2      	b.n	8003994 <__sinit+0xc>
 80039ae:	bf00      	nop
 80039b0:	080038f5 	.word	0x080038f5
 80039b4:	200003b0 	.word	0x200003b0

080039b8 <_fwalk_sglue>:
 80039b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039bc:	4607      	mov	r7, r0
 80039be:	4688      	mov	r8, r1
 80039c0:	4614      	mov	r4, r2
 80039c2:	2600      	movs	r6, #0
 80039c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039c8:	f1b9 0901 	subs.w	r9, r9, #1
 80039cc:	d505      	bpl.n	80039da <_fwalk_sglue+0x22>
 80039ce:	6824      	ldr	r4, [r4, #0]
 80039d0:	2c00      	cmp	r4, #0
 80039d2:	d1f7      	bne.n	80039c4 <_fwalk_sglue+0xc>
 80039d4:	4630      	mov	r0, r6
 80039d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039da:	89ab      	ldrh	r3, [r5, #12]
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d907      	bls.n	80039f0 <_fwalk_sglue+0x38>
 80039e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039e4:	3301      	adds	r3, #1
 80039e6:	d003      	beq.n	80039f0 <_fwalk_sglue+0x38>
 80039e8:	4629      	mov	r1, r5
 80039ea:	4638      	mov	r0, r7
 80039ec:	47c0      	blx	r8
 80039ee:	4306      	orrs	r6, r0
 80039f0:	3568      	adds	r5, #104	@ 0x68
 80039f2:	e7e9      	b.n	80039c8 <_fwalk_sglue+0x10>

080039f4 <iprintf>:
 80039f4:	b40f      	push	{r0, r1, r2, r3}
 80039f6:	b507      	push	{r0, r1, r2, lr}
 80039f8:	4906      	ldr	r1, [pc, #24]	@ (8003a14 <iprintf+0x20>)
 80039fa:	ab04      	add	r3, sp, #16
 80039fc:	6808      	ldr	r0, [r1, #0]
 80039fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a02:	6881      	ldr	r1, [r0, #8]
 8003a04:	9301      	str	r3, [sp, #4]
 8003a06:	f000 fb69 	bl	80040dc <_vfiprintf_r>
 8003a0a:	b003      	add	sp, #12
 8003a0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a10:	b004      	add	sp, #16
 8003a12:	4770      	bx	lr
 8003a14:	20000018 	.word	0x20000018

08003a18 <putchar>:
 8003a18:	4b02      	ldr	r3, [pc, #8]	@ (8003a24 <putchar+0xc>)
 8003a1a:	4601      	mov	r1, r0
 8003a1c:	6818      	ldr	r0, [r3, #0]
 8003a1e:	6882      	ldr	r2, [r0, #8]
 8003a20:	f000 beae 	b.w	8004780 <_putc_r>
 8003a24:	20000018 	.word	0x20000018

08003a28 <siprintf>:
 8003a28:	b40e      	push	{r1, r2, r3}
 8003a2a:	b500      	push	{lr}
 8003a2c:	b09c      	sub	sp, #112	@ 0x70
 8003a2e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003a30:	9002      	str	r0, [sp, #8]
 8003a32:	9006      	str	r0, [sp, #24]
 8003a34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003a38:	4809      	ldr	r0, [pc, #36]	@ (8003a60 <siprintf+0x38>)
 8003a3a:	9107      	str	r1, [sp, #28]
 8003a3c:	9104      	str	r1, [sp, #16]
 8003a3e:	4909      	ldr	r1, [pc, #36]	@ (8003a64 <siprintf+0x3c>)
 8003a40:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a44:	9105      	str	r1, [sp, #20]
 8003a46:	6800      	ldr	r0, [r0, #0]
 8003a48:	9301      	str	r3, [sp, #4]
 8003a4a:	a902      	add	r1, sp, #8
 8003a4c:	f000 fa20 	bl	8003e90 <_svfiprintf_r>
 8003a50:	9b02      	ldr	r3, [sp, #8]
 8003a52:	2200      	movs	r2, #0
 8003a54:	701a      	strb	r2, [r3, #0]
 8003a56:	b01c      	add	sp, #112	@ 0x70
 8003a58:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a5c:	b003      	add	sp, #12
 8003a5e:	4770      	bx	lr
 8003a60:	20000018 	.word	0x20000018
 8003a64:	ffff0208 	.word	0xffff0208

08003a68 <__sread>:
 8003a68:	b510      	push	{r4, lr}
 8003a6a:	460c      	mov	r4, r1
 8003a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a70:	f000 f868 	bl	8003b44 <_read_r>
 8003a74:	2800      	cmp	r0, #0
 8003a76:	bfab      	itete	ge
 8003a78:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003a7a:	89a3      	ldrhlt	r3, [r4, #12]
 8003a7c:	181b      	addge	r3, r3, r0
 8003a7e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003a82:	bfac      	ite	ge
 8003a84:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003a86:	81a3      	strhlt	r3, [r4, #12]
 8003a88:	bd10      	pop	{r4, pc}

08003a8a <__swrite>:
 8003a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a8e:	461f      	mov	r7, r3
 8003a90:	898b      	ldrh	r3, [r1, #12]
 8003a92:	05db      	lsls	r3, r3, #23
 8003a94:	4605      	mov	r5, r0
 8003a96:	460c      	mov	r4, r1
 8003a98:	4616      	mov	r6, r2
 8003a9a:	d505      	bpl.n	8003aa8 <__swrite+0x1e>
 8003a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f000 f83c 	bl	8003b20 <_lseek_r>
 8003aa8:	89a3      	ldrh	r3, [r4, #12]
 8003aaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003aae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ab2:	81a3      	strh	r3, [r4, #12]
 8003ab4:	4632      	mov	r2, r6
 8003ab6:	463b      	mov	r3, r7
 8003ab8:	4628      	mov	r0, r5
 8003aba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003abe:	f000 b853 	b.w	8003b68 <_write_r>

08003ac2 <__sseek>:
 8003ac2:	b510      	push	{r4, lr}
 8003ac4:	460c      	mov	r4, r1
 8003ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aca:	f000 f829 	bl	8003b20 <_lseek_r>
 8003ace:	1c43      	adds	r3, r0, #1
 8003ad0:	89a3      	ldrh	r3, [r4, #12]
 8003ad2:	bf15      	itete	ne
 8003ad4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ad6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ada:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003ade:	81a3      	strheq	r3, [r4, #12]
 8003ae0:	bf18      	it	ne
 8003ae2:	81a3      	strhne	r3, [r4, #12]
 8003ae4:	bd10      	pop	{r4, pc}

08003ae6 <__sclose>:
 8003ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aea:	f000 b809 	b.w	8003b00 <_close_r>

08003aee <memset>:
 8003aee:	4402      	add	r2, r0
 8003af0:	4603      	mov	r3, r0
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d100      	bne.n	8003af8 <memset+0xa>
 8003af6:	4770      	bx	lr
 8003af8:	f803 1b01 	strb.w	r1, [r3], #1
 8003afc:	e7f9      	b.n	8003af2 <memset+0x4>
	...

08003b00 <_close_r>:
 8003b00:	b538      	push	{r3, r4, r5, lr}
 8003b02:	4d06      	ldr	r5, [pc, #24]	@ (8003b1c <_close_r+0x1c>)
 8003b04:	2300      	movs	r3, #0
 8003b06:	4604      	mov	r4, r0
 8003b08:	4608      	mov	r0, r1
 8003b0a:	602b      	str	r3, [r5, #0]
 8003b0c:	f7fd fa0c 	bl	8000f28 <_close>
 8003b10:	1c43      	adds	r3, r0, #1
 8003b12:	d102      	bne.n	8003b1a <_close_r+0x1a>
 8003b14:	682b      	ldr	r3, [r5, #0]
 8003b16:	b103      	cbz	r3, 8003b1a <_close_r+0x1a>
 8003b18:	6023      	str	r3, [r4, #0]
 8003b1a:	bd38      	pop	{r3, r4, r5, pc}
 8003b1c:	200003b4 	.word	0x200003b4

08003b20 <_lseek_r>:
 8003b20:	b538      	push	{r3, r4, r5, lr}
 8003b22:	4d07      	ldr	r5, [pc, #28]	@ (8003b40 <_lseek_r+0x20>)
 8003b24:	4604      	mov	r4, r0
 8003b26:	4608      	mov	r0, r1
 8003b28:	4611      	mov	r1, r2
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	602a      	str	r2, [r5, #0]
 8003b2e:	461a      	mov	r2, r3
 8003b30:	f7fd fa21 	bl	8000f76 <_lseek>
 8003b34:	1c43      	adds	r3, r0, #1
 8003b36:	d102      	bne.n	8003b3e <_lseek_r+0x1e>
 8003b38:	682b      	ldr	r3, [r5, #0]
 8003b3a:	b103      	cbz	r3, 8003b3e <_lseek_r+0x1e>
 8003b3c:	6023      	str	r3, [r4, #0]
 8003b3e:	bd38      	pop	{r3, r4, r5, pc}
 8003b40:	200003b4 	.word	0x200003b4

08003b44 <_read_r>:
 8003b44:	b538      	push	{r3, r4, r5, lr}
 8003b46:	4d07      	ldr	r5, [pc, #28]	@ (8003b64 <_read_r+0x20>)
 8003b48:	4604      	mov	r4, r0
 8003b4a:	4608      	mov	r0, r1
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	2200      	movs	r2, #0
 8003b50:	602a      	str	r2, [r5, #0]
 8003b52:	461a      	mov	r2, r3
 8003b54:	f7fd f9af 	bl	8000eb6 <_read>
 8003b58:	1c43      	adds	r3, r0, #1
 8003b5a:	d102      	bne.n	8003b62 <_read_r+0x1e>
 8003b5c:	682b      	ldr	r3, [r5, #0]
 8003b5e:	b103      	cbz	r3, 8003b62 <_read_r+0x1e>
 8003b60:	6023      	str	r3, [r4, #0]
 8003b62:	bd38      	pop	{r3, r4, r5, pc}
 8003b64:	200003b4 	.word	0x200003b4

08003b68 <_write_r>:
 8003b68:	b538      	push	{r3, r4, r5, lr}
 8003b6a:	4d07      	ldr	r5, [pc, #28]	@ (8003b88 <_write_r+0x20>)
 8003b6c:	4604      	mov	r4, r0
 8003b6e:	4608      	mov	r0, r1
 8003b70:	4611      	mov	r1, r2
 8003b72:	2200      	movs	r2, #0
 8003b74:	602a      	str	r2, [r5, #0]
 8003b76:	461a      	mov	r2, r3
 8003b78:	f7fd f9ba 	bl	8000ef0 <_write>
 8003b7c:	1c43      	adds	r3, r0, #1
 8003b7e:	d102      	bne.n	8003b86 <_write_r+0x1e>
 8003b80:	682b      	ldr	r3, [r5, #0]
 8003b82:	b103      	cbz	r3, 8003b86 <_write_r+0x1e>
 8003b84:	6023      	str	r3, [r4, #0]
 8003b86:	bd38      	pop	{r3, r4, r5, pc}
 8003b88:	200003b4 	.word	0x200003b4

08003b8c <__errno>:
 8003b8c:	4b01      	ldr	r3, [pc, #4]	@ (8003b94 <__errno+0x8>)
 8003b8e:	6818      	ldr	r0, [r3, #0]
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	20000018 	.word	0x20000018

08003b98 <__libc_init_array>:
 8003b98:	b570      	push	{r4, r5, r6, lr}
 8003b9a:	4d0d      	ldr	r5, [pc, #52]	@ (8003bd0 <__libc_init_array+0x38>)
 8003b9c:	4c0d      	ldr	r4, [pc, #52]	@ (8003bd4 <__libc_init_array+0x3c>)
 8003b9e:	1b64      	subs	r4, r4, r5
 8003ba0:	10a4      	asrs	r4, r4, #2
 8003ba2:	2600      	movs	r6, #0
 8003ba4:	42a6      	cmp	r6, r4
 8003ba6:	d109      	bne.n	8003bbc <__libc_init_array+0x24>
 8003ba8:	4d0b      	ldr	r5, [pc, #44]	@ (8003bd8 <__libc_init_array+0x40>)
 8003baa:	4c0c      	ldr	r4, [pc, #48]	@ (8003bdc <__libc_init_array+0x44>)
 8003bac:	f000 ffa2 	bl	8004af4 <_init>
 8003bb0:	1b64      	subs	r4, r4, r5
 8003bb2:	10a4      	asrs	r4, r4, #2
 8003bb4:	2600      	movs	r6, #0
 8003bb6:	42a6      	cmp	r6, r4
 8003bb8:	d105      	bne.n	8003bc6 <__libc_init_array+0x2e>
 8003bba:	bd70      	pop	{r4, r5, r6, pc}
 8003bbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bc0:	4798      	blx	r3
 8003bc2:	3601      	adds	r6, #1
 8003bc4:	e7ee      	b.n	8003ba4 <__libc_init_array+0xc>
 8003bc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003bca:	4798      	blx	r3
 8003bcc:	3601      	adds	r6, #1
 8003bce:	e7f2      	b.n	8003bb6 <__libc_init_array+0x1e>
 8003bd0:	08004b84 	.word	0x08004b84
 8003bd4:	08004b84 	.word	0x08004b84
 8003bd8:	08004b84 	.word	0x08004b84
 8003bdc:	08004b88 	.word	0x08004b88

08003be0 <__retarget_lock_init_recursive>:
 8003be0:	4770      	bx	lr

08003be2 <__retarget_lock_acquire_recursive>:
 8003be2:	4770      	bx	lr

08003be4 <__retarget_lock_release_recursive>:
 8003be4:	4770      	bx	lr
	...

08003be8 <_free_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4605      	mov	r5, r0
 8003bec:	2900      	cmp	r1, #0
 8003bee:	d041      	beq.n	8003c74 <_free_r+0x8c>
 8003bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bf4:	1f0c      	subs	r4, r1, #4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bfb8      	it	lt
 8003bfa:	18e4      	addlt	r4, r4, r3
 8003bfc:	f000 f8e0 	bl	8003dc0 <__malloc_lock>
 8003c00:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <_free_r+0x90>)
 8003c02:	6813      	ldr	r3, [r2, #0]
 8003c04:	b933      	cbnz	r3, 8003c14 <_free_r+0x2c>
 8003c06:	6063      	str	r3, [r4, #4]
 8003c08:	6014      	str	r4, [r2, #0]
 8003c0a:	4628      	mov	r0, r5
 8003c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003c10:	f000 b8dc 	b.w	8003dcc <__malloc_unlock>
 8003c14:	42a3      	cmp	r3, r4
 8003c16:	d908      	bls.n	8003c2a <_free_r+0x42>
 8003c18:	6820      	ldr	r0, [r4, #0]
 8003c1a:	1821      	adds	r1, r4, r0
 8003c1c:	428b      	cmp	r3, r1
 8003c1e:	bf01      	itttt	eq
 8003c20:	6819      	ldreq	r1, [r3, #0]
 8003c22:	685b      	ldreq	r3, [r3, #4]
 8003c24:	1809      	addeq	r1, r1, r0
 8003c26:	6021      	streq	r1, [r4, #0]
 8003c28:	e7ed      	b.n	8003c06 <_free_r+0x1e>
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	b10b      	cbz	r3, 8003c34 <_free_r+0x4c>
 8003c30:	42a3      	cmp	r3, r4
 8003c32:	d9fa      	bls.n	8003c2a <_free_r+0x42>
 8003c34:	6811      	ldr	r1, [r2, #0]
 8003c36:	1850      	adds	r0, r2, r1
 8003c38:	42a0      	cmp	r0, r4
 8003c3a:	d10b      	bne.n	8003c54 <_free_r+0x6c>
 8003c3c:	6820      	ldr	r0, [r4, #0]
 8003c3e:	4401      	add	r1, r0
 8003c40:	1850      	adds	r0, r2, r1
 8003c42:	4283      	cmp	r3, r0
 8003c44:	6011      	str	r1, [r2, #0]
 8003c46:	d1e0      	bne.n	8003c0a <_free_r+0x22>
 8003c48:	6818      	ldr	r0, [r3, #0]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	6053      	str	r3, [r2, #4]
 8003c4e:	4408      	add	r0, r1
 8003c50:	6010      	str	r0, [r2, #0]
 8003c52:	e7da      	b.n	8003c0a <_free_r+0x22>
 8003c54:	d902      	bls.n	8003c5c <_free_r+0x74>
 8003c56:	230c      	movs	r3, #12
 8003c58:	602b      	str	r3, [r5, #0]
 8003c5a:	e7d6      	b.n	8003c0a <_free_r+0x22>
 8003c5c:	6820      	ldr	r0, [r4, #0]
 8003c5e:	1821      	adds	r1, r4, r0
 8003c60:	428b      	cmp	r3, r1
 8003c62:	bf04      	itt	eq
 8003c64:	6819      	ldreq	r1, [r3, #0]
 8003c66:	685b      	ldreq	r3, [r3, #4]
 8003c68:	6063      	str	r3, [r4, #4]
 8003c6a:	bf04      	itt	eq
 8003c6c:	1809      	addeq	r1, r1, r0
 8003c6e:	6021      	streq	r1, [r4, #0]
 8003c70:	6054      	str	r4, [r2, #4]
 8003c72:	e7ca      	b.n	8003c0a <_free_r+0x22>
 8003c74:	bd38      	pop	{r3, r4, r5, pc}
 8003c76:	bf00      	nop
 8003c78:	200003c0 	.word	0x200003c0

08003c7c <sbrk_aligned>:
 8003c7c:	b570      	push	{r4, r5, r6, lr}
 8003c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8003cbc <sbrk_aligned+0x40>)
 8003c80:	460c      	mov	r4, r1
 8003c82:	6831      	ldr	r1, [r6, #0]
 8003c84:	4605      	mov	r5, r0
 8003c86:	b911      	cbnz	r1, 8003c8e <sbrk_aligned+0x12>
 8003c88:	f000 fe5c 	bl	8004944 <_sbrk_r>
 8003c8c:	6030      	str	r0, [r6, #0]
 8003c8e:	4621      	mov	r1, r4
 8003c90:	4628      	mov	r0, r5
 8003c92:	f000 fe57 	bl	8004944 <_sbrk_r>
 8003c96:	1c43      	adds	r3, r0, #1
 8003c98:	d103      	bne.n	8003ca2 <sbrk_aligned+0x26>
 8003c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	bd70      	pop	{r4, r5, r6, pc}
 8003ca2:	1cc4      	adds	r4, r0, #3
 8003ca4:	f024 0403 	bic.w	r4, r4, #3
 8003ca8:	42a0      	cmp	r0, r4
 8003caa:	d0f8      	beq.n	8003c9e <sbrk_aligned+0x22>
 8003cac:	1a21      	subs	r1, r4, r0
 8003cae:	4628      	mov	r0, r5
 8003cb0:	f000 fe48 	bl	8004944 <_sbrk_r>
 8003cb4:	3001      	adds	r0, #1
 8003cb6:	d1f2      	bne.n	8003c9e <sbrk_aligned+0x22>
 8003cb8:	e7ef      	b.n	8003c9a <sbrk_aligned+0x1e>
 8003cba:	bf00      	nop
 8003cbc:	200003bc 	.word	0x200003bc

08003cc0 <_malloc_r>:
 8003cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cc4:	1ccd      	adds	r5, r1, #3
 8003cc6:	f025 0503 	bic.w	r5, r5, #3
 8003cca:	3508      	adds	r5, #8
 8003ccc:	2d0c      	cmp	r5, #12
 8003cce:	bf38      	it	cc
 8003cd0:	250c      	movcc	r5, #12
 8003cd2:	2d00      	cmp	r5, #0
 8003cd4:	4606      	mov	r6, r0
 8003cd6:	db01      	blt.n	8003cdc <_malloc_r+0x1c>
 8003cd8:	42a9      	cmp	r1, r5
 8003cda:	d904      	bls.n	8003ce6 <_malloc_r+0x26>
 8003cdc:	230c      	movs	r3, #12
 8003cde:	6033      	str	r3, [r6, #0]
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003dbc <_malloc_r+0xfc>
 8003cea:	f000 f869 	bl	8003dc0 <__malloc_lock>
 8003cee:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf2:	461c      	mov	r4, r3
 8003cf4:	bb44      	cbnz	r4, 8003d48 <_malloc_r+0x88>
 8003cf6:	4629      	mov	r1, r5
 8003cf8:	4630      	mov	r0, r6
 8003cfa:	f7ff ffbf 	bl	8003c7c <sbrk_aligned>
 8003cfe:	1c43      	adds	r3, r0, #1
 8003d00:	4604      	mov	r4, r0
 8003d02:	d158      	bne.n	8003db6 <_malloc_r+0xf6>
 8003d04:	f8d8 4000 	ldr.w	r4, [r8]
 8003d08:	4627      	mov	r7, r4
 8003d0a:	2f00      	cmp	r7, #0
 8003d0c:	d143      	bne.n	8003d96 <_malloc_r+0xd6>
 8003d0e:	2c00      	cmp	r4, #0
 8003d10:	d04b      	beq.n	8003daa <_malloc_r+0xea>
 8003d12:	6823      	ldr	r3, [r4, #0]
 8003d14:	4639      	mov	r1, r7
 8003d16:	4630      	mov	r0, r6
 8003d18:	eb04 0903 	add.w	r9, r4, r3
 8003d1c:	f000 fe12 	bl	8004944 <_sbrk_r>
 8003d20:	4581      	cmp	r9, r0
 8003d22:	d142      	bne.n	8003daa <_malloc_r+0xea>
 8003d24:	6821      	ldr	r1, [r4, #0]
 8003d26:	1a6d      	subs	r5, r5, r1
 8003d28:	4629      	mov	r1, r5
 8003d2a:	4630      	mov	r0, r6
 8003d2c:	f7ff ffa6 	bl	8003c7c <sbrk_aligned>
 8003d30:	3001      	adds	r0, #1
 8003d32:	d03a      	beq.n	8003daa <_malloc_r+0xea>
 8003d34:	6823      	ldr	r3, [r4, #0]
 8003d36:	442b      	add	r3, r5
 8003d38:	6023      	str	r3, [r4, #0]
 8003d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003d3e:	685a      	ldr	r2, [r3, #4]
 8003d40:	bb62      	cbnz	r2, 8003d9c <_malloc_r+0xdc>
 8003d42:	f8c8 7000 	str.w	r7, [r8]
 8003d46:	e00f      	b.n	8003d68 <_malloc_r+0xa8>
 8003d48:	6822      	ldr	r2, [r4, #0]
 8003d4a:	1b52      	subs	r2, r2, r5
 8003d4c:	d420      	bmi.n	8003d90 <_malloc_r+0xd0>
 8003d4e:	2a0b      	cmp	r2, #11
 8003d50:	d917      	bls.n	8003d82 <_malloc_r+0xc2>
 8003d52:	1961      	adds	r1, r4, r5
 8003d54:	42a3      	cmp	r3, r4
 8003d56:	6025      	str	r5, [r4, #0]
 8003d58:	bf18      	it	ne
 8003d5a:	6059      	strne	r1, [r3, #4]
 8003d5c:	6863      	ldr	r3, [r4, #4]
 8003d5e:	bf08      	it	eq
 8003d60:	f8c8 1000 	streq.w	r1, [r8]
 8003d64:	5162      	str	r2, [r4, r5]
 8003d66:	604b      	str	r3, [r1, #4]
 8003d68:	4630      	mov	r0, r6
 8003d6a:	f000 f82f 	bl	8003dcc <__malloc_unlock>
 8003d6e:	f104 000b 	add.w	r0, r4, #11
 8003d72:	1d23      	adds	r3, r4, #4
 8003d74:	f020 0007 	bic.w	r0, r0, #7
 8003d78:	1ac2      	subs	r2, r0, r3
 8003d7a:	bf1c      	itt	ne
 8003d7c:	1a1b      	subne	r3, r3, r0
 8003d7e:	50a3      	strne	r3, [r4, r2]
 8003d80:	e7af      	b.n	8003ce2 <_malloc_r+0x22>
 8003d82:	6862      	ldr	r2, [r4, #4]
 8003d84:	42a3      	cmp	r3, r4
 8003d86:	bf0c      	ite	eq
 8003d88:	f8c8 2000 	streq.w	r2, [r8]
 8003d8c:	605a      	strne	r2, [r3, #4]
 8003d8e:	e7eb      	b.n	8003d68 <_malloc_r+0xa8>
 8003d90:	4623      	mov	r3, r4
 8003d92:	6864      	ldr	r4, [r4, #4]
 8003d94:	e7ae      	b.n	8003cf4 <_malloc_r+0x34>
 8003d96:	463c      	mov	r4, r7
 8003d98:	687f      	ldr	r7, [r7, #4]
 8003d9a:	e7b6      	b.n	8003d0a <_malloc_r+0x4a>
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	42a3      	cmp	r3, r4
 8003da2:	d1fb      	bne.n	8003d9c <_malloc_r+0xdc>
 8003da4:	2300      	movs	r3, #0
 8003da6:	6053      	str	r3, [r2, #4]
 8003da8:	e7de      	b.n	8003d68 <_malloc_r+0xa8>
 8003daa:	230c      	movs	r3, #12
 8003dac:	6033      	str	r3, [r6, #0]
 8003dae:	4630      	mov	r0, r6
 8003db0:	f000 f80c 	bl	8003dcc <__malloc_unlock>
 8003db4:	e794      	b.n	8003ce0 <_malloc_r+0x20>
 8003db6:	6005      	str	r5, [r0, #0]
 8003db8:	e7d6      	b.n	8003d68 <_malloc_r+0xa8>
 8003dba:	bf00      	nop
 8003dbc:	200003c0 	.word	0x200003c0

08003dc0 <__malloc_lock>:
 8003dc0:	4801      	ldr	r0, [pc, #4]	@ (8003dc8 <__malloc_lock+0x8>)
 8003dc2:	f7ff bf0e 	b.w	8003be2 <__retarget_lock_acquire_recursive>
 8003dc6:	bf00      	nop
 8003dc8:	200003b8 	.word	0x200003b8

08003dcc <__malloc_unlock>:
 8003dcc:	4801      	ldr	r0, [pc, #4]	@ (8003dd4 <__malloc_unlock+0x8>)
 8003dce:	f7ff bf09 	b.w	8003be4 <__retarget_lock_release_recursive>
 8003dd2:	bf00      	nop
 8003dd4:	200003b8 	.word	0x200003b8

08003dd8 <__ssputs_r>:
 8003dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ddc:	688e      	ldr	r6, [r1, #8]
 8003dde:	461f      	mov	r7, r3
 8003de0:	42be      	cmp	r6, r7
 8003de2:	680b      	ldr	r3, [r1, #0]
 8003de4:	4682      	mov	sl, r0
 8003de6:	460c      	mov	r4, r1
 8003de8:	4690      	mov	r8, r2
 8003dea:	d82d      	bhi.n	8003e48 <__ssputs_r+0x70>
 8003dec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003df0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003df4:	d026      	beq.n	8003e44 <__ssputs_r+0x6c>
 8003df6:	6965      	ldr	r5, [r4, #20]
 8003df8:	6909      	ldr	r1, [r1, #16]
 8003dfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dfe:	eba3 0901 	sub.w	r9, r3, r1
 8003e02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003e06:	1c7b      	adds	r3, r7, #1
 8003e08:	444b      	add	r3, r9
 8003e0a:	106d      	asrs	r5, r5, #1
 8003e0c:	429d      	cmp	r5, r3
 8003e0e:	bf38      	it	cc
 8003e10:	461d      	movcc	r5, r3
 8003e12:	0553      	lsls	r3, r2, #21
 8003e14:	d527      	bpl.n	8003e66 <__ssputs_r+0x8e>
 8003e16:	4629      	mov	r1, r5
 8003e18:	f7ff ff52 	bl	8003cc0 <_malloc_r>
 8003e1c:	4606      	mov	r6, r0
 8003e1e:	b360      	cbz	r0, 8003e7a <__ssputs_r+0xa2>
 8003e20:	6921      	ldr	r1, [r4, #16]
 8003e22:	464a      	mov	r2, r9
 8003e24:	f000 fd9e 	bl	8004964 <memcpy>
 8003e28:	89a3      	ldrh	r3, [r4, #12]
 8003e2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e32:	81a3      	strh	r3, [r4, #12]
 8003e34:	6126      	str	r6, [r4, #16]
 8003e36:	6165      	str	r5, [r4, #20]
 8003e38:	444e      	add	r6, r9
 8003e3a:	eba5 0509 	sub.w	r5, r5, r9
 8003e3e:	6026      	str	r6, [r4, #0]
 8003e40:	60a5      	str	r5, [r4, #8]
 8003e42:	463e      	mov	r6, r7
 8003e44:	42be      	cmp	r6, r7
 8003e46:	d900      	bls.n	8003e4a <__ssputs_r+0x72>
 8003e48:	463e      	mov	r6, r7
 8003e4a:	6820      	ldr	r0, [r4, #0]
 8003e4c:	4632      	mov	r2, r6
 8003e4e:	4641      	mov	r1, r8
 8003e50:	f000 fd5e 	bl	8004910 <memmove>
 8003e54:	68a3      	ldr	r3, [r4, #8]
 8003e56:	1b9b      	subs	r3, r3, r6
 8003e58:	60a3      	str	r3, [r4, #8]
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	4433      	add	r3, r6
 8003e5e:	6023      	str	r3, [r4, #0]
 8003e60:	2000      	movs	r0, #0
 8003e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e66:	462a      	mov	r2, r5
 8003e68:	f000 fd8a 	bl	8004980 <_realloc_r>
 8003e6c:	4606      	mov	r6, r0
 8003e6e:	2800      	cmp	r0, #0
 8003e70:	d1e0      	bne.n	8003e34 <__ssputs_r+0x5c>
 8003e72:	6921      	ldr	r1, [r4, #16]
 8003e74:	4650      	mov	r0, sl
 8003e76:	f7ff feb7 	bl	8003be8 <_free_r>
 8003e7a:	230c      	movs	r3, #12
 8003e7c:	f8ca 3000 	str.w	r3, [sl]
 8003e80:	89a3      	ldrh	r3, [r4, #12]
 8003e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e86:	81a3      	strh	r3, [r4, #12]
 8003e88:	f04f 30ff 	mov.w	r0, #4294967295
 8003e8c:	e7e9      	b.n	8003e62 <__ssputs_r+0x8a>
	...

08003e90 <_svfiprintf_r>:
 8003e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e94:	4698      	mov	r8, r3
 8003e96:	898b      	ldrh	r3, [r1, #12]
 8003e98:	061b      	lsls	r3, r3, #24
 8003e9a:	b09d      	sub	sp, #116	@ 0x74
 8003e9c:	4607      	mov	r7, r0
 8003e9e:	460d      	mov	r5, r1
 8003ea0:	4614      	mov	r4, r2
 8003ea2:	d510      	bpl.n	8003ec6 <_svfiprintf_r+0x36>
 8003ea4:	690b      	ldr	r3, [r1, #16]
 8003ea6:	b973      	cbnz	r3, 8003ec6 <_svfiprintf_r+0x36>
 8003ea8:	2140      	movs	r1, #64	@ 0x40
 8003eaa:	f7ff ff09 	bl	8003cc0 <_malloc_r>
 8003eae:	6028      	str	r0, [r5, #0]
 8003eb0:	6128      	str	r0, [r5, #16]
 8003eb2:	b930      	cbnz	r0, 8003ec2 <_svfiprintf_r+0x32>
 8003eb4:	230c      	movs	r3, #12
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ebc:	b01d      	add	sp, #116	@ 0x74
 8003ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ec2:	2340      	movs	r3, #64	@ 0x40
 8003ec4:	616b      	str	r3, [r5, #20]
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003eca:	2320      	movs	r3, #32
 8003ecc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003ed0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003ed4:	2330      	movs	r3, #48	@ 0x30
 8003ed6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004074 <_svfiprintf_r+0x1e4>
 8003eda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003ede:	f04f 0901 	mov.w	r9, #1
 8003ee2:	4623      	mov	r3, r4
 8003ee4:	469a      	mov	sl, r3
 8003ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003eea:	b10a      	cbz	r2, 8003ef0 <_svfiprintf_r+0x60>
 8003eec:	2a25      	cmp	r2, #37	@ 0x25
 8003eee:	d1f9      	bne.n	8003ee4 <_svfiprintf_r+0x54>
 8003ef0:	ebba 0b04 	subs.w	fp, sl, r4
 8003ef4:	d00b      	beq.n	8003f0e <_svfiprintf_r+0x7e>
 8003ef6:	465b      	mov	r3, fp
 8003ef8:	4622      	mov	r2, r4
 8003efa:	4629      	mov	r1, r5
 8003efc:	4638      	mov	r0, r7
 8003efe:	f7ff ff6b 	bl	8003dd8 <__ssputs_r>
 8003f02:	3001      	adds	r0, #1
 8003f04:	f000 80a7 	beq.w	8004056 <_svfiprintf_r+0x1c6>
 8003f08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003f0a:	445a      	add	r2, fp
 8003f0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 809f 	beq.w	8004056 <_svfiprintf_r+0x1c6>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003f1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003f22:	f10a 0a01 	add.w	sl, sl, #1
 8003f26:	9304      	str	r3, [sp, #16]
 8003f28:	9307      	str	r3, [sp, #28]
 8003f2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003f2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003f30:	4654      	mov	r4, sl
 8003f32:	2205      	movs	r2, #5
 8003f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f38:	484e      	ldr	r0, [pc, #312]	@ (8004074 <_svfiprintf_r+0x1e4>)
 8003f3a:	f7fc f951 	bl	80001e0 <memchr>
 8003f3e:	9a04      	ldr	r2, [sp, #16]
 8003f40:	b9d8      	cbnz	r0, 8003f7a <_svfiprintf_r+0xea>
 8003f42:	06d0      	lsls	r0, r2, #27
 8003f44:	bf44      	itt	mi
 8003f46:	2320      	movmi	r3, #32
 8003f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f4c:	0711      	lsls	r1, r2, #28
 8003f4e:	bf44      	itt	mi
 8003f50:	232b      	movmi	r3, #43	@ 0x2b
 8003f52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003f56:	f89a 3000 	ldrb.w	r3, [sl]
 8003f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f5c:	d015      	beq.n	8003f8a <_svfiprintf_r+0xfa>
 8003f5e:	9a07      	ldr	r2, [sp, #28]
 8003f60:	4654      	mov	r4, sl
 8003f62:	2000      	movs	r0, #0
 8003f64:	f04f 0c0a 	mov.w	ip, #10
 8003f68:	4621      	mov	r1, r4
 8003f6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f6e:	3b30      	subs	r3, #48	@ 0x30
 8003f70:	2b09      	cmp	r3, #9
 8003f72:	d94b      	bls.n	800400c <_svfiprintf_r+0x17c>
 8003f74:	b1b0      	cbz	r0, 8003fa4 <_svfiprintf_r+0x114>
 8003f76:	9207      	str	r2, [sp, #28]
 8003f78:	e014      	b.n	8003fa4 <_svfiprintf_r+0x114>
 8003f7a:	eba0 0308 	sub.w	r3, r0, r8
 8003f7e:	fa09 f303 	lsl.w	r3, r9, r3
 8003f82:	4313      	orrs	r3, r2
 8003f84:	9304      	str	r3, [sp, #16]
 8003f86:	46a2      	mov	sl, r4
 8003f88:	e7d2      	b.n	8003f30 <_svfiprintf_r+0xa0>
 8003f8a:	9b03      	ldr	r3, [sp, #12]
 8003f8c:	1d19      	adds	r1, r3, #4
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	9103      	str	r1, [sp, #12]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	bfbb      	ittet	lt
 8003f96:	425b      	neglt	r3, r3
 8003f98:	f042 0202 	orrlt.w	r2, r2, #2
 8003f9c:	9307      	strge	r3, [sp, #28]
 8003f9e:	9307      	strlt	r3, [sp, #28]
 8003fa0:	bfb8      	it	lt
 8003fa2:	9204      	strlt	r2, [sp, #16]
 8003fa4:	7823      	ldrb	r3, [r4, #0]
 8003fa6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003fa8:	d10a      	bne.n	8003fc0 <_svfiprintf_r+0x130>
 8003faa:	7863      	ldrb	r3, [r4, #1]
 8003fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8003fae:	d132      	bne.n	8004016 <_svfiprintf_r+0x186>
 8003fb0:	9b03      	ldr	r3, [sp, #12]
 8003fb2:	1d1a      	adds	r2, r3, #4
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	9203      	str	r2, [sp, #12]
 8003fb8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003fbc:	3402      	adds	r4, #2
 8003fbe:	9305      	str	r3, [sp, #20]
 8003fc0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004084 <_svfiprintf_r+0x1f4>
 8003fc4:	7821      	ldrb	r1, [r4, #0]
 8003fc6:	2203      	movs	r2, #3
 8003fc8:	4650      	mov	r0, sl
 8003fca:	f7fc f909 	bl	80001e0 <memchr>
 8003fce:	b138      	cbz	r0, 8003fe0 <_svfiprintf_r+0x150>
 8003fd0:	9b04      	ldr	r3, [sp, #16]
 8003fd2:	eba0 000a 	sub.w	r0, r0, sl
 8003fd6:	2240      	movs	r2, #64	@ 0x40
 8003fd8:	4082      	lsls	r2, r0
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	3401      	adds	r4, #1
 8003fde:	9304      	str	r3, [sp, #16]
 8003fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fe4:	4824      	ldr	r0, [pc, #144]	@ (8004078 <_svfiprintf_r+0x1e8>)
 8003fe6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003fea:	2206      	movs	r2, #6
 8003fec:	f7fc f8f8 	bl	80001e0 <memchr>
 8003ff0:	2800      	cmp	r0, #0
 8003ff2:	d036      	beq.n	8004062 <_svfiprintf_r+0x1d2>
 8003ff4:	4b21      	ldr	r3, [pc, #132]	@ (800407c <_svfiprintf_r+0x1ec>)
 8003ff6:	bb1b      	cbnz	r3, 8004040 <_svfiprintf_r+0x1b0>
 8003ff8:	9b03      	ldr	r3, [sp, #12]
 8003ffa:	3307      	adds	r3, #7
 8003ffc:	f023 0307 	bic.w	r3, r3, #7
 8004000:	3308      	adds	r3, #8
 8004002:	9303      	str	r3, [sp, #12]
 8004004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004006:	4433      	add	r3, r6
 8004008:	9309      	str	r3, [sp, #36]	@ 0x24
 800400a:	e76a      	b.n	8003ee2 <_svfiprintf_r+0x52>
 800400c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004010:	460c      	mov	r4, r1
 8004012:	2001      	movs	r0, #1
 8004014:	e7a8      	b.n	8003f68 <_svfiprintf_r+0xd8>
 8004016:	2300      	movs	r3, #0
 8004018:	3401      	adds	r4, #1
 800401a:	9305      	str	r3, [sp, #20]
 800401c:	4619      	mov	r1, r3
 800401e:	f04f 0c0a 	mov.w	ip, #10
 8004022:	4620      	mov	r0, r4
 8004024:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004028:	3a30      	subs	r2, #48	@ 0x30
 800402a:	2a09      	cmp	r2, #9
 800402c:	d903      	bls.n	8004036 <_svfiprintf_r+0x1a6>
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0c6      	beq.n	8003fc0 <_svfiprintf_r+0x130>
 8004032:	9105      	str	r1, [sp, #20]
 8004034:	e7c4      	b.n	8003fc0 <_svfiprintf_r+0x130>
 8004036:	fb0c 2101 	mla	r1, ip, r1, r2
 800403a:	4604      	mov	r4, r0
 800403c:	2301      	movs	r3, #1
 800403e:	e7f0      	b.n	8004022 <_svfiprintf_r+0x192>
 8004040:	ab03      	add	r3, sp, #12
 8004042:	9300      	str	r3, [sp, #0]
 8004044:	462a      	mov	r2, r5
 8004046:	4b0e      	ldr	r3, [pc, #56]	@ (8004080 <_svfiprintf_r+0x1f0>)
 8004048:	a904      	add	r1, sp, #16
 800404a:	4638      	mov	r0, r7
 800404c:	f3af 8000 	nop.w
 8004050:	1c42      	adds	r2, r0, #1
 8004052:	4606      	mov	r6, r0
 8004054:	d1d6      	bne.n	8004004 <_svfiprintf_r+0x174>
 8004056:	89ab      	ldrh	r3, [r5, #12]
 8004058:	065b      	lsls	r3, r3, #25
 800405a:	f53f af2d 	bmi.w	8003eb8 <_svfiprintf_r+0x28>
 800405e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004060:	e72c      	b.n	8003ebc <_svfiprintf_r+0x2c>
 8004062:	ab03      	add	r3, sp, #12
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	462a      	mov	r2, r5
 8004068:	4b05      	ldr	r3, [pc, #20]	@ (8004080 <_svfiprintf_r+0x1f0>)
 800406a:	a904      	add	r1, sp, #16
 800406c:	4638      	mov	r0, r7
 800406e:	f000 f9bb 	bl	80043e8 <_printf_i>
 8004072:	e7ed      	b.n	8004050 <_svfiprintf_r+0x1c0>
 8004074:	08004b48 	.word	0x08004b48
 8004078:	08004b52 	.word	0x08004b52
 800407c:	00000000 	.word	0x00000000
 8004080:	08003dd9 	.word	0x08003dd9
 8004084:	08004b4e 	.word	0x08004b4e

08004088 <__sfputc_r>:
 8004088:	6893      	ldr	r3, [r2, #8]
 800408a:	3b01      	subs	r3, #1
 800408c:	2b00      	cmp	r3, #0
 800408e:	b410      	push	{r4}
 8004090:	6093      	str	r3, [r2, #8]
 8004092:	da08      	bge.n	80040a6 <__sfputc_r+0x1e>
 8004094:	6994      	ldr	r4, [r2, #24]
 8004096:	42a3      	cmp	r3, r4
 8004098:	db01      	blt.n	800409e <__sfputc_r+0x16>
 800409a:	290a      	cmp	r1, #10
 800409c:	d103      	bne.n	80040a6 <__sfputc_r+0x1e>
 800409e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040a2:	f000 bba1 	b.w	80047e8 <__swbuf_r>
 80040a6:	6813      	ldr	r3, [r2, #0]
 80040a8:	1c58      	adds	r0, r3, #1
 80040aa:	6010      	str	r0, [r2, #0]
 80040ac:	7019      	strb	r1, [r3, #0]
 80040ae:	4608      	mov	r0, r1
 80040b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <__sfputs_r>:
 80040b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040b8:	4606      	mov	r6, r0
 80040ba:	460f      	mov	r7, r1
 80040bc:	4614      	mov	r4, r2
 80040be:	18d5      	adds	r5, r2, r3
 80040c0:	42ac      	cmp	r4, r5
 80040c2:	d101      	bne.n	80040c8 <__sfputs_r+0x12>
 80040c4:	2000      	movs	r0, #0
 80040c6:	e007      	b.n	80040d8 <__sfputs_r+0x22>
 80040c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80040cc:	463a      	mov	r2, r7
 80040ce:	4630      	mov	r0, r6
 80040d0:	f7ff ffda 	bl	8004088 <__sfputc_r>
 80040d4:	1c43      	adds	r3, r0, #1
 80040d6:	d1f3      	bne.n	80040c0 <__sfputs_r+0xa>
 80040d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080040dc <_vfiprintf_r>:
 80040dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80040e0:	460d      	mov	r5, r1
 80040e2:	b09d      	sub	sp, #116	@ 0x74
 80040e4:	4614      	mov	r4, r2
 80040e6:	4698      	mov	r8, r3
 80040e8:	4606      	mov	r6, r0
 80040ea:	b118      	cbz	r0, 80040f4 <_vfiprintf_r+0x18>
 80040ec:	6a03      	ldr	r3, [r0, #32]
 80040ee:	b90b      	cbnz	r3, 80040f4 <_vfiprintf_r+0x18>
 80040f0:	f7ff fc4a 	bl	8003988 <__sinit>
 80040f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80040f6:	07d9      	lsls	r1, r3, #31
 80040f8:	d405      	bmi.n	8004106 <_vfiprintf_r+0x2a>
 80040fa:	89ab      	ldrh	r3, [r5, #12]
 80040fc:	059a      	lsls	r2, r3, #22
 80040fe:	d402      	bmi.n	8004106 <_vfiprintf_r+0x2a>
 8004100:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004102:	f7ff fd6e 	bl	8003be2 <__retarget_lock_acquire_recursive>
 8004106:	89ab      	ldrh	r3, [r5, #12]
 8004108:	071b      	lsls	r3, r3, #28
 800410a:	d501      	bpl.n	8004110 <_vfiprintf_r+0x34>
 800410c:	692b      	ldr	r3, [r5, #16]
 800410e:	b99b      	cbnz	r3, 8004138 <_vfiprintf_r+0x5c>
 8004110:	4629      	mov	r1, r5
 8004112:	4630      	mov	r0, r6
 8004114:	f000 fba6 	bl	8004864 <__swsetup_r>
 8004118:	b170      	cbz	r0, 8004138 <_vfiprintf_r+0x5c>
 800411a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800411c:	07dc      	lsls	r4, r3, #31
 800411e:	d504      	bpl.n	800412a <_vfiprintf_r+0x4e>
 8004120:	f04f 30ff 	mov.w	r0, #4294967295
 8004124:	b01d      	add	sp, #116	@ 0x74
 8004126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800412a:	89ab      	ldrh	r3, [r5, #12]
 800412c:	0598      	lsls	r0, r3, #22
 800412e:	d4f7      	bmi.n	8004120 <_vfiprintf_r+0x44>
 8004130:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004132:	f7ff fd57 	bl	8003be4 <__retarget_lock_release_recursive>
 8004136:	e7f3      	b.n	8004120 <_vfiprintf_r+0x44>
 8004138:	2300      	movs	r3, #0
 800413a:	9309      	str	r3, [sp, #36]	@ 0x24
 800413c:	2320      	movs	r3, #32
 800413e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004142:	f8cd 800c 	str.w	r8, [sp, #12]
 8004146:	2330      	movs	r3, #48	@ 0x30
 8004148:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80042f8 <_vfiprintf_r+0x21c>
 800414c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004150:	f04f 0901 	mov.w	r9, #1
 8004154:	4623      	mov	r3, r4
 8004156:	469a      	mov	sl, r3
 8004158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800415c:	b10a      	cbz	r2, 8004162 <_vfiprintf_r+0x86>
 800415e:	2a25      	cmp	r2, #37	@ 0x25
 8004160:	d1f9      	bne.n	8004156 <_vfiprintf_r+0x7a>
 8004162:	ebba 0b04 	subs.w	fp, sl, r4
 8004166:	d00b      	beq.n	8004180 <_vfiprintf_r+0xa4>
 8004168:	465b      	mov	r3, fp
 800416a:	4622      	mov	r2, r4
 800416c:	4629      	mov	r1, r5
 800416e:	4630      	mov	r0, r6
 8004170:	f7ff ffa1 	bl	80040b6 <__sfputs_r>
 8004174:	3001      	adds	r0, #1
 8004176:	f000 80a7 	beq.w	80042c8 <_vfiprintf_r+0x1ec>
 800417a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800417c:	445a      	add	r2, fp
 800417e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004180:	f89a 3000 	ldrb.w	r3, [sl]
 8004184:	2b00      	cmp	r3, #0
 8004186:	f000 809f 	beq.w	80042c8 <_vfiprintf_r+0x1ec>
 800418a:	2300      	movs	r3, #0
 800418c:	f04f 32ff 	mov.w	r2, #4294967295
 8004190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004194:	f10a 0a01 	add.w	sl, sl, #1
 8004198:	9304      	str	r3, [sp, #16]
 800419a:	9307      	str	r3, [sp, #28]
 800419c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80041a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80041a2:	4654      	mov	r4, sl
 80041a4:	2205      	movs	r2, #5
 80041a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80041aa:	4853      	ldr	r0, [pc, #332]	@ (80042f8 <_vfiprintf_r+0x21c>)
 80041ac:	f7fc f818 	bl	80001e0 <memchr>
 80041b0:	9a04      	ldr	r2, [sp, #16]
 80041b2:	b9d8      	cbnz	r0, 80041ec <_vfiprintf_r+0x110>
 80041b4:	06d1      	lsls	r1, r2, #27
 80041b6:	bf44      	itt	mi
 80041b8:	2320      	movmi	r3, #32
 80041ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041be:	0713      	lsls	r3, r2, #28
 80041c0:	bf44      	itt	mi
 80041c2:	232b      	movmi	r3, #43	@ 0x2b
 80041c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80041c8:	f89a 3000 	ldrb.w	r3, [sl]
 80041cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80041ce:	d015      	beq.n	80041fc <_vfiprintf_r+0x120>
 80041d0:	9a07      	ldr	r2, [sp, #28]
 80041d2:	4654      	mov	r4, sl
 80041d4:	2000      	movs	r0, #0
 80041d6:	f04f 0c0a 	mov.w	ip, #10
 80041da:	4621      	mov	r1, r4
 80041dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80041e0:	3b30      	subs	r3, #48	@ 0x30
 80041e2:	2b09      	cmp	r3, #9
 80041e4:	d94b      	bls.n	800427e <_vfiprintf_r+0x1a2>
 80041e6:	b1b0      	cbz	r0, 8004216 <_vfiprintf_r+0x13a>
 80041e8:	9207      	str	r2, [sp, #28]
 80041ea:	e014      	b.n	8004216 <_vfiprintf_r+0x13a>
 80041ec:	eba0 0308 	sub.w	r3, r0, r8
 80041f0:	fa09 f303 	lsl.w	r3, r9, r3
 80041f4:	4313      	orrs	r3, r2
 80041f6:	9304      	str	r3, [sp, #16]
 80041f8:	46a2      	mov	sl, r4
 80041fa:	e7d2      	b.n	80041a2 <_vfiprintf_r+0xc6>
 80041fc:	9b03      	ldr	r3, [sp, #12]
 80041fe:	1d19      	adds	r1, r3, #4
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	9103      	str	r1, [sp, #12]
 8004204:	2b00      	cmp	r3, #0
 8004206:	bfbb      	ittet	lt
 8004208:	425b      	neglt	r3, r3
 800420a:	f042 0202 	orrlt.w	r2, r2, #2
 800420e:	9307      	strge	r3, [sp, #28]
 8004210:	9307      	strlt	r3, [sp, #28]
 8004212:	bfb8      	it	lt
 8004214:	9204      	strlt	r2, [sp, #16]
 8004216:	7823      	ldrb	r3, [r4, #0]
 8004218:	2b2e      	cmp	r3, #46	@ 0x2e
 800421a:	d10a      	bne.n	8004232 <_vfiprintf_r+0x156>
 800421c:	7863      	ldrb	r3, [r4, #1]
 800421e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004220:	d132      	bne.n	8004288 <_vfiprintf_r+0x1ac>
 8004222:	9b03      	ldr	r3, [sp, #12]
 8004224:	1d1a      	adds	r2, r3, #4
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	9203      	str	r2, [sp, #12]
 800422a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800422e:	3402      	adds	r4, #2
 8004230:	9305      	str	r3, [sp, #20]
 8004232:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004308 <_vfiprintf_r+0x22c>
 8004236:	7821      	ldrb	r1, [r4, #0]
 8004238:	2203      	movs	r2, #3
 800423a:	4650      	mov	r0, sl
 800423c:	f7fb ffd0 	bl	80001e0 <memchr>
 8004240:	b138      	cbz	r0, 8004252 <_vfiprintf_r+0x176>
 8004242:	9b04      	ldr	r3, [sp, #16]
 8004244:	eba0 000a 	sub.w	r0, r0, sl
 8004248:	2240      	movs	r2, #64	@ 0x40
 800424a:	4082      	lsls	r2, r0
 800424c:	4313      	orrs	r3, r2
 800424e:	3401      	adds	r4, #1
 8004250:	9304      	str	r3, [sp, #16]
 8004252:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004256:	4829      	ldr	r0, [pc, #164]	@ (80042fc <_vfiprintf_r+0x220>)
 8004258:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800425c:	2206      	movs	r2, #6
 800425e:	f7fb ffbf 	bl	80001e0 <memchr>
 8004262:	2800      	cmp	r0, #0
 8004264:	d03f      	beq.n	80042e6 <_vfiprintf_r+0x20a>
 8004266:	4b26      	ldr	r3, [pc, #152]	@ (8004300 <_vfiprintf_r+0x224>)
 8004268:	bb1b      	cbnz	r3, 80042b2 <_vfiprintf_r+0x1d6>
 800426a:	9b03      	ldr	r3, [sp, #12]
 800426c:	3307      	adds	r3, #7
 800426e:	f023 0307 	bic.w	r3, r3, #7
 8004272:	3308      	adds	r3, #8
 8004274:	9303      	str	r3, [sp, #12]
 8004276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004278:	443b      	add	r3, r7
 800427a:	9309      	str	r3, [sp, #36]	@ 0x24
 800427c:	e76a      	b.n	8004154 <_vfiprintf_r+0x78>
 800427e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004282:	460c      	mov	r4, r1
 8004284:	2001      	movs	r0, #1
 8004286:	e7a8      	b.n	80041da <_vfiprintf_r+0xfe>
 8004288:	2300      	movs	r3, #0
 800428a:	3401      	adds	r4, #1
 800428c:	9305      	str	r3, [sp, #20]
 800428e:	4619      	mov	r1, r3
 8004290:	f04f 0c0a 	mov.w	ip, #10
 8004294:	4620      	mov	r0, r4
 8004296:	f810 2b01 	ldrb.w	r2, [r0], #1
 800429a:	3a30      	subs	r2, #48	@ 0x30
 800429c:	2a09      	cmp	r2, #9
 800429e:	d903      	bls.n	80042a8 <_vfiprintf_r+0x1cc>
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d0c6      	beq.n	8004232 <_vfiprintf_r+0x156>
 80042a4:	9105      	str	r1, [sp, #20]
 80042a6:	e7c4      	b.n	8004232 <_vfiprintf_r+0x156>
 80042a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80042ac:	4604      	mov	r4, r0
 80042ae:	2301      	movs	r3, #1
 80042b0:	e7f0      	b.n	8004294 <_vfiprintf_r+0x1b8>
 80042b2:	ab03      	add	r3, sp, #12
 80042b4:	9300      	str	r3, [sp, #0]
 80042b6:	462a      	mov	r2, r5
 80042b8:	4b12      	ldr	r3, [pc, #72]	@ (8004304 <_vfiprintf_r+0x228>)
 80042ba:	a904      	add	r1, sp, #16
 80042bc:	4630      	mov	r0, r6
 80042be:	f3af 8000 	nop.w
 80042c2:	4607      	mov	r7, r0
 80042c4:	1c78      	adds	r0, r7, #1
 80042c6:	d1d6      	bne.n	8004276 <_vfiprintf_r+0x19a>
 80042c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80042ca:	07d9      	lsls	r1, r3, #31
 80042cc:	d405      	bmi.n	80042da <_vfiprintf_r+0x1fe>
 80042ce:	89ab      	ldrh	r3, [r5, #12]
 80042d0:	059a      	lsls	r2, r3, #22
 80042d2:	d402      	bmi.n	80042da <_vfiprintf_r+0x1fe>
 80042d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80042d6:	f7ff fc85 	bl	8003be4 <__retarget_lock_release_recursive>
 80042da:	89ab      	ldrh	r3, [r5, #12]
 80042dc:	065b      	lsls	r3, r3, #25
 80042de:	f53f af1f 	bmi.w	8004120 <_vfiprintf_r+0x44>
 80042e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80042e4:	e71e      	b.n	8004124 <_vfiprintf_r+0x48>
 80042e6:	ab03      	add	r3, sp, #12
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	462a      	mov	r2, r5
 80042ec:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <_vfiprintf_r+0x228>)
 80042ee:	a904      	add	r1, sp, #16
 80042f0:	4630      	mov	r0, r6
 80042f2:	f000 f879 	bl	80043e8 <_printf_i>
 80042f6:	e7e4      	b.n	80042c2 <_vfiprintf_r+0x1e6>
 80042f8:	08004b48 	.word	0x08004b48
 80042fc:	08004b52 	.word	0x08004b52
 8004300:	00000000 	.word	0x00000000
 8004304:	080040b7 	.word	0x080040b7
 8004308:	08004b4e 	.word	0x08004b4e

0800430c <_printf_common>:
 800430c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004310:	4616      	mov	r6, r2
 8004312:	4698      	mov	r8, r3
 8004314:	688a      	ldr	r2, [r1, #8]
 8004316:	690b      	ldr	r3, [r1, #16]
 8004318:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800431c:	4293      	cmp	r3, r2
 800431e:	bfb8      	it	lt
 8004320:	4613      	movlt	r3, r2
 8004322:	6033      	str	r3, [r6, #0]
 8004324:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004328:	4607      	mov	r7, r0
 800432a:	460c      	mov	r4, r1
 800432c:	b10a      	cbz	r2, 8004332 <_printf_common+0x26>
 800432e:	3301      	adds	r3, #1
 8004330:	6033      	str	r3, [r6, #0]
 8004332:	6823      	ldr	r3, [r4, #0]
 8004334:	0699      	lsls	r1, r3, #26
 8004336:	bf42      	ittt	mi
 8004338:	6833      	ldrmi	r3, [r6, #0]
 800433a:	3302      	addmi	r3, #2
 800433c:	6033      	strmi	r3, [r6, #0]
 800433e:	6825      	ldr	r5, [r4, #0]
 8004340:	f015 0506 	ands.w	r5, r5, #6
 8004344:	d106      	bne.n	8004354 <_printf_common+0x48>
 8004346:	f104 0a19 	add.w	sl, r4, #25
 800434a:	68e3      	ldr	r3, [r4, #12]
 800434c:	6832      	ldr	r2, [r6, #0]
 800434e:	1a9b      	subs	r3, r3, r2
 8004350:	42ab      	cmp	r3, r5
 8004352:	dc26      	bgt.n	80043a2 <_printf_common+0x96>
 8004354:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004358:	6822      	ldr	r2, [r4, #0]
 800435a:	3b00      	subs	r3, #0
 800435c:	bf18      	it	ne
 800435e:	2301      	movne	r3, #1
 8004360:	0692      	lsls	r2, r2, #26
 8004362:	d42b      	bmi.n	80043bc <_printf_common+0xb0>
 8004364:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004368:	4641      	mov	r1, r8
 800436a:	4638      	mov	r0, r7
 800436c:	47c8      	blx	r9
 800436e:	3001      	adds	r0, #1
 8004370:	d01e      	beq.n	80043b0 <_printf_common+0xa4>
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	6922      	ldr	r2, [r4, #16]
 8004376:	f003 0306 	and.w	r3, r3, #6
 800437a:	2b04      	cmp	r3, #4
 800437c:	bf02      	ittt	eq
 800437e:	68e5      	ldreq	r5, [r4, #12]
 8004380:	6833      	ldreq	r3, [r6, #0]
 8004382:	1aed      	subeq	r5, r5, r3
 8004384:	68a3      	ldr	r3, [r4, #8]
 8004386:	bf0c      	ite	eq
 8004388:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800438c:	2500      	movne	r5, #0
 800438e:	4293      	cmp	r3, r2
 8004390:	bfc4      	itt	gt
 8004392:	1a9b      	subgt	r3, r3, r2
 8004394:	18ed      	addgt	r5, r5, r3
 8004396:	2600      	movs	r6, #0
 8004398:	341a      	adds	r4, #26
 800439a:	42b5      	cmp	r5, r6
 800439c:	d11a      	bne.n	80043d4 <_printf_common+0xc8>
 800439e:	2000      	movs	r0, #0
 80043a0:	e008      	b.n	80043b4 <_printf_common+0xa8>
 80043a2:	2301      	movs	r3, #1
 80043a4:	4652      	mov	r2, sl
 80043a6:	4641      	mov	r1, r8
 80043a8:	4638      	mov	r0, r7
 80043aa:	47c8      	blx	r9
 80043ac:	3001      	adds	r0, #1
 80043ae:	d103      	bne.n	80043b8 <_printf_common+0xac>
 80043b0:	f04f 30ff 	mov.w	r0, #4294967295
 80043b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043b8:	3501      	adds	r5, #1
 80043ba:	e7c6      	b.n	800434a <_printf_common+0x3e>
 80043bc:	18e1      	adds	r1, r4, r3
 80043be:	1c5a      	adds	r2, r3, #1
 80043c0:	2030      	movs	r0, #48	@ 0x30
 80043c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80043c6:	4422      	add	r2, r4
 80043c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80043cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80043d0:	3302      	adds	r3, #2
 80043d2:	e7c7      	b.n	8004364 <_printf_common+0x58>
 80043d4:	2301      	movs	r3, #1
 80043d6:	4622      	mov	r2, r4
 80043d8:	4641      	mov	r1, r8
 80043da:	4638      	mov	r0, r7
 80043dc:	47c8      	blx	r9
 80043de:	3001      	adds	r0, #1
 80043e0:	d0e6      	beq.n	80043b0 <_printf_common+0xa4>
 80043e2:	3601      	adds	r6, #1
 80043e4:	e7d9      	b.n	800439a <_printf_common+0x8e>
	...

080043e8 <_printf_i>:
 80043e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043ec:	7e0f      	ldrb	r7, [r1, #24]
 80043ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80043f0:	2f78      	cmp	r7, #120	@ 0x78
 80043f2:	4691      	mov	r9, r2
 80043f4:	4680      	mov	r8, r0
 80043f6:	460c      	mov	r4, r1
 80043f8:	469a      	mov	sl, r3
 80043fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80043fe:	d807      	bhi.n	8004410 <_printf_i+0x28>
 8004400:	2f62      	cmp	r7, #98	@ 0x62
 8004402:	d80a      	bhi.n	800441a <_printf_i+0x32>
 8004404:	2f00      	cmp	r7, #0
 8004406:	f000 80d2 	beq.w	80045ae <_printf_i+0x1c6>
 800440a:	2f58      	cmp	r7, #88	@ 0x58
 800440c:	f000 80b9 	beq.w	8004582 <_printf_i+0x19a>
 8004410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004414:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004418:	e03a      	b.n	8004490 <_printf_i+0xa8>
 800441a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800441e:	2b15      	cmp	r3, #21
 8004420:	d8f6      	bhi.n	8004410 <_printf_i+0x28>
 8004422:	a101      	add	r1, pc, #4	@ (adr r1, 8004428 <_printf_i+0x40>)
 8004424:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004428:	08004481 	.word	0x08004481
 800442c:	08004495 	.word	0x08004495
 8004430:	08004411 	.word	0x08004411
 8004434:	08004411 	.word	0x08004411
 8004438:	08004411 	.word	0x08004411
 800443c:	08004411 	.word	0x08004411
 8004440:	08004495 	.word	0x08004495
 8004444:	08004411 	.word	0x08004411
 8004448:	08004411 	.word	0x08004411
 800444c:	08004411 	.word	0x08004411
 8004450:	08004411 	.word	0x08004411
 8004454:	08004595 	.word	0x08004595
 8004458:	080044bf 	.word	0x080044bf
 800445c:	0800454f 	.word	0x0800454f
 8004460:	08004411 	.word	0x08004411
 8004464:	08004411 	.word	0x08004411
 8004468:	080045b7 	.word	0x080045b7
 800446c:	08004411 	.word	0x08004411
 8004470:	080044bf 	.word	0x080044bf
 8004474:	08004411 	.word	0x08004411
 8004478:	08004411 	.word	0x08004411
 800447c:	08004557 	.word	0x08004557
 8004480:	6833      	ldr	r3, [r6, #0]
 8004482:	1d1a      	adds	r2, r3, #4
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	6032      	str	r2, [r6, #0]
 8004488:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800448c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004490:	2301      	movs	r3, #1
 8004492:	e09d      	b.n	80045d0 <_printf_i+0x1e8>
 8004494:	6833      	ldr	r3, [r6, #0]
 8004496:	6820      	ldr	r0, [r4, #0]
 8004498:	1d19      	adds	r1, r3, #4
 800449a:	6031      	str	r1, [r6, #0]
 800449c:	0606      	lsls	r6, r0, #24
 800449e:	d501      	bpl.n	80044a4 <_printf_i+0xbc>
 80044a0:	681d      	ldr	r5, [r3, #0]
 80044a2:	e003      	b.n	80044ac <_printf_i+0xc4>
 80044a4:	0645      	lsls	r5, r0, #25
 80044a6:	d5fb      	bpl.n	80044a0 <_printf_i+0xb8>
 80044a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80044ac:	2d00      	cmp	r5, #0
 80044ae:	da03      	bge.n	80044b8 <_printf_i+0xd0>
 80044b0:	232d      	movs	r3, #45	@ 0x2d
 80044b2:	426d      	negs	r5, r5
 80044b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044b8:	4859      	ldr	r0, [pc, #356]	@ (8004620 <_printf_i+0x238>)
 80044ba:	230a      	movs	r3, #10
 80044bc:	e011      	b.n	80044e2 <_printf_i+0xfa>
 80044be:	6821      	ldr	r1, [r4, #0]
 80044c0:	6833      	ldr	r3, [r6, #0]
 80044c2:	0608      	lsls	r0, r1, #24
 80044c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80044c8:	d402      	bmi.n	80044d0 <_printf_i+0xe8>
 80044ca:	0649      	lsls	r1, r1, #25
 80044cc:	bf48      	it	mi
 80044ce:	b2ad      	uxthmi	r5, r5
 80044d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80044d2:	4853      	ldr	r0, [pc, #332]	@ (8004620 <_printf_i+0x238>)
 80044d4:	6033      	str	r3, [r6, #0]
 80044d6:	bf14      	ite	ne
 80044d8:	230a      	movne	r3, #10
 80044da:	2308      	moveq	r3, #8
 80044dc:	2100      	movs	r1, #0
 80044de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80044e2:	6866      	ldr	r6, [r4, #4]
 80044e4:	60a6      	str	r6, [r4, #8]
 80044e6:	2e00      	cmp	r6, #0
 80044e8:	bfa2      	ittt	ge
 80044ea:	6821      	ldrge	r1, [r4, #0]
 80044ec:	f021 0104 	bicge.w	r1, r1, #4
 80044f0:	6021      	strge	r1, [r4, #0]
 80044f2:	b90d      	cbnz	r5, 80044f8 <_printf_i+0x110>
 80044f4:	2e00      	cmp	r6, #0
 80044f6:	d04b      	beq.n	8004590 <_printf_i+0x1a8>
 80044f8:	4616      	mov	r6, r2
 80044fa:	fbb5 f1f3 	udiv	r1, r5, r3
 80044fe:	fb03 5711 	mls	r7, r3, r1, r5
 8004502:	5dc7      	ldrb	r7, [r0, r7]
 8004504:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004508:	462f      	mov	r7, r5
 800450a:	42bb      	cmp	r3, r7
 800450c:	460d      	mov	r5, r1
 800450e:	d9f4      	bls.n	80044fa <_printf_i+0x112>
 8004510:	2b08      	cmp	r3, #8
 8004512:	d10b      	bne.n	800452c <_printf_i+0x144>
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	07df      	lsls	r7, r3, #31
 8004518:	d508      	bpl.n	800452c <_printf_i+0x144>
 800451a:	6923      	ldr	r3, [r4, #16]
 800451c:	6861      	ldr	r1, [r4, #4]
 800451e:	4299      	cmp	r1, r3
 8004520:	bfde      	ittt	le
 8004522:	2330      	movle	r3, #48	@ 0x30
 8004524:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004528:	f106 36ff 	addle.w	r6, r6, #4294967295
 800452c:	1b92      	subs	r2, r2, r6
 800452e:	6122      	str	r2, [r4, #16]
 8004530:	f8cd a000 	str.w	sl, [sp]
 8004534:	464b      	mov	r3, r9
 8004536:	aa03      	add	r2, sp, #12
 8004538:	4621      	mov	r1, r4
 800453a:	4640      	mov	r0, r8
 800453c:	f7ff fee6 	bl	800430c <_printf_common>
 8004540:	3001      	adds	r0, #1
 8004542:	d14a      	bne.n	80045da <_printf_i+0x1f2>
 8004544:	f04f 30ff 	mov.w	r0, #4294967295
 8004548:	b004      	add	sp, #16
 800454a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	f043 0320 	orr.w	r3, r3, #32
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	4833      	ldr	r0, [pc, #204]	@ (8004624 <_printf_i+0x23c>)
 8004558:	2778      	movs	r7, #120	@ 0x78
 800455a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	6831      	ldr	r1, [r6, #0]
 8004562:	061f      	lsls	r7, r3, #24
 8004564:	f851 5b04 	ldr.w	r5, [r1], #4
 8004568:	d402      	bmi.n	8004570 <_printf_i+0x188>
 800456a:	065f      	lsls	r7, r3, #25
 800456c:	bf48      	it	mi
 800456e:	b2ad      	uxthmi	r5, r5
 8004570:	6031      	str	r1, [r6, #0]
 8004572:	07d9      	lsls	r1, r3, #31
 8004574:	bf44      	itt	mi
 8004576:	f043 0320 	orrmi.w	r3, r3, #32
 800457a:	6023      	strmi	r3, [r4, #0]
 800457c:	b11d      	cbz	r5, 8004586 <_printf_i+0x19e>
 800457e:	2310      	movs	r3, #16
 8004580:	e7ac      	b.n	80044dc <_printf_i+0xf4>
 8004582:	4827      	ldr	r0, [pc, #156]	@ (8004620 <_printf_i+0x238>)
 8004584:	e7e9      	b.n	800455a <_printf_i+0x172>
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	f023 0320 	bic.w	r3, r3, #32
 800458c:	6023      	str	r3, [r4, #0]
 800458e:	e7f6      	b.n	800457e <_printf_i+0x196>
 8004590:	4616      	mov	r6, r2
 8004592:	e7bd      	b.n	8004510 <_printf_i+0x128>
 8004594:	6833      	ldr	r3, [r6, #0]
 8004596:	6825      	ldr	r5, [r4, #0]
 8004598:	6961      	ldr	r1, [r4, #20]
 800459a:	1d18      	adds	r0, r3, #4
 800459c:	6030      	str	r0, [r6, #0]
 800459e:	062e      	lsls	r6, r5, #24
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	d501      	bpl.n	80045a8 <_printf_i+0x1c0>
 80045a4:	6019      	str	r1, [r3, #0]
 80045a6:	e002      	b.n	80045ae <_printf_i+0x1c6>
 80045a8:	0668      	lsls	r0, r5, #25
 80045aa:	d5fb      	bpl.n	80045a4 <_printf_i+0x1bc>
 80045ac:	8019      	strh	r1, [r3, #0]
 80045ae:	2300      	movs	r3, #0
 80045b0:	6123      	str	r3, [r4, #16]
 80045b2:	4616      	mov	r6, r2
 80045b4:	e7bc      	b.n	8004530 <_printf_i+0x148>
 80045b6:	6833      	ldr	r3, [r6, #0]
 80045b8:	1d1a      	adds	r2, r3, #4
 80045ba:	6032      	str	r2, [r6, #0]
 80045bc:	681e      	ldr	r6, [r3, #0]
 80045be:	6862      	ldr	r2, [r4, #4]
 80045c0:	2100      	movs	r1, #0
 80045c2:	4630      	mov	r0, r6
 80045c4:	f7fb fe0c 	bl	80001e0 <memchr>
 80045c8:	b108      	cbz	r0, 80045ce <_printf_i+0x1e6>
 80045ca:	1b80      	subs	r0, r0, r6
 80045cc:	6060      	str	r0, [r4, #4]
 80045ce:	6863      	ldr	r3, [r4, #4]
 80045d0:	6123      	str	r3, [r4, #16]
 80045d2:	2300      	movs	r3, #0
 80045d4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80045d8:	e7aa      	b.n	8004530 <_printf_i+0x148>
 80045da:	6923      	ldr	r3, [r4, #16]
 80045dc:	4632      	mov	r2, r6
 80045de:	4649      	mov	r1, r9
 80045e0:	4640      	mov	r0, r8
 80045e2:	47d0      	blx	sl
 80045e4:	3001      	adds	r0, #1
 80045e6:	d0ad      	beq.n	8004544 <_printf_i+0x15c>
 80045e8:	6823      	ldr	r3, [r4, #0]
 80045ea:	079b      	lsls	r3, r3, #30
 80045ec:	d413      	bmi.n	8004616 <_printf_i+0x22e>
 80045ee:	68e0      	ldr	r0, [r4, #12]
 80045f0:	9b03      	ldr	r3, [sp, #12]
 80045f2:	4298      	cmp	r0, r3
 80045f4:	bfb8      	it	lt
 80045f6:	4618      	movlt	r0, r3
 80045f8:	e7a6      	b.n	8004548 <_printf_i+0x160>
 80045fa:	2301      	movs	r3, #1
 80045fc:	4632      	mov	r2, r6
 80045fe:	4649      	mov	r1, r9
 8004600:	4640      	mov	r0, r8
 8004602:	47d0      	blx	sl
 8004604:	3001      	adds	r0, #1
 8004606:	d09d      	beq.n	8004544 <_printf_i+0x15c>
 8004608:	3501      	adds	r5, #1
 800460a:	68e3      	ldr	r3, [r4, #12]
 800460c:	9903      	ldr	r1, [sp, #12]
 800460e:	1a5b      	subs	r3, r3, r1
 8004610:	42ab      	cmp	r3, r5
 8004612:	dcf2      	bgt.n	80045fa <_printf_i+0x212>
 8004614:	e7eb      	b.n	80045ee <_printf_i+0x206>
 8004616:	2500      	movs	r5, #0
 8004618:	f104 0619 	add.w	r6, r4, #25
 800461c:	e7f5      	b.n	800460a <_printf_i+0x222>
 800461e:	bf00      	nop
 8004620:	08004b59 	.word	0x08004b59
 8004624:	08004b6a 	.word	0x08004b6a

08004628 <__sflush_r>:
 8004628:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800462c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004630:	0716      	lsls	r6, r2, #28
 8004632:	4605      	mov	r5, r0
 8004634:	460c      	mov	r4, r1
 8004636:	d454      	bmi.n	80046e2 <__sflush_r+0xba>
 8004638:	684b      	ldr	r3, [r1, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	dc02      	bgt.n	8004644 <__sflush_r+0x1c>
 800463e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004640:	2b00      	cmp	r3, #0
 8004642:	dd48      	ble.n	80046d6 <__sflush_r+0xae>
 8004644:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004646:	2e00      	cmp	r6, #0
 8004648:	d045      	beq.n	80046d6 <__sflush_r+0xae>
 800464a:	2300      	movs	r3, #0
 800464c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004650:	682f      	ldr	r7, [r5, #0]
 8004652:	6a21      	ldr	r1, [r4, #32]
 8004654:	602b      	str	r3, [r5, #0]
 8004656:	d030      	beq.n	80046ba <__sflush_r+0x92>
 8004658:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800465a:	89a3      	ldrh	r3, [r4, #12]
 800465c:	0759      	lsls	r1, r3, #29
 800465e:	d505      	bpl.n	800466c <__sflush_r+0x44>
 8004660:	6863      	ldr	r3, [r4, #4]
 8004662:	1ad2      	subs	r2, r2, r3
 8004664:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004666:	b10b      	cbz	r3, 800466c <__sflush_r+0x44>
 8004668:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800466a:	1ad2      	subs	r2, r2, r3
 800466c:	2300      	movs	r3, #0
 800466e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004670:	6a21      	ldr	r1, [r4, #32]
 8004672:	4628      	mov	r0, r5
 8004674:	47b0      	blx	r6
 8004676:	1c43      	adds	r3, r0, #1
 8004678:	89a3      	ldrh	r3, [r4, #12]
 800467a:	d106      	bne.n	800468a <__sflush_r+0x62>
 800467c:	6829      	ldr	r1, [r5, #0]
 800467e:	291d      	cmp	r1, #29
 8004680:	d82b      	bhi.n	80046da <__sflush_r+0xb2>
 8004682:	4a2a      	ldr	r2, [pc, #168]	@ (800472c <__sflush_r+0x104>)
 8004684:	410a      	asrs	r2, r1
 8004686:	07d6      	lsls	r6, r2, #31
 8004688:	d427      	bmi.n	80046da <__sflush_r+0xb2>
 800468a:	2200      	movs	r2, #0
 800468c:	6062      	str	r2, [r4, #4]
 800468e:	04d9      	lsls	r1, r3, #19
 8004690:	6922      	ldr	r2, [r4, #16]
 8004692:	6022      	str	r2, [r4, #0]
 8004694:	d504      	bpl.n	80046a0 <__sflush_r+0x78>
 8004696:	1c42      	adds	r2, r0, #1
 8004698:	d101      	bne.n	800469e <__sflush_r+0x76>
 800469a:	682b      	ldr	r3, [r5, #0]
 800469c:	b903      	cbnz	r3, 80046a0 <__sflush_r+0x78>
 800469e:	6560      	str	r0, [r4, #84]	@ 0x54
 80046a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80046a2:	602f      	str	r7, [r5, #0]
 80046a4:	b1b9      	cbz	r1, 80046d6 <__sflush_r+0xae>
 80046a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80046aa:	4299      	cmp	r1, r3
 80046ac:	d002      	beq.n	80046b4 <__sflush_r+0x8c>
 80046ae:	4628      	mov	r0, r5
 80046b0:	f7ff fa9a 	bl	8003be8 <_free_r>
 80046b4:	2300      	movs	r3, #0
 80046b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80046b8:	e00d      	b.n	80046d6 <__sflush_r+0xae>
 80046ba:	2301      	movs	r3, #1
 80046bc:	4628      	mov	r0, r5
 80046be:	47b0      	blx	r6
 80046c0:	4602      	mov	r2, r0
 80046c2:	1c50      	adds	r0, r2, #1
 80046c4:	d1c9      	bne.n	800465a <__sflush_r+0x32>
 80046c6:	682b      	ldr	r3, [r5, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0c6      	beq.n	800465a <__sflush_r+0x32>
 80046cc:	2b1d      	cmp	r3, #29
 80046ce:	d001      	beq.n	80046d4 <__sflush_r+0xac>
 80046d0:	2b16      	cmp	r3, #22
 80046d2:	d11e      	bne.n	8004712 <__sflush_r+0xea>
 80046d4:	602f      	str	r7, [r5, #0]
 80046d6:	2000      	movs	r0, #0
 80046d8:	e022      	b.n	8004720 <__sflush_r+0xf8>
 80046da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80046de:	b21b      	sxth	r3, r3
 80046e0:	e01b      	b.n	800471a <__sflush_r+0xf2>
 80046e2:	690f      	ldr	r7, [r1, #16]
 80046e4:	2f00      	cmp	r7, #0
 80046e6:	d0f6      	beq.n	80046d6 <__sflush_r+0xae>
 80046e8:	0793      	lsls	r3, r2, #30
 80046ea:	680e      	ldr	r6, [r1, #0]
 80046ec:	bf08      	it	eq
 80046ee:	694b      	ldreq	r3, [r1, #20]
 80046f0:	600f      	str	r7, [r1, #0]
 80046f2:	bf18      	it	ne
 80046f4:	2300      	movne	r3, #0
 80046f6:	eba6 0807 	sub.w	r8, r6, r7
 80046fa:	608b      	str	r3, [r1, #8]
 80046fc:	f1b8 0f00 	cmp.w	r8, #0
 8004700:	dde9      	ble.n	80046d6 <__sflush_r+0xae>
 8004702:	6a21      	ldr	r1, [r4, #32]
 8004704:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004706:	4643      	mov	r3, r8
 8004708:	463a      	mov	r2, r7
 800470a:	4628      	mov	r0, r5
 800470c:	47b0      	blx	r6
 800470e:	2800      	cmp	r0, #0
 8004710:	dc08      	bgt.n	8004724 <__sflush_r+0xfc>
 8004712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800471a:	81a3      	strh	r3, [r4, #12]
 800471c:	f04f 30ff 	mov.w	r0, #4294967295
 8004720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004724:	4407      	add	r7, r0
 8004726:	eba8 0800 	sub.w	r8, r8, r0
 800472a:	e7e7      	b.n	80046fc <__sflush_r+0xd4>
 800472c:	dfbffffe 	.word	0xdfbffffe

08004730 <_fflush_r>:
 8004730:	b538      	push	{r3, r4, r5, lr}
 8004732:	690b      	ldr	r3, [r1, #16]
 8004734:	4605      	mov	r5, r0
 8004736:	460c      	mov	r4, r1
 8004738:	b913      	cbnz	r3, 8004740 <_fflush_r+0x10>
 800473a:	2500      	movs	r5, #0
 800473c:	4628      	mov	r0, r5
 800473e:	bd38      	pop	{r3, r4, r5, pc}
 8004740:	b118      	cbz	r0, 800474a <_fflush_r+0x1a>
 8004742:	6a03      	ldr	r3, [r0, #32]
 8004744:	b90b      	cbnz	r3, 800474a <_fflush_r+0x1a>
 8004746:	f7ff f91f 	bl	8003988 <__sinit>
 800474a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d0f3      	beq.n	800473a <_fflush_r+0xa>
 8004752:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004754:	07d0      	lsls	r0, r2, #31
 8004756:	d404      	bmi.n	8004762 <_fflush_r+0x32>
 8004758:	0599      	lsls	r1, r3, #22
 800475a:	d402      	bmi.n	8004762 <_fflush_r+0x32>
 800475c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800475e:	f7ff fa40 	bl	8003be2 <__retarget_lock_acquire_recursive>
 8004762:	4628      	mov	r0, r5
 8004764:	4621      	mov	r1, r4
 8004766:	f7ff ff5f 	bl	8004628 <__sflush_r>
 800476a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800476c:	07da      	lsls	r2, r3, #31
 800476e:	4605      	mov	r5, r0
 8004770:	d4e4      	bmi.n	800473c <_fflush_r+0xc>
 8004772:	89a3      	ldrh	r3, [r4, #12]
 8004774:	059b      	lsls	r3, r3, #22
 8004776:	d4e1      	bmi.n	800473c <_fflush_r+0xc>
 8004778:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800477a:	f7ff fa33 	bl	8003be4 <__retarget_lock_release_recursive>
 800477e:	e7dd      	b.n	800473c <_fflush_r+0xc>

08004780 <_putc_r>:
 8004780:	b570      	push	{r4, r5, r6, lr}
 8004782:	460d      	mov	r5, r1
 8004784:	4614      	mov	r4, r2
 8004786:	4606      	mov	r6, r0
 8004788:	b118      	cbz	r0, 8004792 <_putc_r+0x12>
 800478a:	6a03      	ldr	r3, [r0, #32]
 800478c:	b90b      	cbnz	r3, 8004792 <_putc_r+0x12>
 800478e:	f7ff f8fb 	bl	8003988 <__sinit>
 8004792:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004794:	07d8      	lsls	r0, r3, #31
 8004796:	d405      	bmi.n	80047a4 <_putc_r+0x24>
 8004798:	89a3      	ldrh	r3, [r4, #12]
 800479a:	0599      	lsls	r1, r3, #22
 800479c:	d402      	bmi.n	80047a4 <_putc_r+0x24>
 800479e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047a0:	f7ff fa1f 	bl	8003be2 <__retarget_lock_acquire_recursive>
 80047a4:	68a3      	ldr	r3, [r4, #8]
 80047a6:	3b01      	subs	r3, #1
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	60a3      	str	r3, [r4, #8]
 80047ac:	da05      	bge.n	80047ba <_putc_r+0x3a>
 80047ae:	69a2      	ldr	r2, [r4, #24]
 80047b0:	4293      	cmp	r3, r2
 80047b2:	db12      	blt.n	80047da <_putc_r+0x5a>
 80047b4:	b2eb      	uxtb	r3, r5
 80047b6:	2b0a      	cmp	r3, #10
 80047b8:	d00f      	beq.n	80047da <_putc_r+0x5a>
 80047ba:	6823      	ldr	r3, [r4, #0]
 80047bc:	1c5a      	adds	r2, r3, #1
 80047be:	6022      	str	r2, [r4, #0]
 80047c0:	701d      	strb	r5, [r3, #0]
 80047c2:	b2ed      	uxtb	r5, r5
 80047c4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047c6:	07da      	lsls	r2, r3, #31
 80047c8:	d405      	bmi.n	80047d6 <_putc_r+0x56>
 80047ca:	89a3      	ldrh	r3, [r4, #12]
 80047cc:	059b      	lsls	r3, r3, #22
 80047ce:	d402      	bmi.n	80047d6 <_putc_r+0x56>
 80047d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047d2:	f7ff fa07 	bl	8003be4 <__retarget_lock_release_recursive>
 80047d6:	4628      	mov	r0, r5
 80047d8:	bd70      	pop	{r4, r5, r6, pc}
 80047da:	4629      	mov	r1, r5
 80047dc:	4622      	mov	r2, r4
 80047de:	4630      	mov	r0, r6
 80047e0:	f000 f802 	bl	80047e8 <__swbuf_r>
 80047e4:	4605      	mov	r5, r0
 80047e6:	e7ed      	b.n	80047c4 <_putc_r+0x44>

080047e8 <__swbuf_r>:
 80047e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ea:	460e      	mov	r6, r1
 80047ec:	4614      	mov	r4, r2
 80047ee:	4605      	mov	r5, r0
 80047f0:	b118      	cbz	r0, 80047fa <__swbuf_r+0x12>
 80047f2:	6a03      	ldr	r3, [r0, #32]
 80047f4:	b90b      	cbnz	r3, 80047fa <__swbuf_r+0x12>
 80047f6:	f7ff f8c7 	bl	8003988 <__sinit>
 80047fa:	69a3      	ldr	r3, [r4, #24]
 80047fc:	60a3      	str	r3, [r4, #8]
 80047fe:	89a3      	ldrh	r3, [r4, #12]
 8004800:	071a      	lsls	r2, r3, #28
 8004802:	d501      	bpl.n	8004808 <__swbuf_r+0x20>
 8004804:	6923      	ldr	r3, [r4, #16]
 8004806:	b943      	cbnz	r3, 800481a <__swbuf_r+0x32>
 8004808:	4621      	mov	r1, r4
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f82a 	bl	8004864 <__swsetup_r>
 8004810:	b118      	cbz	r0, 800481a <__swbuf_r+0x32>
 8004812:	f04f 37ff 	mov.w	r7, #4294967295
 8004816:	4638      	mov	r0, r7
 8004818:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800481a:	6823      	ldr	r3, [r4, #0]
 800481c:	6922      	ldr	r2, [r4, #16]
 800481e:	1a98      	subs	r0, r3, r2
 8004820:	6963      	ldr	r3, [r4, #20]
 8004822:	b2f6      	uxtb	r6, r6
 8004824:	4283      	cmp	r3, r0
 8004826:	4637      	mov	r7, r6
 8004828:	dc05      	bgt.n	8004836 <__swbuf_r+0x4e>
 800482a:	4621      	mov	r1, r4
 800482c:	4628      	mov	r0, r5
 800482e:	f7ff ff7f 	bl	8004730 <_fflush_r>
 8004832:	2800      	cmp	r0, #0
 8004834:	d1ed      	bne.n	8004812 <__swbuf_r+0x2a>
 8004836:	68a3      	ldr	r3, [r4, #8]
 8004838:	3b01      	subs	r3, #1
 800483a:	60a3      	str	r3, [r4, #8]
 800483c:	6823      	ldr	r3, [r4, #0]
 800483e:	1c5a      	adds	r2, r3, #1
 8004840:	6022      	str	r2, [r4, #0]
 8004842:	701e      	strb	r6, [r3, #0]
 8004844:	6962      	ldr	r2, [r4, #20]
 8004846:	1c43      	adds	r3, r0, #1
 8004848:	429a      	cmp	r2, r3
 800484a:	d004      	beq.n	8004856 <__swbuf_r+0x6e>
 800484c:	89a3      	ldrh	r3, [r4, #12]
 800484e:	07db      	lsls	r3, r3, #31
 8004850:	d5e1      	bpl.n	8004816 <__swbuf_r+0x2e>
 8004852:	2e0a      	cmp	r6, #10
 8004854:	d1df      	bne.n	8004816 <__swbuf_r+0x2e>
 8004856:	4621      	mov	r1, r4
 8004858:	4628      	mov	r0, r5
 800485a:	f7ff ff69 	bl	8004730 <_fflush_r>
 800485e:	2800      	cmp	r0, #0
 8004860:	d0d9      	beq.n	8004816 <__swbuf_r+0x2e>
 8004862:	e7d6      	b.n	8004812 <__swbuf_r+0x2a>

08004864 <__swsetup_r>:
 8004864:	b538      	push	{r3, r4, r5, lr}
 8004866:	4b29      	ldr	r3, [pc, #164]	@ (800490c <__swsetup_r+0xa8>)
 8004868:	4605      	mov	r5, r0
 800486a:	6818      	ldr	r0, [r3, #0]
 800486c:	460c      	mov	r4, r1
 800486e:	b118      	cbz	r0, 8004878 <__swsetup_r+0x14>
 8004870:	6a03      	ldr	r3, [r0, #32]
 8004872:	b90b      	cbnz	r3, 8004878 <__swsetup_r+0x14>
 8004874:	f7ff f888 	bl	8003988 <__sinit>
 8004878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800487c:	0719      	lsls	r1, r3, #28
 800487e:	d422      	bmi.n	80048c6 <__swsetup_r+0x62>
 8004880:	06da      	lsls	r2, r3, #27
 8004882:	d407      	bmi.n	8004894 <__swsetup_r+0x30>
 8004884:	2209      	movs	r2, #9
 8004886:	602a      	str	r2, [r5, #0]
 8004888:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800488c:	81a3      	strh	r3, [r4, #12]
 800488e:	f04f 30ff 	mov.w	r0, #4294967295
 8004892:	e033      	b.n	80048fc <__swsetup_r+0x98>
 8004894:	0758      	lsls	r0, r3, #29
 8004896:	d512      	bpl.n	80048be <__swsetup_r+0x5a>
 8004898:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800489a:	b141      	cbz	r1, 80048ae <__swsetup_r+0x4a>
 800489c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048a0:	4299      	cmp	r1, r3
 80048a2:	d002      	beq.n	80048aa <__swsetup_r+0x46>
 80048a4:	4628      	mov	r0, r5
 80048a6:	f7ff f99f 	bl	8003be8 <_free_r>
 80048aa:	2300      	movs	r3, #0
 80048ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80048ae:	89a3      	ldrh	r3, [r4, #12]
 80048b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048b4:	81a3      	strh	r3, [r4, #12]
 80048b6:	2300      	movs	r3, #0
 80048b8:	6063      	str	r3, [r4, #4]
 80048ba:	6923      	ldr	r3, [r4, #16]
 80048bc:	6023      	str	r3, [r4, #0]
 80048be:	89a3      	ldrh	r3, [r4, #12]
 80048c0:	f043 0308 	orr.w	r3, r3, #8
 80048c4:	81a3      	strh	r3, [r4, #12]
 80048c6:	6923      	ldr	r3, [r4, #16]
 80048c8:	b94b      	cbnz	r3, 80048de <__swsetup_r+0x7a>
 80048ca:	89a3      	ldrh	r3, [r4, #12]
 80048cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80048d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048d4:	d003      	beq.n	80048de <__swsetup_r+0x7a>
 80048d6:	4621      	mov	r1, r4
 80048d8:	4628      	mov	r0, r5
 80048da:	f000 f8a5 	bl	8004a28 <__smakebuf_r>
 80048de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048e2:	f013 0201 	ands.w	r2, r3, #1
 80048e6:	d00a      	beq.n	80048fe <__swsetup_r+0x9a>
 80048e8:	2200      	movs	r2, #0
 80048ea:	60a2      	str	r2, [r4, #8]
 80048ec:	6962      	ldr	r2, [r4, #20]
 80048ee:	4252      	negs	r2, r2
 80048f0:	61a2      	str	r2, [r4, #24]
 80048f2:	6922      	ldr	r2, [r4, #16]
 80048f4:	b942      	cbnz	r2, 8004908 <__swsetup_r+0xa4>
 80048f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80048fa:	d1c5      	bne.n	8004888 <__swsetup_r+0x24>
 80048fc:	bd38      	pop	{r3, r4, r5, pc}
 80048fe:	0799      	lsls	r1, r3, #30
 8004900:	bf58      	it	pl
 8004902:	6962      	ldrpl	r2, [r4, #20]
 8004904:	60a2      	str	r2, [r4, #8]
 8004906:	e7f4      	b.n	80048f2 <__swsetup_r+0x8e>
 8004908:	2000      	movs	r0, #0
 800490a:	e7f7      	b.n	80048fc <__swsetup_r+0x98>
 800490c:	20000018 	.word	0x20000018

08004910 <memmove>:
 8004910:	4288      	cmp	r0, r1
 8004912:	b510      	push	{r4, lr}
 8004914:	eb01 0402 	add.w	r4, r1, r2
 8004918:	d902      	bls.n	8004920 <memmove+0x10>
 800491a:	4284      	cmp	r4, r0
 800491c:	4623      	mov	r3, r4
 800491e:	d807      	bhi.n	8004930 <memmove+0x20>
 8004920:	1e43      	subs	r3, r0, #1
 8004922:	42a1      	cmp	r1, r4
 8004924:	d008      	beq.n	8004938 <memmove+0x28>
 8004926:	f811 2b01 	ldrb.w	r2, [r1], #1
 800492a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800492e:	e7f8      	b.n	8004922 <memmove+0x12>
 8004930:	4402      	add	r2, r0
 8004932:	4601      	mov	r1, r0
 8004934:	428a      	cmp	r2, r1
 8004936:	d100      	bne.n	800493a <memmove+0x2a>
 8004938:	bd10      	pop	{r4, pc}
 800493a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800493e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004942:	e7f7      	b.n	8004934 <memmove+0x24>

08004944 <_sbrk_r>:
 8004944:	b538      	push	{r3, r4, r5, lr}
 8004946:	4d06      	ldr	r5, [pc, #24]	@ (8004960 <_sbrk_r+0x1c>)
 8004948:	2300      	movs	r3, #0
 800494a:	4604      	mov	r4, r0
 800494c:	4608      	mov	r0, r1
 800494e:	602b      	str	r3, [r5, #0]
 8004950:	f7fc fb1e 	bl	8000f90 <_sbrk>
 8004954:	1c43      	adds	r3, r0, #1
 8004956:	d102      	bne.n	800495e <_sbrk_r+0x1a>
 8004958:	682b      	ldr	r3, [r5, #0]
 800495a:	b103      	cbz	r3, 800495e <_sbrk_r+0x1a>
 800495c:	6023      	str	r3, [r4, #0]
 800495e:	bd38      	pop	{r3, r4, r5, pc}
 8004960:	200003b4 	.word	0x200003b4

08004964 <memcpy>:
 8004964:	440a      	add	r2, r1
 8004966:	4291      	cmp	r1, r2
 8004968:	f100 33ff 	add.w	r3, r0, #4294967295
 800496c:	d100      	bne.n	8004970 <memcpy+0xc>
 800496e:	4770      	bx	lr
 8004970:	b510      	push	{r4, lr}
 8004972:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004976:	f803 4f01 	strb.w	r4, [r3, #1]!
 800497a:	4291      	cmp	r1, r2
 800497c:	d1f9      	bne.n	8004972 <memcpy+0xe>
 800497e:	bd10      	pop	{r4, pc}

08004980 <_realloc_r>:
 8004980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004984:	4680      	mov	r8, r0
 8004986:	4615      	mov	r5, r2
 8004988:	460c      	mov	r4, r1
 800498a:	b921      	cbnz	r1, 8004996 <_realloc_r+0x16>
 800498c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004990:	4611      	mov	r1, r2
 8004992:	f7ff b995 	b.w	8003cc0 <_malloc_r>
 8004996:	b92a      	cbnz	r2, 80049a4 <_realloc_r+0x24>
 8004998:	f7ff f926 	bl	8003be8 <_free_r>
 800499c:	2400      	movs	r4, #0
 800499e:	4620      	mov	r0, r4
 80049a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80049a4:	f000 f89e 	bl	8004ae4 <_malloc_usable_size_r>
 80049a8:	4285      	cmp	r5, r0
 80049aa:	4606      	mov	r6, r0
 80049ac:	d802      	bhi.n	80049b4 <_realloc_r+0x34>
 80049ae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80049b2:	d8f4      	bhi.n	800499e <_realloc_r+0x1e>
 80049b4:	4629      	mov	r1, r5
 80049b6:	4640      	mov	r0, r8
 80049b8:	f7ff f982 	bl	8003cc0 <_malloc_r>
 80049bc:	4607      	mov	r7, r0
 80049be:	2800      	cmp	r0, #0
 80049c0:	d0ec      	beq.n	800499c <_realloc_r+0x1c>
 80049c2:	42b5      	cmp	r5, r6
 80049c4:	462a      	mov	r2, r5
 80049c6:	4621      	mov	r1, r4
 80049c8:	bf28      	it	cs
 80049ca:	4632      	movcs	r2, r6
 80049cc:	f7ff ffca 	bl	8004964 <memcpy>
 80049d0:	4621      	mov	r1, r4
 80049d2:	4640      	mov	r0, r8
 80049d4:	f7ff f908 	bl	8003be8 <_free_r>
 80049d8:	463c      	mov	r4, r7
 80049da:	e7e0      	b.n	800499e <_realloc_r+0x1e>

080049dc <__swhatbuf_r>:
 80049dc:	b570      	push	{r4, r5, r6, lr}
 80049de:	460c      	mov	r4, r1
 80049e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049e4:	2900      	cmp	r1, #0
 80049e6:	b096      	sub	sp, #88	@ 0x58
 80049e8:	4615      	mov	r5, r2
 80049ea:	461e      	mov	r6, r3
 80049ec:	da0d      	bge.n	8004a0a <__swhatbuf_r+0x2e>
 80049ee:	89a3      	ldrh	r3, [r4, #12]
 80049f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049f4:	f04f 0100 	mov.w	r1, #0
 80049f8:	bf14      	ite	ne
 80049fa:	2340      	movne	r3, #64	@ 0x40
 80049fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004a00:	2000      	movs	r0, #0
 8004a02:	6031      	str	r1, [r6, #0]
 8004a04:	602b      	str	r3, [r5, #0]
 8004a06:	b016      	add	sp, #88	@ 0x58
 8004a08:	bd70      	pop	{r4, r5, r6, pc}
 8004a0a:	466a      	mov	r2, sp
 8004a0c:	f000 f848 	bl	8004aa0 <_fstat_r>
 8004a10:	2800      	cmp	r0, #0
 8004a12:	dbec      	blt.n	80049ee <__swhatbuf_r+0x12>
 8004a14:	9901      	ldr	r1, [sp, #4]
 8004a16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a1e:	4259      	negs	r1, r3
 8004a20:	4159      	adcs	r1, r3
 8004a22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a26:	e7eb      	b.n	8004a00 <__swhatbuf_r+0x24>

08004a28 <__smakebuf_r>:
 8004a28:	898b      	ldrh	r3, [r1, #12]
 8004a2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a2c:	079d      	lsls	r5, r3, #30
 8004a2e:	4606      	mov	r6, r0
 8004a30:	460c      	mov	r4, r1
 8004a32:	d507      	bpl.n	8004a44 <__smakebuf_r+0x1c>
 8004a34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a38:	6023      	str	r3, [r4, #0]
 8004a3a:	6123      	str	r3, [r4, #16]
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	6163      	str	r3, [r4, #20]
 8004a40:	b003      	add	sp, #12
 8004a42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a44:	ab01      	add	r3, sp, #4
 8004a46:	466a      	mov	r2, sp
 8004a48:	f7ff ffc8 	bl	80049dc <__swhatbuf_r>
 8004a4c:	9f00      	ldr	r7, [sp, #0]
 8004a4e:	4605      	mov	r5, r0
 8004a50:	4639      	mov	r1, r7
 8004a52:	4630      	mov	r0, r6
 8004a54:	f7ff f934 	bl	8003cc0 <_malloc_r>
 8004a58:	b948      	cbnz	r0, 8004a6e <__smakebuf_r+0x46>
 8004a5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a5e:	059a      	lsls	r2, r3, #22
 8004a60:	d4ee      	bmi.n	8004a40 <__smakebuf_r+0x18>
 8004a62:	f023 0303 	bic.w	r3, r3, #3
 8004a66:	f043 0302 	orr.w	r3, r3, #2
 8004a6a:	81a3      	strh	r3, [r4, #12]
 8004a6c:	e7e2      	b.n	8004a34 <__smakebuf_r+0xc>
 8004a6e:	89a3      	ldrh	r3, [r4, #12]
 8004a70:	6020      	str	r0, [r4, #0]
 8004a72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a76:	81a3      	strh	r3, [r4, #12]
 8004a78:	9b01      	ldr	r3, [sp, #4]
 8004a7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a7e:	b15b      	cbz	r3, 8004a98 <__smakebuf_r+0x70>
 8004a80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a84:	4630      	mov	r0, r6
 8004a86:	f000 f81d 	bl	8004ac4 <_isatty_r>
 8004a8a:	b128      	cbz	r0, 8004a98 <__smakebuf_r+0x70>
 8004a8c:	89a3      	ldrh	r3, [r4, #12]
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	f043 0301 	orr.w	r3, r3, #1
 8004a96:	81a3      	strh	r3, [r4, #12]
 8004a98:	89a3      	ldrh	r3, [r4, #12]
 8004a9a:	431d      	orrs	r5, r3
 8004a9c:	81a5      	strh	r5, [r4, #12]
 8004a9e:	e7cf      	b.n	8004a40 <__smakebuf_r+0x18>

08004aa0 <_fstat_r>:
 8004aa0:	b538      	push	{r3, r4, r5, lr}
 8004aa2:	4d07      	ldr	r5, [pc, #28]	@ (8004ac0 <_fstat_r+0x20>)
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	4604      	mov	r4, r0
 8004aa8:	4608      	mov	r0, r1
 8004aaa:	4611      	mov	r1, r2
 8004aac:	602b      	str	r3, [r5, #0]
 8004aae:	f7fc fa47 	bl	8000f40 <_fstat>
 8004ab2:	1c43      	adds	r3, r0, #1
 8004ab4:	d102      	bne.n	8004abc <_fstat_r+0x1c>
 8004ab6:	682b      	ldr	r3, [r5, #0]
 8004ab8:	b103      	cbz	r3, 8004abc <_fstat_r+0x1c>
 8004aba:	6023      	str	r3, [r4, #0]
 8004abc:	bd38      	pop	{r3, r4, r5, pc}
 8004abe:	bf00      	nop
 8004ac0:	200003b4 	.word	0x200003b4

08004ac4 <_isatty_r>:
 8004ac4:	b538      	push	{r3, r4, r5, lr}
 8004ac6:	4d06      	ldr	r5, [pc, #24]	@ (8004ae0 <_isatty_r+0x1c>)
 8004ac8:	2300      	movs	r3, #0
 8004aca:	4604      	mov	r4, r0
 8004acc:	4608      	mov	r0, r1
 8004ace:	602b      	str	r3, [r5, #0]
 8004ad0:	f7fc fa46 	bl	8000f60 <_isatty>
 8004ad4:	1c43      	adds	r3, r0, #1
 8004ad6:	d102      	bne.n	8004ade <_isatty_r+0x1a>
 8004ad8:	682b      	ldr	r3, [r5, #0]
 8004ada:	b103      	cbz	r3, 8004ade <_isatty_r+0x1a>
 8004adc:	6023      	str	r3, [r4, #0]
 8004ade:	bd38      	pop	{r3, r4, r5, pc}
 8004ae0:	200003b4 	.word	0x200003b4

08004ae4 <_malloc_usable_size_r>:
 8004ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ae8:	1f18      	subs	r0, r3, #4
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	bfbc      	itt	lt
 8004aee:	580b      	ldrlt	r3, [r1, r0]
 8004af0:	18c0      	addlt	r0, r0, r3
 8004af2:	4770      	bx	lr

08004af4 <_init>:
 8004af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004af6:	bf00      	nop
 8004af8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004afa:	bc08      	pop	{r3}
 8004afc:	469e      	mov	lr, r3
 8004afe:	4770      	bx	lr

08004b00 <_fini>:
 8004b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b02:	bf00      	nop
 8004b04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b06:	bc08      	pop	{r3}
 8004b08:	469e      	mov	lr, r3
 8004b0a:	4770      	bx	lr
