Platform = amd64

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
read_file -format verilog src/CHIP.v
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'typical'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/CHIP.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/CHIP.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/CHIP.db:CHIP'
Loaded 1 design.
Current design is 'CHIP'.
CHIP
read_file -format verilog src/cacheD.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/cacheD.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/cacheD.v
Warning:  /home/raid7_2/userb07/b7902143/final_project/src/cacheD.v:81: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 62 in file
	'/home/raid7_2/userb07/b7902143/final_project/src/cacheD.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cache line 175 in file
		'/home/raid7_2/userb07/b7902143/final_project/src/cacheD.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    mem_read_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mem_write_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   cache_dirty_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|   cache_valid_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|    cache_tag_reg    | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|    cache_mem_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|     cache/96     |   8    |    5    |      3       |
|    cache/108     |   8    |    2    |      3       |
|     cache/98     |   32   |   32    |      5       |
|    cache/162     |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/cache.db:cache'
Loaded 1 design.
Current design is 'cache'.
cache
read_file -format verilog src/MIPS_Pipeline.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/MIPS_Pipeline.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/MIPS_Pipeline.v
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v

Inferred memory devices in process
	in routine MIPS_Pipeline line 503 in file
		'/home/raid7_2/userb07/b7902143/final_project/src/MIPS_Pipeline.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| WB_DataFromMem_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    WB_ALURes_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   ID_PCPlus4_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     ID_Inst_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   EX_RegWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_MemToReg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_MemRead_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_MemWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_ALUSrc1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_ALUSrc2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EX_Beq_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EX_Bne_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     EX_Link_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_JumpImm_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   EX_JumpReg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    EX_ALUCtl_reg    | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|   EX_PCPlus4_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      EX_Rs_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      EX_Rt_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      EX_Rd_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|    EX_RsData_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    EX_RtData_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     EX_Imm_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  MEM_RegWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MEM_MemToReg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   MEM_MemRead_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  MEM_MemWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   MEM_ALURes_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     MEM_Rd_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   MEM_RtData_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   WB_RegWrite_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_MemToReg_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      WB_Rd_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/MIPS_Pipeline.db:MIPS_Pipeline'
Loaded 1 design.
Current design is 'MIPS_Pipeline'.
MIPS_Pipeline
read_file -format verilog src/PC.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/PC.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/PC.v

Inferred memory devices in process
	in routine PC line 10 in file
		'/home/raid7_2/userb07/b7902143/final_project/src/PC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      PC_o_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/PC.db:PC'
Loaded 1 design.
Current design is 'PC'.
PC
read_file -format verilog src/Control.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/Control.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/Control.v
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v

Statistics for case statements in always block at line 22 in file
	'/home/raid7_2/userb07/b7902143/final_project/src/Control.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            38            |     no/auto      |
|            42            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/Control.db:Control'
Loaded 1 design.
Current design is 'Control'.
Control
read_file -format verilog src/RegFile.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/RegFile.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/RegFile.v

Inferred memory devices in process
	in routine RegFile line 45 in file
		'/home/raid7_2/userb07/b7902143/final_project/src/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    register_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|    RegFile/24    |   32   |   32    |      5       |
|    RegFile/36    |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/RegFile.db:RegFile'
Loaded 1 design.
Current design is 'RegFile'.
RegFile
read_file -format verilog src/Forward.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/Forward.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/Forward.v
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/Forward.db:Forward'
Loaded 1 design.
Current design is 'Forward'.
Forward
read_file -format verilog src/HazardDetect.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/HazardDetect.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/HazardDetect.v
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/HazardDetect.db:HazardDetect'
Loaded 1 design.
Current design is 'HazardDetect'.
HazardDetect
read_file -format verilog src/ALU.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/ALU.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/ALU.v
Opening include file /home/raid7_2/userb07/b7902143/final_project/src/Def.v
Warning:  /home/raid7_2/userb07/b7902143/final_project/src/ALU.v:35: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 29 in file
	'/home/raid7_2/userb07/b7902143/final_project/src/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            32            |     no/auto      |
===============================================
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/ALU.db:ALU'
Loaded 1 design.
Current design is 'ALU'.
ALU
read_file -format verilog src/StallControl.v
Loading verilog file '/home/raid7_2/userb07/b7902143/final_project/src/StallControl.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/raid7_2/userb07/b7902143/final_project/src/StallControl.v
Presto compilation completed successfully.
Current design is now '/home/raid7_2/userb07/b7902143/final_project/src/StallControl.db:StallControl'
Loaded 1 design.
Current design is 'StallControl'.
StallControl
current_design [get_designs CHIP]
Current design is 'CHIP'.
{CHIP}
#You may modified the clock constraints
#or add more constraints for your design
####################################################
set cycle 4
4
####################################################
#The following are design spec. for synthesis
#You can NOT modify this seciton
#####################################################
create_clock -name CLK -period $cycle [get_ports clk]
1
set_fix_hold                          [get_clocks CLK]
1
set_dont_touch_network                [get_clocks CLK]
1
set_ideal_network                     [get_ports clk]
1
set_clock_uncertainty            0.1  [get_clocks CLK]
1
set_clock_latency                0.5  [get_clocks CLK]
1
set_max_fanout 6 [all_inputs]
1
set_operating_conditions -min_library fast -min fast -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
Using operating conditions 'fast' found in library 'fast'.
1
set_wire_load_model -name tsmc13_wl10 -library slow
1
set_drive        1     [all_inputs]
1
set_load         1     [all_outputs]
1
set t_in   0.1
0.1
set t_out  0.1
0.1
set_input_delay  $t_in  -clock CLK [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay $t_out -clock CLK [all_outputs]
1
#####################################################
#Compile and save files
#You may modified setting of compile
#####################################################
compile
Warning: Setting attribute 'fix_multiple_port_nets' on design 'CHIP'. (UIO-59)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | R-2020.09-DWBB_202009.5 |     *     |
============================================================================


Information: There are 114 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design CHIP has different process,
voltage and temperatures parameters than the parameters at which target library 
typical is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'cache_0'
Information: Added key list 'DesignWare' to design 'cache_0'. (DDB-72)
  Processing 'StallControl'
  Processing 'Forward'
Information: Added key list 'DesignWare' to design 'Forward'. (DDB-72)
  Processing 'ALU'
  Processing 'RegFile'
Information: Added key list 'DesignWare' to design 'RegFile'. (DDB-72)
  Processing 'HazardDetect'
Information: Added key list 'DesignWare' to design 'HazardDetect'. (DDB-72)
  Processing 'Control'
  Processing 'PC'
Information: The register 'PC_o_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'MIPS_Pipeline'
Information: Added key list 'DesignWare' to design 'MIPS_Pipeline'. (DDB-72)
  Processing 'CHIP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'cache_1_DW01_add_0'
  Processing 'cache_0_DW01_add_0_DW01_add_1'
  Processing 'MIPS_Pipeline_DW01_inc_0'
  Mapping 'DW_rightsh'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Mapping 'DW_rightsh'
  Mapping 'DW_leftsh'
  Processing 'ALU_DW01_add_0_DW01_add_2'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/slow.db'
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/fast.db'
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:24  411716.3      7.88   11099.5  343272.1                                0.00  
    0:00:24  411716.3      7.88   11099.5  343272.1                                0.00  
    0:00:29  472461.1      0.00      -0.0  215283.5                                0.00  
    0:00:29  472461.1      0.00      -0.0  215283.5                                0.00  
    0:00:29  472461.1      0.00      -0.0  215283.5                                0.00  
    0:00:29  472461.1      0.00      -0.0  215283.5                                0.00  
    0:00:30  472461.1      0.00      -0.0  215283.5                                0.00  
    0:00:38  226484.1      3.76    3972.9  214181.0                                0.00  
    0:00:41  227465.2      2.71    3088.1  214155.5                                0.00  
    0:00:44  227582.3      2.35    2726.4  214145.8                                0.00  
    0:00:45  227551.7      2.26    2612.9  214145.8                                0.00  
    0:00:46  227663.8      2.36    2656.7  214145.8                                0.00  
    0:00:46  227926.9      2.20    2565.6  214145.8                                0.00  
    0:00:47  227877.6      2.20    2638.8  214145.8                                0.00  
    0:00:48  227920.1      2.20    2469.8  214145.8                                0.00  
    0:00:48  227989.7      2.07    2637.2  214145.8                                0.00  
    0:00:49  228025.3      2.00    2456.1  214145.8                                0.00  
    0:00:49  228325.8      1.93    2451.8  214145.8                                0.00  
    0:00:49  228731.4      1.90    1878.6  214145.8                                0.00  
    0:00:49  228923.2      1.85    1877.1  214145.8                                0.00  
    0:00:50  229345.9      1.78    1875.1  214145.8                                0.00  
    0:00:50  229558.1      1.73    1872.0  214145.8                                0.00  
    0:00:50  229783.8      1.71    1867.7  214145.8                                0.00  
    0:00:50  230009.6      1.70    1796.5  214145.8                                0.00  
    0:00:50  230248.9      1.55    1788.9  214145.8                                0.00  
    0:00:51  230642.7      1.33    1782.6  214118.2                                0.00  
    0:00:51  230642.7      1.33    1782.6  214118.2                                0.00  
    0:00:51  230642.7      1.33    1782.6  214118.2                                0.00  
    0:00:51  231759.6      1.34    1616.1  161061.6                                0.00  
    0:00:52  232090.6      1.34    1605.2  142090.7                                0.00  
    0:00:52  232343.5      1.32    1596.7  126532.7                                0.00  
    0:00:52  232533.6      1.32    1594.8  112846.1                                0.00  
    0:00:52  232723.7      1.32    1592.7   99163.7                                0.00  
    0:00:52  232871.4      1.32    1590.9   87155.2                                0.00  
    0:00:53  233022.5      1.32    1589.2   74643.4                                0.00  
    0:00:53  233165.0      1.32    1586.9   62814.8                                0.00  
    0:00:53  233307.6      1.32    1585.1   50986.1                                0.00  
    0:00:53  233307.6      1.32    1585.1   50986.1                                0.00  
    0:00:53  233692.9      1.06    1312.5   51097.9 i_MIPS/ID_PCPlus4_reg[31]/D      0.00  
    0:00:54  234117.3      0.92    1237.7   51353.7 i_MIPS/ID_Inst_reg[11]/D       0.00  
    0:00:54  234377.0      0.75     979.3   51361.8 i_MIPS/EX_Imm_reg[28]/D        0.00  
    0:00:55  234725.0      0.67     776.7   51365.3 i_MIPS/PC_U/PC_o_reg[19]/D      0.00  
    0:00:55  235179.9      0.52     628.2   51360.6 i_MIPS/PC_U/PC_o_reg[15]/D      0.00  
    0:00:56  237386.5      0.38     450.8   51401.9 D_cache/cache_mem_reg[31][16]/D      0.00  
    0:00:57  239285.9      0.12      38.4   51455.0 i_MIPS/PC_U/PC_o_reg[29]/D      0.00  
    0:00:57  239501.4      0.00      -0.0   49421.7                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:57  239501.4      0.00      -0.0   49421.7                                0.00  
    0:00:57  239501.4      0.00      -0.0   49421.7                                0.00  
    0:00:58  238858.1      0.00      -0.0   49642.6                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:59  238858.1      0.00       0.0   49642.6                                0.00  
    0:00:59  239420.0      0.00       0.0   10212.6 I_cache/mem_wdata[72]          0.00  
    0:01:00  239526.9      0.00       0.0     268.0 D_cache/n1418                  0.00  
    0:01:00  239489.6      0.00       0.0     190.5 I_cache/net44175               0.00  
    0:01:00  239472.6      0.00       0.0     114.3 i_MIPS/n360                    0.00  
    0:01:00  239482.8      0.00       0.0      54.1 i_MIPS/RegFile_U/n91           0.00  
    0:01:01  239452.2      0.00       0.0      21.9 i_MIPS/ALU/net54723            0.00  
    0:01:01  239455.6      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:01:01  239455.6      0.00       0.0       0.0                                0.00  
    0:01:01  239455.6      0.00       0.0       0.0                                0.00  
    0:01:02  234870.9      0.21      31.6       0.0                                0.00  
    0:01:04  232637.2      0.15      16.4       0.0                                0.00  
    0:01:05  231082.3      0.11      11.6       0.0                                0.00  
    0:01:06  230014.7      0.11      10.5       0.0                                0.00  
    0:01:06  229379.8      0.11       9.4       0.0                                0.00  
    0:01:07  228986.0      0.11       4.3       0.0                                0.00  
    0:01:07  228675.4      0.15       8.7       0.0                                0.00  
    0:01:08  228436.1      0.11       2.4       0.0                                0.00  
    0:01:08  228244.3      0.11      10.5       0.0                                0.00  
    0:01:08  228122.1      0.11      10.6       0.0                                0.00  
    0:01:08  228122.1      0.11      10.6       0.0                                0.00  
    0:01:09  228074.5      0.00       0.0       0.0                                0.00  
    0:01:10  224267.3      0.61     160.7       0.0                                0.00  
    0:01:10  223573.0      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:10  223420.3      0.60     159.8       0.0                                0.00  
    0:01:11  223846.3      0.21      46.2       0.0 i_MIPS/PC_U/PC_o_reg[8]/D      0.00  
    0:01:11  224177.3      0.11      12.0       0.0 i_MIPS/PC_U/PC_o_reg[30]/D      0.00  
    0:01:12  224521.9      0.04       3.2       0.0 i_MIPS/ID_PCPlus4_reg[22]/D      0.00  
    0:01:12  224613.5      0.01       0.0       0.0 i_MIPS/PC_U/PC_o_reg[18]/D      0.00  
    0:01:13  224615.2      0.00       0.0       0.0                                0.00  
Loading db file '/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'I_cache/clk': 3591 load(s), 1 driver(s)
1
write_sdf -version 2.1 CHIP_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/raid7_2/userb07/b7902143/final_project/CHIP_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'CHIP' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write -format verilog -hier -output CHIP_syn.v
Writing verilog file '/home/raid7_2/userb07/b7902143/final_project/CHIP_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 3 nets to module MIPS_Pipeline using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc     -hier -output CHIP_syn.ddc
Writing ddc file 'CHIP_syn.ddc'.
1
#####################################################
check_design
 
****************************************
check_design summary:
Version:     R-2020.09-SP5
Date:        Sat Jun 19 18:55:16 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     43
    Unloaded inputs (LINT-8)                                        2
    Unconnected ports (LINT-28)                                     3
    Constant outputs (LINT-52)                                     38

Cells                                                              36
    Connected to power or ground (LINT-32)                         34
    Nets connected to multiple pins on same cell (LINT-33)          2

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Warning: In design 'CHIP', net 'i_MIPS/ALU/add_1_root_add_27_2/A[31]' driven by pin 'i_MIPS/ALU/add_1_root_add_27_2/A[31]' has no loads. (LINT-2)
Warning: In design 'CHIP', net 'i_MIPS/ALU/add_1_root_add_27_2/B[31]' driven by pin 'i_MIPS/ALU/add_1_root_add_27_2/B[31]' has no loads. (LINT-2)
Warning: In design 'ALU_DW01_add_1', input port 'A[31]' is unloaded. (LINT-8)
Warning: In design 'ALU_DW01_add_1', input port 'B[31]' is unloaded. (LINT-8)
Warning: In design 'PC', port 'PC_i[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MIPS_Pipeline_DW01_inc_0', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ALU_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_read' is connected to logic 1. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_write' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[31]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[30]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[29]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[28]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[27]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[26]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[25]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[24]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[23]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[22]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[21]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[20]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[19]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[18]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[17]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[16]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[15]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[14]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[13]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[12]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[11]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[10]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[9]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[8]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[7]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[6]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[5]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[4]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[3]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[2]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[1]' is connected to logic 0. 
Warning: In design 'CHIP', a pin on submodule 'I_cache' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'proc_wdata[0]' is connected to logic 0. 
Warning: In design 'ALU', the same net is connected to more than one pin on submodule 'add_1_root_add_27_2'. (LINT-33)
   Net 'Op1_i[31]' is connected to pins 'A[32]', 'A[31]''.
Warning: In design 'ALU', the same net is connected to more than one pin on submodule 'add_1_root_add_27_2'. (LINT-33)
   Net 'n77' is connected to pins 'B[32]', 'B[31]''.
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_ren' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wen' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MIPS_Pipeline', output port 'ICACHE_wdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'PC', output port 'PC_o[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'Control', output port 'ALUCtl_o[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'StallControl', output port 'FlushMEM_o' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'StallControl', output port 'FlushWB_o' is connected directly to 'logic 0'. (LINT-52)
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CHIP
Version: R-2020.09-SP5
Date   : Sat Jun 19 18:55:16 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: i_MIPS/PC_U/PC_o_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: i_MIPS/PC_U/PC_o_reg[30]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CHIP               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  i_MIPS/PC_U/PC_o_reg[3]/CK (EDFFTRX4)                   0.00 #     0.50 r
  i_MIPS/PC_U/PC_o_reg[3]/Q (EDFFTRX4)                    0.16       0.66 r
  i_MIPS/PC_U/PC_o[3] (PC)                                0.00       0.66 r
  i_MIPS/U259/Y (BUFX8)                                   0.14       0.80 r
  i_MIPS/add_202/A[1] (MIPS_Pipeline_DW01_inc_0)          0.00       0.80 r
  i_MIPS/add_202/U1_1_1/CO (ADDHX4)                       0.11       0.91 r
  i_MIPS/add_202/U1_1_2/CO (ADDHX4)                       0.11       1.02 r
  i_MIPS/add_202/U29/Y (NAND2X4)                          0.05       1.07 f
  i_MIPS/add_202/U28/Y (INVX4)                            0.06       1.12 r
  i_MIPS/add_202/U1_1_4/CO (ADDHX2)                       0.13       1.25 r
  i_MIPS/add_202/U1_1_5/CO (ADDHX4)                       0.11       1.36 r
  i_MIPS/add_202/U1_1_6/CO (ADDHX4)                       0.10       1.46 r
  i_MIPS/add_202/U13/Y (AND2X4)                           0.10       1.57 r
  i_MIPS/add_202/U14/Y (CLKAND2X8)                        0.11       1.68 r
  i_MIPS/add_202/U12/Y (CLKAND2X12)                       0.10       1.79 r
  i_MIPS/add_202/U25/Y (NAND2X8)                          0.05       1.83 f
  i_MIPS/add_202/U20/Y (CLKINVX12)                        0.04       1.88 r
  i_MIPS/add_202/U19/Y (NAND2X8)                          0.04       1.91 f
  i_MIPS/add_202/U6/Y (INVX8)                             0.06       1.97 r
  i_MIPS/add_202/U18/Y (NAND2X8)                          0.05       2.02 f
  i_MIPS/add_202/U21/Y (CLKINVX12)                        0.04       2.06 r
  i_MIPS/add_202/U9/Y (NAND2X6)                           0.03       2.10 f
  i_MIPS/add_202/U31/Y (INVX4)                            0.06       2.15 r
  i_MIPS/add_202/U16/Y (AND2X4)                           0.10       2.26 r
  i_MIPS/add_202/U5/Y (AND2X6)                            0.10       2.36 r
  i_MIPS/add_202/U8/Y (NAND2X6)                           0.04       2.40 f
  i_MIPS/add_202/U7/Y (INVX6)                             0.05       2.45 r
  i_MIPS/add_202/U1_1_17/CO (ADDHX2)                      0.11       2.56 r
  i_MIPS/add_202/U1_1_18/CO (ADDHX2)                      0.14       2.69 r
  i_MIPS/add_202/U1_1_19/CO (ADDHX4)                      0.11       2.80 r
  i_MIPS/add_202/U1_1_20/CO (ADDHX4)                      0.12       2.92 r
  i_MIPS/add_202/U2/Y (NAND2X6)                           0.05       2.97 f
  i_MIPS/add_202/U1/Y (CLKINVX8)                          0.04       3.00 r
  i_MIPS/add_202/U1_1_22/CO (ADDHX4)                      0.08       3.09 r
  i_MIPS/add_202/U1_1_23/CO (ADDHX2)                      0.13       3.21 r
  i_MIPS/add_202/U1_1_24/CO (ADDHX4)                      0.12       3.33 r
  i_MIPS/add_202/U11/Y (NAND2X4)                          0.05       3.38 f
  i_MIPS/add_202/U10/Y (INVX4)                            0.07       3.45 r
  i_MIPS/add_202/U4/Y (NAND2X6)                           0.05       3.50 f
  i_MIPS/add_202/U3/Y (INVX12)                            0.05       3.55 r
  i_MIPS/add_202/U15/Y (CLKAND2X8)                        0.12       3.67 r
  i_MIPS/add_202/U24/Y (XOR2X4)                           0.11       3.78 f
  i_MIPS/add_202/SUM[28] (MIPS_Pipeline_DW01_inc_0)       0.00       3.78 f
  i_MIPS/U386/Y (CLKINVX4)                                0.07       3.85 r
  i_MIPS/U518/Y (OA22X4)                                  0.11       3.95 r
  i_MIPS/U185/Y (NAND3X2)                                 0.06       4.01 f
  i_MIPS/PC_U/PC_i[30] (PC)                               0.00       4.01 f
  i_MIPS/PC_U/PC_o_reg[30]/D (EDFFTRX1)                   0.00       4.01 f
  data arrival time                                                  4.01

  clock CLK (rise edge)                                   4.00       4.00
  clock network delay (ideal)                             0.50       4.50
  clock uncertainty                                      -0.10       4.40
  i_MIPS/PC_U/PC_o_reg[30]/CK (EDFFTRX1)                  0.00       4.40 r
  library setup time                                     -0.39       4.01
  data required time                                                 4.01
  --------------------------------------------------------------------------
  data required time                                                 4.01
  data arrival time                                                 -4.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area -hierarchy
 
****************************************
Report : area
Design : CHIP
Version: R-2020.09-SP5
Date   : Sat Jun 19 18:55:16 2021
****************************************

Library(s) Used:

    typical (File: /home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/SynopsysDC/db/typical.db)

Number of ports:                         2177
Number of nets:                         20616
Number of cells:                        17266
Number of combinational cells:          13591
Number of sequential cells:              3591
Number of macros/black boxes:               0
Number of buf/inv:                       2815
Number of references:                       8

Combinational area:             129547.265160
Buf/Inv area:                    20923.849582
Noncombinational area:           95067.979303
Macro/Black Box area:                0.000000
Net Interconnect area:         2467885.897369

Total cell area:                224615.244463
Total area:                    2692501.141832

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------
CHIP                              224615.2445    100.0     161.2530      0.0000  0.0000  CHIP
D_cache                            66397.1956     29.6   37493.8686  28903.3270  0.0000  cache_0
I_cache                            65582.4436     29.2   36679.1166  28903.3270  0.0000  cache_1
i_MIPS                             92474.3522     41.2   12531.9040   9923.0004  0.0000  MIPS_Pipeline
i_MIPS/ALU                         13653.8855      6.1   10277.7569      0.0000  0.0000  ALU
i_MIPS/ALU/add_1_root_add_27_2      3376.1286      1.5    3376.1286      0.0000  0.0000  ALU_DW01_add_1
i_MIPS/Control_U                     490.5486      0.2     490.5486      0.0000  0.0000  Control
i_MIPS/Forward_U                     729.8820      0.3     729.8820      0.0000  0.0000  Forward
i_MIPS/HazardDetect_U                171.4374      0.1     171.4374      0.0000  0.0000  HazardDetect
i_MIPS/PC_U                         1296.8136      0.6      30.5532   1266.2604  0.0000  PC
i_MIPS/RegFile_U                   52349.5139     23.3   26277.4494  26072.0645  0.0000  RegFile
i_MIPS/StallControl_U                171.4374      0.1     171.4374      0.0000  0.0000  StallControl
i_MIPS/add_202                      1155.9294      0.5    1155.9294      0.0000  0.0000  MIPS_Pipeline_DW01_inc_0
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------
Total                                                   129547.2652  95067.9793  0.0000

1
quit

Memory usage for this session 332 Mbytes.
Memory usage for this session including child processes 332 Mbytes.
CPU usage for this session 81 seconds ( 0.02 hours ).
Elapsed time for this session 84 seconds ( 0.02 hours ).

Thank you...
