{
    "nl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.nl.v",
    "pnl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.odb",
    "sdc": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/nom/tt_um_openram_top.nom.spef",
        "min_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/min/tt_um_openram_top.min.spef",
        "max_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/max/tt_um_openram_top.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/workspaces/tt25a_openram_testchip/runs/wokwi/05-yosys-jsonheader/tt_um_openram_top.h.json",
    "vh": "/workspaces/tt25a_openram_testchip/runs/wokwi/28-odb-writeverilogheader/tt_um_openram_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 848,
        "design__instance__area": 61059.3,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.6194595673368894e-06,
        "power__switching__total": 6.847978966106893e-07,
        "power__leakage__total": 1.0561360674898879e-08,
        "power__total": 2.314818857485079e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2654059547257699,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2638720705515666,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32607090173093767,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9997.153311701008,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.326071,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9998.380859,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.27256511708023773,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.27048461458440076,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8856924333524773,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9994.716775326047,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.885692,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9996.817383,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26303268641005934,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2615832902104195,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11640233550962957,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 9998.030064618313,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.116402,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9998.899414,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 6,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.2615118751123407,
        "clock__skew__worst_setup": 0.25998470778762633,
        "timing__hold__ws": 0.1065151330618986,
        "timing__setup__ws": 9994.601269495655,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.106515,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9996.797852,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 334.88 225.76",
        "design__core__bbox": "2.76 2.72 332.12 223.04",
        "design__io": 45,
        "design__die__area": 75602.5,
        "design__core__area": 72564.6,
        "design__instance__count__stdcell": 847,
        "design__instance__area__stdcell": 8998.63,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 52060.6,
        "design__instance__utilization": 0.841447,
        "design__instance__utilization__stdcell": 0.438873,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:sequential_cell": 144,
        "design__instance__count__class:multi_input_combinational_cell": 272,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 944,
        "design__instance__count__class:tap_cell": 200,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 27611.6,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 167,
        "design__instance__count__class:clock_buffer": 19,
        "design__instance__count__class:clock_inverter": 13,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 110,
        "antenna__violating__nets": 10,
        "antenna__violating__pins": 10,
        "route__antenna_violation__count": 10,
        "antenna_diodes_count": 30,
        "design__instance__count__class:antenna_cell": 30,
        "route__net": 655,
        "route__net__special": 4,
        "route__drc_errors__iter:1": 307,
        "route__wirelength__iter:1": 31025,
        "route__drc_errors__iter:2": 51,
        "route__wirelength__iter:2": 30805,
        "route__drc_errors__iter:3": 41,
        "route__wirelength__iter:3": 30780,
        "route__drc_errors__iter:4": 7,
        "route__wirelength__iter:4": 30762,
        "route__drc_errors__iter:5": 0,
        "route__wirelength__iter:5": 30755,
        "route__drc_errors": 0,
        "route__wirelength": 30755,
        "route__vias": 4659,
        "route__vias__singlecut": 4659,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 6,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 587.995,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 4,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2636044512839119,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26196387467402465,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.31350123384639333,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9997.236985215937,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.313501,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9998.389648,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2710091394672195,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2692177390551713,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8689992305043999,
        "timing__setup__ws__corner:min_ss_100C_1v60": 9994.86866094554,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.868999,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9996.836914,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2615118751123407,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25998470778762633,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1065151330618986,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 9998.083724807235,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106515,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9998.905273,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.26680944320204314,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.26492606080980335,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.33658277118114077,
        "timing__setup__ws__corner:max_tt_025C_1v80": 9997.091466059537,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.336583,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9998.371094,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 84,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2729293257537665,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.27041583626608007,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.9040344284610565,
        "timing__setup__ws__corner:max_ss_100C_1v60": 9994.601269495655,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.904034,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9996.797852,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 84,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2646499760913465,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2631124281810583,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12732315562251928,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 9997.990046850302,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.127323,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9998.892578,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 84,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 4,
        "timing__unannotated_net__count": 84,
        "timing__unannotated_net_filtered__count": 4
    }
}