Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 25 23:50:48 2019
| Host         : DESKTOP-UEV5SH3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file e1_Count_consec_ones_control_sets_placed.rpt
| Design       : e1_Count_consec_ones
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+------------------+------------------+----------------+
|            Clock Signal           | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+---------------+------------------+------------------+----------------+
|  FSM_sequential_NS_reg[1]_i_2_n_1 |               |                  |                1 |              2 |
|  clk_IBUF_BUFG                    |               |                  |                1 |              2 |
|  led_reg[15]_i_1_n_1              |               |                  |                9 |             16 |
|  vector_reg[15]_i_1_n_1           |               |                  |                5 |             16 |
|  max_BUFG                         |               |                  |                9 |             32 |
|  n_0_1_BUFG                       |               |                  |               11 |             32 |
+-----------------------------------+---------------+------------------+------------------+----------------+


