
H7_pinout_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d080  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  0800d350  0800d350  0000e350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800d568  0800d568  0000e568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800d570  0800d570  0000e570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800d574  0800d574  0000e574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  0800d578  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005d4  24000010  0800d588  0000f010  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240005e4  0800d588  0000f5e4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000f010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000216ab  00000000  00000000  0000f03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003762  00000000  00000000  000306e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b68  00000000  00000000  00033e50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001590  00000000  00000000  000359b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036910  00000000  00000000  00036f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000255bb  00000000  00000000  0006d858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001697db  00000000  00000000  00092e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fc5ee  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007a14  00000000  00000000  001fc634  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007a  00000000  00000000  00204048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000010 	.word	0x24000010
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800d338 	.word	0x0800d338

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000014 	.word	0x24000014
 800030c:	0800d338 	.word	0x0800d338

08000310 <__aeabi_uldivmod>:
 8000310:	b953      	cbnz	r3, 8000328 <__aeabi_uldivmod+0x18>
 8000312:	b94a      	cbnz	r2, 8000328 <__aeabi_uldivmod+0x18>
 8000314:	2900      	cmp	r1, #0
 8000316:	bf08      	it	eq
 8000318:	2800      	cmpeq	r0, #0
 800031a:	bf1c      	itt	ne
 800031c:	f04f 31ff 	movne.w	r1, #4294967295
 8000320:	f04f 30ff 	movne.w	r0, #4294967295
 8000324:	f000 b96a 	b.w	80005fc <__aeabi_idiv0>
 8000328:	f1ad 0c08 	sub.w	ip, sp, #8
 800032c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000330:	f000 f806 	bl	8000340 <__udivmoddi4>
 8000334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800033c:	b004      	add	sp, #16
 800033e:	4770      	bx	lr

08000340 <__udivmoddi4>:
 8000340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000344:	9d08      	ldr	r5, [sp, #32]
 8000346:	460c      	mov	r4, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14e      	bne.n	80003ea <__udivmoddi4+0xaa>
 800034c:	4694      	mov	ip, r2
 800034e:	458c      	cmp	ip, r1
 8000350:	4686      	mov	lr, r0
 8000352:	fab2 f282 	clz	r2, r2
 8000356:	d962      	bls.n	800041e <__udivmoddi4+0xde>
 8000358:	b14a      	cbz	r2, 800036e <__udivmoddi4+0x2e>
 800035a:	f1c2 0320 	rsb	r3, r2, #32
 800035e:	4091      	lsls	r1, r2
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	fa0c fc02 	lsl.w	ip, ip, r2
 8000368:	4319      	orrs	r1, r3
 800036a:	fa00 fe02 	lsl.w	lr, r0, r2
 800036e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000372:	fa1f f68c 	uxth.w	r6, ip
 8000376:	fbb1 f4f7 	udiv	r4, r1, r7
 800037a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800037e:	fb07 1114 	mls	r1, r7, r4, r1
 8000382:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000386:	fb04 f106 	mul.w	r1, r4, r6
 800038a:	4299      	cmp	r1, r3
 800038c:	d90a      	bls.n	80003a4 <__udivmoddi4+0x64>
 800038e:	eb1c 0303 	adds.w	r3, ip, r3
 8000392:	f104 30ff 	add.w	r0, r4, #4294967295
 8000396:	f080 8112 	bcs.w	80005be <__udivmoddi4+0x27e>
 800039a:	4299      	cmp	r1, r3
 800039c:	f240 810f 	bls.w	80005be <__udivmoddi4+0x27e>
 80003a0:	3c02      	subs	r4, #2
 80003a2:	4463      	add	r3, ip
 80003a4:	1a59      	subs	r1, r3, r1
 80003a6:	fa1f f38e 	uxth.w	r3, lr
 80003aa:	fbb1 f0f7 	udiv	r0, r1, r7
 80003ae:	fb07 1110 	mls	r1, r7, r0, r1
 80003b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003b6:	fb00 f606 	mul.w	r6, r0, r6
 80003ba:	429e      	cmp	r6, r3
 80003bc:	d90a      	bls.n	80003d4 <__udivmoddi4+0x94>
 80003be:	eb1c 0303 	adds.w	r3, ip, r3
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	f080 80fc 	bcs.w	80005c2 <__udivmoddi4+0x282>
 80003ca:	429e      	cmp	r6, r3
 80003cc:	f240 80f9 	bls.w	80005c2 <__udivmoddi4+0x282>
 80003d0:	4463      	add	r3, ip
 80003d2:	3802      	subs	r0, #2
 80003d4:	1b9b      	subs	r3, r3, r6
 80003d6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003da:	2100      	movs	r1, #0
 80003dc:	b11d      	cbz	r5, 80003e6 <__udivmoddi4+0xa6>
 80003de:	40d3      	lsrs	r3, r2
 80003e0:	2200      	movs	r2, #0
 80003e2:	e9c5 3200 	strd	r3, r2, [r5]
 80003e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d905      	bls.n	80003fa <__udivmoddi4+0xba>
 80003ee:	b10d      	cbz	r5, 80003f4 <__udivmoddi4+0xb4>
 80003f0:	e9c5 0100 	strd	r0, r1, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	4608      	mov	r0, r1
 80003f8:	e7f5      	b.n	80003e6 <__udivmoddi4+0xa6>
 80003fa:	fab3 f183 	clz	r1, r3
 80003fe:	2900      	cmp	r1, #0
 8000400:	d146      	bne.n	8000490 <__udivmoddi4+0x150>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d302      	bcc.n	800040c <__udivmoddi4+0xcc>
 8000406:	4290      	cmp	r0, r2
 8000408:	f0c0 80f0 	bcc.w	80005ec <__udivmoddi4+0x2ac>
 800040c:	1a86      	subs	r6, r0, r2
 800040e:	eb64 0303 	sbc.w	r3, r4, r3
 8000412:	2001      	movs	r0, #1
 8000414:	2d00      	cmp	r5, #0
 8000416:	d0e6      	beq.n	80003e6 <__udivmoddi4+0xa6>
 8000418:	e9c5 6300 	strd	r6, r3, [r5]
 800041c:	e7e3      	b.n	80003e6 <__udivmoddi4+0xa6>
 800041e:	2a00      	cmp	r2, #0
 8000420:	f040 8090 	bne.w	8000544 <__udivmoddi4+0x204>
 8000424:	eba1 040c 	sub.w	r4, r1, ip
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa1f f78c 	uxth.w	r7, ip
 8000430:	2101      	movs	r1, #1
 8000432:	fbb4 f6f8 	udiv	r6, r4, r8
 8000436:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800043a:	fb08 4416 	mls	r4, r8, r6, r4
 800043e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000442:	fb07 f006 	mul.w	r0, r7, r6
 8000446:	4298      	cmp	r0, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x11c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x11a>
 8000454:	4298      	cmp	r0, r3
 8000456:	f200 80cd 	bhi.w	80005f4 <__udivmoddi4+0x2b4>
 800045a:	4626      	mov	r6, r4
 800045c:	1a1c      	subs	r4, r3, r0
 800045e:	fa1f f38e 	uxth.w	r3, lr
 8000462:	fbb4 f0f8 	udiv	r0, r4, r8
 8000466:	fb08 4410 	mls	r4, r8, r0, r4
 800046a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800046e:	fb00 f707 	mul.w	r7, r0, r7
 8000472:	429f      	cmp	r7, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x148>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 34ff 	add.w	r4, r0, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x146>
 8000480:	429f      	cmp	r7, r3
 8000482:	f200 80b0 	bhi.w	80005e6 <__udivmoddi4+0x2a6>
 8000486:	4620      	mov	r0, r4
 8000488:	1bdb      	subs	r3, r3, r7
 800048a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800048e:	e7a5      	b.n	80003dc <__udivmoddi4+0x9c>
 8000490:	f1c1 0620 	rsb	r6, r1, #32
 8000494:	408b      	lsls	r3, r1
 8000496:	fa22 f706 	lsr.w	r7, r2, r6
 800049a:	431f      	orrs	r7, r3
 800049c:	fa20 fc06 	lsr.w	ip, r0, r6
 80004a0:	fa04 f301 	lsl.w	r3, r4, r1
 80004a4:	ea43 030c 	orr.w	r3, r3, ip
 80004a8:	40f4      	lsrs	r4, r6
 80004aa:	fa00 f801 	lsl.w	r8, r0, r1
 80004ae:	0c38      	lsrs	r0, r7, #16
 80004b0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80004b4:	fbb4 fef0 	udiv	lr, r4, r0
 80004b8:	fa1f fc87 	uxth.w	ip, r7
 80004bc:	fb00 441e 	mls	r4, r0, lr, r4
 80004c0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c4:	fb0e f90c 	mul.w	r9, lr, ip
 80004c8:	45a1      	cmp	r9, r4
 80004ca:	fa02 f201 	lsl.w	r2, r2, r1
 80004ce:	d90a      	bls.n	80004e6 <__udivmoddi4+0x1a6>
 80004d0:	193c      	adds	r4, r7, r4
 80004d2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004d6:	f080 8084 	bcs.w	80005e2 <__udivmoddi4+0x2a2>
 80004da:	45a1      	cmp	r9, r4
 80004dc:	f240 8081 	bls.w	80005e2 <__udivmoddi4+0x2a2>
 80004e0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004e4:	443c      	add	r4, r7
 80004e6:	eba4 0409 	sub.w	r4, r4, r9
 80004ea:	fa1f f983 	uxth.w	r9, r3
 80004ee:	fbb4 f3f0 	udiv	r3, r4, r0
 80004f2:	fb00 4413 	mls	r4, r0, r3, r4
 80004f6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004fa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004fe:	45a4      	cmp	ip, r4
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x1d2>
 8000502:	193c      	adds	r4, r7, r4
 8000504:	f103 30ff 	add.w	r0, r3, #4294967295
 8000508:	d267      	bcs.n	80005da <__udivmoddi4+0x29a>
 800050a:	45a4      	cmp	ip, r4
 800050c:	d965      	bls.n	80005da <__udivmoddi4+0x29a>
 800050e:	3b02      	subs	r3, #2
 8000510:	443c      	add	r4, r7
 8000512:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000516:	fba0 9302 	umull	r9, r3, r0, r2
 800051a:	eba4 040c 	sub.w	r4, r4, ip
 800051e:	429c      	cmp	r4, r3
 8000520:	46ce      	mov	lr, r9
 8000522:	469c      	mov	ip, r3
 8000524:	d351      	bcc.n	80005ca <__udivmoddi4+0x28a>
 8000526:	d04e      	beq.n	80005c6 <__udivmoddi4+0x286>
 8000528:	b155      	cbz	r5, 8000540 <__udivmoddi4+0x200>
 800052a:	ebb8 030e 	subs.w	r3, r8, lr
 800052e:	eb64 040c 	sbc.w	r4, r4, ip
 8000532:	fa04 f606 	lsl.w	r6, r4, r6
 8000536:	40cb      	lsrs	r3, r1
 8000538:	431e      	orrs	r6, r3
 800053a:	40cc      	lsrs	r4, r1
 800053c:	e9c5 6400 	strd	r6, r4, [r5]
 8000540:	2100      	movs	r1, #0
 8000542:	e750      	b.n	80003e6 <__udivmoddi4+0xa6>
 8000544:	f1c2 0320 	rsb	r3, r2, #32
 8000548:	fa20 f103 	lsr.w	r1, r0, r3
 800054c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000550:	fa24 f303 	lsr.w	r3, r4, r3
 8000554:	4094      	lsls	r4, r2
 8000556:	430c      	orrs	r4, r1
 8000558:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800055c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000560:	fa1f f78c 	uxth.w	r7, ip
 8000564:	fbb3 f0f8 	udiv	r0, r3, r8
 8000568:	fb08 3110 	mls	r1, r8, r0, r3
 800056c:	0c23      	lsrs	r3, r4, #16
 800056e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000572:	fb00 f107 	mul.w	r1, r0, r7
 8000576:	4299      	cmp	r1, r3
 8000578:	d908      	bls.n	800058c <__udivmoddi4+0x24c>
 800057a:	eb1c 0303 	adds.w	r3, ip, r3
 800057e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000582:	d22c      	bcs.n	80005de <__udivmoddi4+0x29e>
 8000584:	4299      	cmp	r1, r3
 8000586:	d92a      	bls.n	80005de <__udivmoddi4+0x29e>
 8000588:	3802      	subs	r0, #2
 800058a:	4463      	add	r3, ip
 800058c:	1a5b      	subs	r3, r3, r1
 800058e:	b2a4      	uxth	r4, r4
 8000590:	fbb3 f1f8 	udiv	r1, r3, r8
 8000594:	fb08 3311 	mls	r3, r8, r1, r3
 8000598:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800059c:	fb01 f307 	mul.w	r3, r1, r7
 80005a0:	42a3      	cmp	r3, r4
 80005a2:	d908      	bls.n	80005b6 <__udivmoddi4+0x276>
 80005a4:	eb1c 0404 	adds.w	r4, ip, r4
 80005a8:	f101 36ff 	add.w	r6, r1, #4294967295
 80005ac:	d213      	bcs.n	80005d6 <__udivmoddi4+0x296>
 80005ae:	42a3      	cmp	r3, r4
 80005b0:	d911      	bls.n	80005d6 <__udivmoddi4+0x296>
 80005b2:	3902      	subs	r1, #2
 80005b4:	4464      	add	r4, ip
 80005b6:	1ae4      	subs	r4, r4, r3
 80005b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80005bc:	e739      	b.n	8000432 <__udivmoddi4+0xf2>
 80005be:	4604      	mov	r4, r0
 80005c0:	e6f0      	b.n	80003a4 <__udivmoddi4+0x64>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e706      	b.n	80003d4 <__udivmoddi4+0x94>
 80005c6:	45c8      	cmp	r8, r9
 80005c8:	d2ae      	bcs.n	8000528 <__udivmoddi4+0x1e8>
 80005ca:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ce:	eb63 0c07 	sbc.w	ip, r3, r7
 80005d2:	3801      	subs	r0, #1
 80005d4:	e7a8      	b.n	8000528 <__udivmoddi4+0x1e8>
 80005d6:	4631      	mov	r1, r6
 80005d8:	e7ed      	b.n	80005b6 <__udivmoddi4+0x276>
 80005da:	4603      	mov	r3, r0
 80005dc:	e799      	b.n	8000512 <__udivmoddi4+0x1d2>
 80005de:	4630      	mov	r0, r6
 80005e0:	e7d4      	b.n	800058c <__udivmoddi4+0x24c>
 80005e2:	46d6      	mov	lr, sl
 80005e4:	e77f      	b.n	80004e6 <__udivmoddi4+0x1a6>
 80005e6:	4463      	add	r3, ip
 80005e8:	3802      	subs	r0, #2
 80005ea:	e74d      	b.n	8000488 <__udivmoddi4+0x148>
 80005ec:	4606      	mov	r6, r0
 80005ee:	4623      	mov	r3, r4
 80005f0:	4608      	mov	r0, r1
 80005f2:	e70f      	b.n	8000414 <__udivmoddi4+0xd4>
 80005f4:	3e02      	subs	r6, #2
 80005f6:	4463      	add	r3, ip
 80005f8:	e730      	b.n	800045c <__udivmoddi4+0x11c>
 80005fa:	bf00      	nop

080005fc <__aeabi_idiv0>:
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop

08000600 <Generate_Sine>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void Generate_Sine(uint32_t* buf, uint32_t len, uint16_t amplitude)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	ed2d 8b02 	vpush	{d8}
 8000606:	b086      	sub	sp, #24
 8000608:	af00      	add	r7, sp, #0
 800060a:	60f8      	str	r0, [r7, #12]
 800060c:	60b9      	str	r1, [r7, #8]
 800060e:	4613      	mov	r3, r2
 8000610:	80fb      	strh	r3, [r7, #6]
	for (uint32_t i = 0; i < len; i++)
 8000612:	2300      	movs	r3, #0
 8000614:	617b      	str	r3, [r7, #20]
 8000616:	e02f      	b.n	8000678 <Generate_Sine+0x78>
	{
		*buf++ = 2048 + amplitude * sin((float)i * 2.0f * 3.1415026535897932384626433f / (float)len);  /* offset to mid voltage */
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	ee07 3a90 	vmov	s15, r3
 800061e:	eeb8 8be7 	vcvt.f64.s32	d8, s15
 8000622:	697b      	ldr	r3, [r7, #20]
 8000624:	ee07 3a90 	vmov	s15, r3
 8000628:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800062c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000630:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8000698 <Generate_Sine+0x98>
 8000634:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000638:	68bb      	ldr	r3, [r7, #8]
 800063a:	ee07 3a90 	vmov	s15, r3
 800063e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000642:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000646:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800064a:	eeb0 0b47 	vmov.f64	d0, d7
 800064e:	f00c f8a7 	bl	800c7a0 <sin>
 8000652:	eeb0 7b40 	vmov.f64	d7, d0
 8000656:	ee28 7b07 	vmul.f64	d7, d8, d7
 800065a:	ed9f 6b0d 	vldr	d6, [pc, #52]	@ 8000690 <Generate_Sine+0x90>
 800065e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	1d1a      	adds	r2, r3, #4
 8000666:	60fa      	str	r2, [r7, #12]
 8000668:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800066c:	ee17 2a90 	vmov	r2, s15
 8000670:	601a      	str	r2, [r3, #0]
	for (uint32_t i = 0; i < len; i++)
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	429a      	cmp	r2, r3
 800067e:	d3cb      	bcc.n	8000618 <Generate_Sine+0x18>
	}
}
 8000680:	bf00      	nop
 8000682:	bf00      	nop
 8000684:	3718      	adds	r7, #24
 8000686:	46bd      	mov	sp, r7
 8000688:	ecbd 8b02 	vpop	{d8}
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	00000000 	.word	0x00000000
 8000694:	40a00000 	.word	0x40a00000
 8000698:	40490e61 	.word	0x40490e61
 800069c:	00000000 	.word	0x00000000

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	f6ad 4d88 	subw	sp, sp, #3208	@ 0xc88
 80006a6:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006a8:	f000 ff14 	bl	80014d4 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ac:	f001 fc3a 	bl	8001f24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b0:	f000 f8ac 	bl	800080c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80006b4:	f000 f918 	bl	80008e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b8:	f000 fe02 	bl	80012c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80006bc:	f000 fde0 	bl	8001280 <MX_DMA_Init>
  MX_DAC1_Init();
 80006c0:	f000 fa28 	bl	8000b14 <MX_DAC1_Init>
  MX_I2C2_Init();
 80006c4:	f000 fa58 	bl	8000b78 <MX_I2C2_Init>
  MX_SPI2_Init();
 80006c8:	f000 fa96 	bl	8000bf8 <MX_SPI2_Init>
  MX_SPI3_Init();
 80006cc:	f000 faea 	bl	8000ca4 <MX_SPI3_Init>
  MX_SPI4_Init();
 80006d0:	f000 fb3e 	bl	8000d50 <MX_SPI4_Init>
  MX_TIM4_Init();
 80006d4:	f000 fcc2 	bl	800105c <MX_TIM4_Init>
  MX_TIM3_Init();
 80006d8:	f000 fc32 	bl	8000f40 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80006dc:	f000 fd84 	bl	80011e8 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80006e0:	f000 fb8c 	bl	8000dfc <MX_TIM1_Init>
  MX_TIM2_Init();
 80006e4:	f000 fbde 	bl	8000ea4 <MX_TIM2_Init>
  MX_ADC1_Init();
 80006e8:	f000 f92e 	bl	8000948 <MX_ADC1_Init>
  MX_ADC2_Init();
 80006ec:	f000 f9a8 	bl	8000a40 <MX_ADC2_Init>
  MX_UART7_Init();
 80006f0:	f000 fd2c 	bl	800114c <MX_UART7_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  /* strobe timer setup */
  TIM3->PSC = STROBE_TIMER_PRESCALER - 1;
 80006f4:	4b3e      	ldr	r3, [pc, #248]	@ (80007f0 <main+0x150>)
 80006f6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80006fa:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM3->ARR = STROBE_TIMER_COUNTS_PER_SEC / STROBE_BLINK_FREQ_HZ - 1;
 80006fc:	4b3c      	ldr	r3, [pc, #240]	@ (80007f0 <main+0x150>)
 80006fe:	f44f 72c4 	mov.w	r2, #392	@ 0x188
 8000702:	62da      	str	r2, [r3, #44]	@ 0x2c
  TIM3->CCR1 = (float)TIM3->ARR * STROBE_BLINK_DUTYCYCLE;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <main+0x150>)
 8000706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000708:	ee07 3a90 	vmov	s15, r3
 800070c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000710:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000714:	ed9f 6b34 	vldr	d6, [pc, #208]	@ 80007e8 <main+0x148>
 8000718:	ee27 7b06 	vmul.f64	d7, d7, d6
 800071c:	4b34      	ldr	r3, [pc, #208]	@ (80007f0 <main+0x150>)
 800071e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000722:	ee17 2a90 	vmov	r2, s15
 8000726:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM3->CCR2 = (float)TIM3->ARR * STROBE_BLINK_DUTYCYCLE;
 8000728:	4b31      	ldr	r3, [pc, #196]	@ (80007f0 <main+0x150>)
 800072a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800072c:	ee07 3a90 	vmov	s15, r3
 8000730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000734:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000738:	ed9f 6b2b 	vldr	d6, [pc, #172]	@ 80007e8 <main+0x148>
 800073c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000740:	4b2b      	ldr	r3, [pc, #172]	@ (80007f0 <main+0x150>)
 8000742:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000746:	ee17 2a90 	vmov	r2, s15
 800074a:	639a      	str	r2, [r3, #56]	@ 0x38
  TIM3->CCR3 = (float)TIM3->ARR * STROBE_BLINK_DUTYCYCLE;
 800074c:	4b28      	ldr	r3, [pc, #160]	@ (80007f0 <main+0x150>)
 800074e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000750:	ee07 3a90 	vmov	s15, r3
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800075c:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80007e8 <main+0x148>
 8000760:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000764:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <main+0x150>)
 8000766:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800076a:	ee17 2a90 	vmov	r2, s15
 800076e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* RGB LEDs timer setup */
  TIM4->PSC = RGB_TIMER_PRESCALER -1;
 8000770:	4b20      	ldr	r3, [pc, #128]	@ (80007f4 <main+0x154>)
 8000772:	2200      	movs	r2, #0
 8000774:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM4->CCR1 = RGB_TIMER_1_HIGH_COUNTS;
 8000776:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <main+0x154>)
 8000778:	2248      	movs	r2, #72	@ 0x48
 800077a:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM4->ARR = RGB_TIMER_PERIOD;
 800077c:	4b1d      	ldr	r3, [pc, #116]	@ (80007f4 <main+0x154>)
 800077e:	f44f 7290 	mov.w	r2, #288	@ 0x120
 8000782:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* DAC setup */
  uint32_t sine_wave[DAC_FREQ_HZ / SINE_FREQ_HZ];
  Generate_Sine(sine_wave, DAC_FREQ_HZ / SINE_FREQ_HZ, 1024);	  /* populate sine wave */
 8000784:	463b      	mov	r3, r7
 8000786:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800078a:	f44f 7148 	mov.w	r1, #800	@ 0x320
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ff36 	bl	8000600 <Generate_Sine>

  TIM1->PSC = DAC_TIMER_PRESCALER - 1;
 8000794:	4b18      	ldr	r3, [pc, #96]	@ (80007f8 <main+0x158>)
 8000796:	2200      	movs	r2, #0
 8000798:	629a      	str	r2, [r3, #40]	@ 0x28
  TIM1->ARR = DAC_TIMER_COUNTS_PER_SEC / DAC_FREQ_HZ - 1;
 800079a:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <main+0x158>)
 800079c:	f241 3287 	movw	r2, #4999	@ 0x1387
 80007a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* start strobe timers */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80007a2:	2100      	movs	r1, #0
 80007a4:	4815      	ldr	r0, [pc, #84]	@ (80007fc <main+0x15c>)
 80007a6:	f009 fddd 	bl	800a364 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80007aa:	2104      	movs	r1, #4
 80007ac:	4813      	ldr	r0, [pc, #76]	@ (80007fc <main+0x15c>)
 80007ae:	f009 fdd9 	bl	800a364 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80007b2:	2108      	movs	r1, #8
 80007b4:	4811      	ldr	r0, [pc, #68]	@ (80007fc <main+0x15c>)
 80007b6:	f009 fdd5 	bl	800a364 <HAL_TIM_PWM_Start>

  /* start the speaker output */
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, sine_wave, DAC_FREQ_HZ / SINE_FREQ_HZ, DAC_ALIGN_12B_R);
 80007ba:	463a      	mov	r2, r7
 80007bc:	2300      	movs	r3, #0
 80007be:	9300      	str	r3, [sp, #0]
 80007c0:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80007c4:	2100      	movs	r1, #0
 80007c6:	480e      	ldr	r0, [pc, #56]	@ (8000800 <main+0x160>)
 80007c8:	f003 f95c 	bl	8003a84 <HAL_DAC_Start_DMA>
  HAL_TIM_Base_Start(&htim1);
 80007cc:	480d      	ldr	r0, [pc, #52]	@ (8000804 <main+0x164>)
 80007ce:	f009 fce9 	bl	800a1a4 <HAL_TIM_Base_Start>

  /* start RGB LEDs */
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80007d2:	2100      	movs	r1, #0
 80007d4:	480c      	ldr	r0, [pc, #48]	@ (8000808 <main+0x168>)
 80007d6:	f009 fdc5 	bl	800a364 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 80007da:	480b      	ldr	r0, [pc, #44]	@ (8000808 <main+0x168>)
 80007dc:	f009 fce2 	bl	800a1a4 <HAL_TIM_Base_Start>


  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <main+0x140>
 80007e4:	f3af 8000 	nop.w
	...
 80007f0:	40000400 	.word	0x40000400
 80007f4:	40000800 	.word	0x40000800
 80007f8:	40010000 	.word	0x40010000
 80007fc:	2400041c 	.word	0x2400041c
 8000800:	2400010c 	.word	0x2400010c
 8000804:	24000384 	.word	0x24000384
 8000808:	24000468 	.word	0x24000468

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b09c      	sub	sp, #112	@ 0x70
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000816:	224c      	movs	r2, #76	@ 0x4c
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f00b ff92 	bl	800c744 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2220      	movs	r2, #32
 8000824:	2100      	movs	r1, #0
 8000826:	4618      	mov	r0, r3
 8000828:	f00b ff8c 	bl	800c744 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800082c:	2002      	movs	r0, #2
 800082e:	f005 ff9d 	bl	800676c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000832:	2300      	movs	r3, #0
 8000834:	603b      	str	r3, [r7, #0]
 8000836:	4b2b      	ldr	r3, [pc, #172]	@ (80008e4 <SystemClock_Config+0xd8>)
 8000838:	699b      	ldr	r3, [r3, #24]
 800083a:	4a2a      	ldr	r2, [pc, #168]	@ (80008e4 <SystemClock_Config+0xd8>)
 800083c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000840:	6193      	str	r3, [r2, #24]
 8000842:	4b28      	ldr	r3, [pc, #160]	@ (80008e4 <SystemClock_Config+0xd8>)
 8000844:	699b      	ldr	r3, [r3, #24]
 8000846:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800084a:	603b      	str	r3, [r7, #0]
 800084c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800084e:	bf00      	nop
 8000850:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <SystemClock_Config+0xd8>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800085c:	d1f8      	bne.n	8000850 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800085e:	2301      	movs	r3, #1
 8000860:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000862:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000866:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000868:	2302      	movs	r3, #2
 800086a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800086c:	2302      	movs	r3, #2
 800086e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000870:	2302      	movs	r3, #2
 8000872:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000874:	2328      	movs	r3, #40	@ 0x28
 8000876:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000878:	2301      	movs	r3, #1
 800087a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800087c:	2302      	movs	r3, #2
 800087e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000880:	2302      	movs	r3, #2
 8000882:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000884:	230c      	movs	r3, #12
 8000886:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000888:	2300      	movs	r3, #0
 800088a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000890:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000894:	4618      	mov	r0, r3
 8000896:	f005 ffa3 	bl	80067e0 <HAL_RCC_OscConfig>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80008a0:	f000 fe44 	bl	800152c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008a4:	233f      	movs	r3, #63	@ 0x3f
 80008a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008a8:	2303      	movs	r3, #3
 80008aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80008b0:	2308      	movs	r3, #8
 80008b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80008b4:	2340      	movs	r3, #64	@ 0x40
 80008b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80008b8:	2340      	movs	r3, #64	@ 0x40
 80008ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80008bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008c0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80008c2:	2340      	movs	r3, #64	@ 0x40
 80008c4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2103      	movs	r1, #3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f006 fb62 	bl	8006f94 <HAL_RCC_ClockConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0xce>
  {
    Error_Handler();
 80008d6:	f000 fe29 	bl	800152c <Error_Handler>
  }
}
 80008da:	bf00      	nop
 80008dc:	3770      	adds	r7, #112	@ 0x70
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	58024800 	.word	0x58024800

080008e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b0ae      	sub	sp, #184	@ 0xb8
 80008ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008ee:	463b      	mov	r3, r7
 80008f0:	22b8      	movs	r2, #184	@ 0xb8
 80008f2:	2100      	movs	r1, #0
 80008f4:	4618      	mov	r0, r3
 80008f6:	f00b ff25 	bl	800c744 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008fe:	f04f 0300 	mov.w	r3, #0
 8000902:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000906:	2302      	movs	r3, #2
 8000908:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 800090a:	2310      	movs	r3, #16
 800090c:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800090e:	2302      	movs	r3, #2
 8000910:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000912:	2302      	movs	r3, #2
 8000914:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000916:	2302      	movs	r3, #2
 8000918:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800091a:	23c0      	movs	r3, #192	@ 0xc0
 800091c:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800091e:	2300      	movs	r3, #0
 8000920:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000926:	2300      	movs	r3, #0
 8000928:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800092c:	463b      	mov	r3, r7
 800092e:	4618      	mov	r0, r3
 8000930:	f006 febc 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 800093a:	f000 fdf7 	bl	800152c <Error_Handler>
  }
}
 800093e:	bf00      	nop
 8000940:	37b8      	adds	r7, #184	@ 0xb8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
	...

08000948 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b08c      	sub	sp, #48	@ 0x30
 800094c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800094e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000952:	2200      	movs	r2, #0
 8000954:	601a      	str	r2, [r3, #0]
 8000956:	605a      	str	r2, [r3, #4]
 8000958:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800095a:	463b      	mov	r3, r7
 800095c:	2224      	movs	r2, #36	@ 0x24
 800095e:	2100      	movs	r1, #0
 8000960:	4618      	mov	r0, r3
 8000962:	f00b feef 	bl	800c744 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000966:	4b32      	ldr	r3, [pc, #200]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000968:	4a32      	ldr	r2, [pc, #200]	@ (8000a34 <MX_ADC1_Init+0xec>)
 800096a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800096c:	4b30      	ldr	r3, [pc, #192]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 800096e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000972:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000974:	4b2e      	ldr	r3, [pc, #184]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000976:	2200      	movs	r2, #0
 8000978:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800097a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 800097c:	2200      	movs	r2, #0
 800097e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000980:	4b2b      	ldr	r3, [pc, #172]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000982:	2204      	movs	r2, #4
 8000984:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000986:	4b2a      	ldr	r3, [pc, #168]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000988:	2200      	movs	r2, #0
 800098a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800098c:	4b28      	ldr	r3, [pc, #160]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 800098e:	2200      	movs	r2, #0
 8000990:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000992:	4b27      	ldr	r3, [pc, #156]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000994:	2201      	movs	r2, #1
 8000996:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000998:	4b25      	ldr	r3, [pc, #148]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 800099a:	2200      	movs	r2, #0
 800099c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80009a0:	4b23      	ldr	r3, [pc, #140]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80009a6:	4b22      	ldr	r3, [pc, #136]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80009ac:	4b20      	ldr	r3, [pc, #128]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80009b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80009be:	4b1c      	ldr	r3, [pc, #112]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009cc:	4818      	ldr	r0, [pc, #96]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009ce:	f001 fd81 	bl	80024d4 <HAL_ADC_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80009d8:	f000 fda8 	bl	800152c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80009e0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009e4:	4619      	mov	r1, r3
 80009e6:	4812      	ldr	r0, [pc, #72]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 80009e8:	f002 fdc0 	bl	800356c <HAL_ADCEx_MultiModeConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80009f2:	f000 fd9b 	bl	800152c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80009f6:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <MX_ADC1_Init+0xf0>)
 80009f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009fa:	2306      	movs	r3, #6
 80009fc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009fe:	2300      	movs	r3, #0
 8000a00:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	@ (8000a3c <MX_ADC1_Init+0xf4>)
 8000a04:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a06:	2304      	movs	r3, #4
 8000a08:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a14:	463b      	mov	r3, r7
 8000a16:	4619      	mov	r1, r3
 8000a18:	4805      	ldr	r0, [pc, #20]	@ (8000a30 <MX_ADC1_Init+0xe8>)
 8000a1a:	f001 ff63 	bl	80028e4 <HAL_ADC_ConfigChannel>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000a24:	f000 fd82 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000a28:	bf00      	nop
 8000a2a:	3730      	adds	r7, #48	@ 0x30
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	2400002c 	.word	0x2400002c
 8000a34:	40022000 	.word	0x40022000
 8000a38:	10c00010 	.word	0x10c00010
 8000a3c:	47ff0000 	.word	0x47ff0000

08000a40 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08a      	sub	sp, #40	@ 0x28
 8000a44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	2224      	movs	r2, #36	@ 0x24
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f00b fe79 	bl	800c744 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000a52:	4b2c      	ldr	r3, [pc, #176]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a54:	4a2c      	ldr	r2, [pc, #176]	@ (8000b08 <MX_ADC2_Init+0xc8>)
 8000a56:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000a58:	4b2a      	ldr	r3, [pc, #168]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a5a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000a5e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000a60:	4b28      	ldr	r3, [pc, #160]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a66:	4b27      	ldr	r3, [pc, #156]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a6c:	4b25      	ldr	r3, [pc, #148]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a6e:	2204      	movs	r2, #4
 8000a70:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000a72:	4b24      	ldr	r3, [pc, #144]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000a78:	4b22      	ldr	r3, [pc, #136]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000a7e:	4b21      	ldr	r3, [pc, #132]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a80:	2201      	movs	r2, #1
 8000a82:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000a84:	4b1f      	ldr	r3, [pc, #124]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000a98:	4b1a      	ldr	r3, [pc, #104]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a9e:	4b19      	ldr	r3, [pc, #100]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000aa4:	4b17      	ldr	r3, [pc, #92]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000aaa:	4b16      	ldr	r3, [pc, #88]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000ab2:	4b14      	ldr	r3, [pc, #80]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000ab4:	2201      	movs	r2, #1
 8000ab6:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000ab8:	4812      	ldr	r0, [pc, #72]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000aba:	f001 fd0b 	bl	80024d4 <HAL_ADC_Init>
 8000abe:	4603      	mov	r3, r0
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d001      	beq.n	8000ac8 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000ac4:	f000 fd32 	bl	800152c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ac8:	4b10      	ldr	r3, [pc, #64]	@ (8000b0c <MX_ADC2_Init+0xcc>)
 8000aca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000acc:	2306      	movs	r3, #6
 8000ace:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <MX_ADC2_Init+0xd0>)
 8000ad6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ad8:	2304      	movs	r3, #4
 8000ada:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ae6:	1d3b      	adds	r3, r7, #4
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4806      	ldr	r0, [pc, #24]	@ (8000b04 <MX_ADC2_Init+0xc4>)
 8000aec:	f001 fefa 	bl	80028e4 <HAL_ADC_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000af6:	f000 fd19 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000afa:	bf00      	nop
 8000afc:	3728      	adds	r7, #40	@ 0x28
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	2400009c 	.word	0x2400009c
 8000b08:	40022100 	.word	0x40022100
 8000b0c:	0c900008 	.word	0x0c900008
 8000b10:	47ff0000 	.word	0x47ff0000

08000b14 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b08a      	sub	sp, #40	@ 0x28
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2224      	movs	r2, #36	@ 0x24
 8000b1e:	2100      	movs	r1, #0
 8000b20:	4618      	mov	r0, r3
 8000b22:	f00b fe0f 	bl	800c744 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b26:	4b12      	ldr	r3, [pc, #72]	@ (8000b70 <MX_DAC1_Init+0x5c>)
 8000b28:	4a12      	ldr	r2, [pc, #72]	@ (8000b74 <MX_DAC1_Init+0x60>)
 8000b2a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b2c:	4810      	ldr	r0, [pc, #64]	@ (8000b70 <MX_DAC1_Init+0x5c>)
 8000b2e:	f002 ff87 	bl	8003a40 <HAL_DAC_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000b38:	f000 fcf8 	bl	800152c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T1_TRGO;
 8000b40:	2306      	movs	r3, #6
 8000b42:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	2200      	movs	r2, #0
 8000b54:	4619      	mov	r1, r3
 8000b56:	4806      	ldr	r0, [pc, #24]	@ (8000b70 <MX_DAC1_Init+0x5c>)
 8000b58:	f003 f872 	bl	8003c40 <HAL_DAC_ConfigChannel>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000b62:	f000 fce3 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	3728      	adds	r7, #40	@ 0x28
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	2400010c 	.word	0x2400010c
 8000b74:	40007400 	.word	0x40007400

08000b78 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf0 <MX_I2C2_Init+0x78>)
 8000b80:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000b82:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b84:	4a1b      	ldr	r2, [pc, #108]	@ (8000bf4 <MX_I2C2_Init+0x7c>)
 8000b86:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b88:	4b18      	ldr	r3, [pc, #96]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b8e:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b94:	4b15      	ldr	r3, [pc, #84]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b9a:	4b14      	ldr	r3, [pc, #80]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000ba0:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000bb2:	480e      	ldr	r0, [pc, #56]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000bb4:	f005 fca6 	bl	8006504 <HAL_I2C_Init>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000bbe:	f000 fcb5 	bl	800152c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	4809      	ldr	r0, [pc, #36]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000bc6:	f005 fd39 	bl	800663c <HAL_I2CEx_ConfigAnalogFilter>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000bd0:	f000 fcac 	bl	800152c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000bd4:	2100      	movs	r1, #0
 8000bd6:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_I2C2_Init+0x74>)
 8000bd8:	f005 fd7b 	bl	80066d2 <HAL_I2CEx_ConfigDigitalFilter>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d001      	beq.n	8000be6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000be2:	f000 fca3 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	24000198 	.word	0x24000198
 8000bf0:	40005800 	.word	0x40005800
 8000bf4:	307075b1 	.word	0x307075b1

08000bf8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000bfc:	4b27      	ldr	r3, [pc, #156]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000bfe:	4a28      	ldr	r2, [pc, #160]	@ (8000ca0 <MX_SPI2_Init+0xa8>)
 8000c00:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000c02:	4b26      	ldr	r3, [pc, #152]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c04:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000c08:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000c0a:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000c10:	4b22      	ldr	r3, [pc, #136]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c12:	2203      	movs	r2, #3
 8000c14:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000c22:	4b1e      	ldr	r3, [pc, #120]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000c28:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c30:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c36:	4b19      	ldr	r3, [pc, #100]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c3c:	4b17      	ldr	r3, [pc, #92]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8000c42:	4b16      	ldr	r3, [pc, #88]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c48:	4b14      	ldr	r3, [pc, #80]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c4e:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000c50:	4b12      	ldr	r3, [pc, #72]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000c56:	4b11      	ldr	r3, [pc, #68]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000c62:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000c68:	4b0c      	ldr	r3, [pc, #48]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000c74:	4b09      	ldr	r3, [pc, #36]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000c7a:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000c80:	4b06      	ldr	r3, [pc, #24]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c86:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <MX_SPI2_Init+0xa4>)
 8000c88:	f009 f8f6 	bl	8009e78 <HAL_SPI_Init>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8000c92:	f000 fc4b 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	240001ec 	.word	0x240001ec
 8000ca0:	40003800 	.word	0x40003800

08000ca4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000ca8:	4b27      	ldr	r3, [pc, #156]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000caa:	4a28      	ldr	r2, [pc, #160]	@ (8000d4c <MX_SPI3_Init+0xa8>)
 8000cac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000cae:	4b26      	ldr	r3, [pc, #152]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cb0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000cb4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000cb6:	4b24      	ldr	r3, [pc, #144]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000cbc:	4b22      	ldr	r3, [pc, #136]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cbe:	2203      	movs	r2, #3
 8000cc0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000cc2:	4b21      	ldr	r3, [pc, #132]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cce:	4b1e      	ldr	r3, [pc, #120]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cd0:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000cd4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cd6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ce2:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ce8:	4b17      	ldr	r3, [pc, #92]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8000cee:	4b16      	ldr	r3, [pc, #88]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000cf4:	4b14      	ldr	r3, [pc, #80]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cf6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cfa:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000cfc:	4b12      	ldr	r3, [pc, #72]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000d02:	4b11      	ldr	r3, [pc, #68]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000d20:	4b09      	ldr	r3, [pc, #36]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	@ (8000d48 <MX_SPI3_Init+0xa4>)
 8000d34:	f009 f8a0 	bl	8009e78 <HAL_SPI_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_SPI3_Init+0x9e>
  {
    Error_Handler();
 8000d3e:	f000 fbf5 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	24000274 	.word	0x24000274
 8000d4c:	40003c00 	.word	0x40003c00

08000d50 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000d54:	4b27      	ldr	r3, [pc, #156]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d56:	4a28      	ldr	r2, [pc, #160]	@ (8000df8 <MX_SPI4_Init+0xa8>)
 8000d58:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000d5a:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d5c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000d60:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8000d62:	4b24      	ldr	r3, [pc, #144]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_4BIT;
 8000d68:	4b22      	ldr	r3, [pc, #136]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d6e:	4b21      	ldr	r3, [pc, #132]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d74:	4b1f      	ldr	r3, [pc, #124]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000d7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d7c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000d80:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000d82:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d84:	2200      	movs	r2, #0
 8000d86:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d88:	4b1a      	ldr	r3, [pc, #104]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d8e:	4b19      	ldr	r3, [pc, #100]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d94:	4b17      	ldr	r3, [pc, #92]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000d9a:	4b16      	ldr	r3, [pc, #88]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000da0:	4b14      	ldr	r3, [pc, #80]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000da2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000da6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000da8:	4b12      	ldr	r3, [pc, #72]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000dae:	4b11      	ldr	r3, [pc, #68]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000db4:	4b0f      	ldr	r3, [pc, #60]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000dba:	4b0e      	ldr	r3, [pc, #56]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000dcc:	4b09      	ldr	r3, [pc, #36]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000dd2:	4b08      	ldr	r3, [pc, #32]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000dd8:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8000dde:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <MX_SPI4_Init+0xa4>)
 8000de0:	f009 f84a 	bl	8009e78 <HAL_SPI_Init>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 8000dea:	f000 fb9f 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8000dee:	bf00      	nop
 8000df0:	bd80      	pop	{r7, pc}
 8000df2:	bf00      	nop
 8000df4:	240002fc 	.word	0x240002fc
 8000df8:	40013400 	.word	0x40013400

08000dfc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b088      	sub	sp, #32
 8000e00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e10:	1d3b      	adds	r3, r7, #4
 8000e12:	2200      	movs	r2, #0
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	605a      	str	r2, [r3, #4]
 8000e18:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000e1a:	4b20      	ldr	r3, [pc, #128]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e1c:	4a20      	ldr	r2, [pc, #128]	@ (8000ea0 <MX_TIM1_Init+0xa4>)
 8000e1e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000e20:	4b1e      	ldr	r3, [pc, #120]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e26:	4b1d      	ldr	r3, [pc, #116]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000e2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e2e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000e32:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e34:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000e46:	4815      	ldr	r0, [pc, #84]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e48:	f009 f955 	bl	800a0f6 <HAL_TIM_Base_Init>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000e52:	f000 fb6b 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e56:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e5c:	f107 0310 	add.w	r3, r7, #16
 8000e60:	4619      	mov	r1, r3
 8000e62:	480e      	ldr	r0, [pc, #56]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e64:	f009 fcae 	bl	800a7c4 <HAL_TIM_ConfigClockSource>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000e6e:	f000 fb5d 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000e72:	2320      	movs	r3, #32
 8000e74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000e76:	2300      	movs	r3, #0
 8000e78:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e7e:	1d3b      	adds	r3, r7, #4
 8000e80:	4619      	mov	r1, r3
 8000e82:	4806      	ldr	r0, [pc, #24]	@ (8000e9c <MX_TIM1_Init+0xa0>)
 8000e84:	f00a f9e2 	bl	800b24c <HAL_TIMEx_MasterConfigSynchronization>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d001      	beq.n	8000e92 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000e8e:	f000 fb4d 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000e92:	bf00      	nop
 8000e94:	3720      	adds	r7, #32
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	24000384 	.word	0x24000384
 8000ea0:	40010000 	.word	0x40010000

08000ea4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	2200      	movs	r2, #0
 8000eb0:	601a      	str	r2, [r3, #0]
 8000eb2:	605a      	str	r2, [r3, #4]
 8000eb4:	609a      	str	r2, [r3, #8]
 8000eb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000eb8:	1d3b      	adds	r3, r7, #4
 8000eba:	2200      	movs	r2, #0
 8000ebc:	601a      	str	r2, [r3, #0]
 8000ebe:	605a      	str	r2, [r3, #4]
 8000ec0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000ec2:	4b1e      	ldr	r3, [pc, #120]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ec4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ec8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000eca:	4b1c      	ldr	r3, [pc, #112]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ed0:	4b1a      	ldr	r3, [pc, #104]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000ed6:	4b19      	ldr	r3, [pc, #100]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ed8:	f04f 32ff 	mov.w	r2, #4294967295
 8000edc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ede:	4b17      	ldr	r3, [pc, #92]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ee4:	4b15      	ldr	r3, [pc, #84]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000eea:	4814      	ldr	r0, [pc, #80]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000eec:	f009 f903 	bl	800a0f6 <HAL_TIM_Base_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000ef6:	f000 fb19 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000efa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000efe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	4619      	mov	r1, r3
 8000f06:	480d      	ldr	r0, [pc, #52]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000f08:	f009 fc5c 	bl	800a7c4 <HAL_TIM_ConfigClockSource>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000f12:	f000 fb0b 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000f16:	2320      	movs	r3, #32
 8000f18:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f1e:	1d3b      	adds	r3, r7, #4
 8000f20:	4619      	mov	r1, r3
 8000f22:	4806      	ldr	r0, [pc, #24]	@ (8000f3c <MX_TIM2_Init+0x98>)
 8000f24:	f00a f992 	bl	800b24c <HAL_TIMEx_MasterConfigSynchronization>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f2e:	f000 fafd 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f32:	bf00      	nop
 8000f34:	3720      	adds	r7, #32
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	240003d0 	.word	0x240003d0

08000f40 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08e      	sub	sp, #56	@ 0x38
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	601a      	str	r2, [r3, #0]
 8000f4e:	605a      	str	r2, [r3, #4]
 8000f50:	609a      	str	r2, [r3, #8]
 8000f52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	2200      	movs	r2, #0
 8000f5a:	601a      	str	r2, [r3, #0]
 8000f5c:	605a      	str	r2, [r3, #4]
 8000f5e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f60:	463b      	mov	r3, r7
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]
 8000f6e:	615a      	str	r2, [r3, #20]
 8000f70:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000f72:	4b38      	ldr	r3, [pc, #224]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f74:	4a38      	ldr	r2, [pc, #224]	@ (8001058 <MX_TIM3_Init+0x118>)
 8000f76:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f78:	4b36      	ldr	r3, [pc, #216]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f7e:	4b35      	ldr	r3, [pc, #212]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000f84:	4b33      	ldr	r3, [pc, #204]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f8a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f8c:	4b31      	ldr	r3, [pc, #196]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f92:	4b30      	ldr	r3, [pc, #192]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000f98:	482e      	ldr	r0, [pc, #184]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000f9a:	f009 f8ac 	bl	800a0f6 <HAL_TIM_Base_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000fa4:	f000 fac2 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	4827      	ldr	r0, [pc, #156]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000fb6:	f009 fc05 	bl	800a7c4 <HAL_TIM_ConfigClockSource>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000fc0:	f000 fab4 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000fc4:	4823      	ldr	r0, [pc, #140]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000fc6:	f009 f96b 	bl	800a2a0 <HAL_TIM_PWM_Init>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d001      	beq.n	8000fd4 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000fd0:	f000 faac 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	481c      	ldr	r0, [pc, #112]	@ (8001054 <MX_TIM3_Init+0x114>)
 8000fe4:	f00a f932 	bl	800b24c <HAL_TIMEx_MasterConfigSynchronization>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000fee:	f000 fa9d 	bl	800152c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ff2:	2360      	movs	r3, #96	@ 0x60
 8000ff4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001002:	463b      	mov	r3, r7
 8001004:	2200      	movs	r2, #0
 8001006:	4619      	mov	r1, r3
 8001008:	4812      	ldr	r0, [pc, #72]	@ (8001054 <MX_TIM3_Init+0x114>)
 800100a:	f009 fac7 	bl	800a59c <HAL_TIM_PWM_ConfigChannel>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001014:	f000 fa8a 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001018:	463b      	mov	r3, r7
 800101a:	2204      	movs	r2, #4
 800101c:	4619      	mov	r1, r3
 800101e:	480d      	ldr	r0, [pc, #52]	@ (8001054 <MX_TIM3_Init+0x114>)
 8001020:	f009 fabc 	bl	800a59c <HAL_TIM_PWM_ConfigChannel>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800102a:	f000 fa7f 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800102e:	463b      	mov	r3, r7
 8001030:	2208      	movs	r2, #8
 8001032:	4619      	mov	r1, r3
 8001034:	4807      	ldr	r0, [pc, #28]	@ (8001054 <MX_TIM3_Init+0x114>)
 8001036:	f009 fab1 	bl	800a59c <HAL_TIM_PWM_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001040:	f000 fa74 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001044:	4803      	ldr	r0, [pc, #12]	@ (8001054 <MX_TIM3_Init+0x114>)
 8001046:	f000 fd71 	bl	8001b2c <HAL_TIM_MspPostInit>

}
 800104a:	bf00      	nop
 800104c:	3738      	adds	r7, #56	@ 0x38
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	2400041c 	.word	0x2400041c
 8001058:	40000400 	.word	0x40000400

0800105c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08e      	sub	sp, #56	@ 0x38
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001062:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001070:	f107 031c 	add.w	r3, r7, #28
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800107c:	463b      	mov	r3, r7
 800107e:	2200      	movs	r2, #0
 8001080:	601a      	str	r2, [r3, #0]
 8001082:	605a      	str	r2, [r3, #4]
 8001084:	609a      	str	r2, [r3, #8]
 8001086:	60da      	str	r2, [r3, #12]
 8001088:	611a      	str	r2, [r3, #16]
 800108a:	615a      	str	r2, [r3, #20]
 800108c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800108e:	4b2d      	ldr	r3, [pc, #180]	@ (8001144 <MX_TIM4_Init+0xe8>)
 8001090:	4a2d      	ldr	r2, [pc, #180]	@ (8001148 <MX_TIM4_Init+0xec>)
 8001092:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001094:	4b2b      	ldr	r3, [pc, #172]	@ (8001144 <MX_TIM4_Init+0xe8>)
 8001096:	2200      	movs	r2, #0
 8001098:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109a:	4b2a      	ldr	r3, [pc, #168]	@ (8001144 <MX_TIM4_Init+0xe8>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80010a0:	4b28      	ldr	r3, [pc, #160]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a8:	4b26      	ldr	r3, [pc, #152]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ae:	4b25      	ldr	r3, [pc, #148]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80010b4:	4823      	ldr	r0, [pc, #140]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010b6:	f009 f81e 	bl	800a0f6 <HAL_TIM_Base_Init>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 80010c0:	f000 fa34 	bl	800152c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80010ca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ce:	4619      	mov	r1, r3
 80010d0:	481c      	ldr	r0, [pc, #112]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010d2:	f009 fb77 	bl	800a7c4 <HAL_TIM_ConfigClockSource>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 80010dc:	f000 fa26 	bl	800152c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80010e0:	4818      	ldr	r0, [pc, #96]	@ (8001144 <MX_TIM4_Init+0xe8>)
 80010e2:	f009 f8dd 	bl	800a2a0 <HAL_TIM_PWM_Init>
 80010e6:	4603      	mov	r3, r0
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d001      	beq.n	80010f0 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 80010ec:	f000 fa1e 	bl	800152c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010f0:	2300      	movs	r3, #0
 80010f2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f4:	2300      	movs	r3, #0
 80010f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80010f8:	f107 031c 	add.w	r3, r7, #28
 80010fc:	4619      	mov	r1, r3
 80010fe:	4811      	ldr	r0, [pc, #68]	@ (8001144 <MX_TIM4_Init+0xe8>)
 8001100:	f00a f8a4 	bl	800b24c <HAL_TIMEx_MasterConfigSynchronization>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800110a:	f000 fa0f 	bl	800152c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800110e:	2360      	movs	r3, #96	@ 0x60
 8001110:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001116:	2300      	movs	r3, #0
 8001118:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800111e:	463b      	mov	r3, r7
 8001120:	2200      	movs	r2, #0
 8001122:	4619      	mov	r1, r3
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <MX_TIM4_Init+0xe8>)
 8001126:	f009 fa39 	bl	800a59c <HAL_TIM_PWM_ConfigChannel>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8001130:	f000 f9fc 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001134:	4803      	ldr	r0, [pc, #12]	@ (8001144 <MX_TIM4_Init+0xe8>)
 8001136:	f000 fcf9 	bl	8001b2c <HAL_TIM_MspPostInit>

}
 800113a:	bf00      	nop
 800113c:	3738      	adds	r7, #56	@ 0x38
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	24000468 	.word	0x24000468
 8001148:	40000800 	.word	0x40000800

0800114c <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001150:	4b23      	ldr	r3, [pc, #140]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001152:	4a24      	ldr	r2, [pc, #144]	@ (80011e4 <MX_UART7_Init+0x98>)
 8001154:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001156:	4b22      	ldr	r3, [pc, #136]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001158:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800115c:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800115e:	4b20      	ldr	r3, [pc, #128]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001164:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001166:	2200      	movs	r2, #0
 8001168:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800116a:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <MX_UART7_Init+0x94>)
 800116c:	2200      	movs	r2, #0
 800116e:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001170:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001172:	220c      	movs	r2, #12
 8001174:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 8001176:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001178:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800117c:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 800117e:	4b18      	ldr	r3, [pc, #96]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001180:	2200      	movs	r2, #0
 8001182:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001184:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001186:	2200      	movs	r2, #0
 8001188:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800118a:	4b15      	ldr	r3, [pc, #84]	@ (80011e0 <MX_UART7_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001190:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001196:	4812      	ldr	r0, [pc, #72]	@ (80011e0 <MX_UART7_Init+0x94>)
 8001198:	f00a f8f4 	bl	800b384 <HAL_UART_Init>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_UART7_Init+0x5a>
  {
    Error_Handler();
 80011a2:	f000 f9c3 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a6:	2100      	movs	r1, #0
 80011a8:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <MX_UART7_Init+0x94>)
 80011aa:	f00b fa00 	bl	800c5ae <HAL_UARTEx_SetTxFifoThreshold>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_UART7_Init+0x6c>
  {
    Error_Handler();
 80011b4:	f000 f9ba 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011b8:	2100      	movs	r1, #0
 80011ba:	4809      	ldr	r0, [pc, #36]	@ (80011e0 <MX_UART7_Init+0x94>)
 80011bc:	f00b fa35 	bl	800c62a <HAL_UARTEx_SetRxFifoThreshold>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <MX_UART7_Init+0x7e>
  {
    Error_Handler();
 80011c6:	f000 f9b1 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 80011ca:	4805      	ldr	r0, [pc, #20]	@ (80011e0 <MX_UART7_Init+0x94>)
 80011cc:	f00b f9b6 	bl	800c53c <HAL_UARTEx_DisableFifoMode>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_UART7_Init+0x8e>
  {
    Error_Handler();
 80011d6:	f000 f9a9 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	240004b4 	.word	0x240004b4
 80011e4:	40007800 	.word	0x40007800

080011e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80011ec:	4b22      	ldr	r3, [pc, #136]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 80011ee:	4a23      	ldr	r2, [pc, #140]	@ (800127c <MX_USART1_UART_Init+0x94>)
 80011f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80011f2:	4b21      	ldr	r3, [pc, #132]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 80011f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80011fa:	4b1f      	ldr	r3, [pc, #124]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001200:	4b1d      	ldr	r3, [pc, #116]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001202:	2200      	movs	r2, #0
 8001204:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001206:	4b1c      	ldr	r3, [pc, #112]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800120c:	4b1a      	ldr	r3, [pc, #104]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 800120e:	220c      	movs	r2, #12
 8001210:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001212:	4b19      	ldr	r3, [pc, #100]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001218:	4b17      	ldr	r3, [pc, #92]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 800121a:	2200      	movs	r2, #0
 800121c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800121e:	4b16      	ldr	r3, [pc, #88]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001220:	2200      	movs	r2, #0
 8001222:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001224:	4b14      	ldr	r3, [pc, #80]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001226:	2200      	movs	r2, #0
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800122a:	4b13      	ldr	r3, [pc, #76]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 800122c:	2200      	movs	r2, #0
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001230:	4811      	ldr	r0, [pc, #68]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001232:	f00a f8a7 	bl	800b384 <HAL_UART_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800123c:	f000 f976 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001240:	2100      	movs	r1, #0
 8001242:	480d      	ldr	r0, [pc, #52]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001244:	f00b f9b3 	bl	800c5ae <HAL_UARTEx_SetTxFifoThreshold>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800124e:	f000 f96d 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001252:	2100      	movs	r1, #0
 8001254:	4808      	ldr	r0, [pc, #32]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001256:	f00b f9e8 	bl	800c62a <HAL_UARTEx_SetRxFifoThreshold>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001260:	f000 f964 	bl	800152c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	@ (8001278 <MX_USART1_UART_Init+0x90>)
 8001266:	f00b f969 	bl	800c53c <HAL_UARTEx_DisableFifoMode>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001270:	f000 f95c 	bl	800152c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	24000548 	.word	0x24000548
 800127c:	40011000 	.word	0x40011000

08001280 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <MX_DMA_Init+0x3c>)
 8001288:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800128c:	4a0b      	ldr	r2, [pc, #44]	@ (80012bc <MX_DMA_Init+0x3c>)
 800128e:	f043 0301 	orr.w	r3, r3, #1
 8001292:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_DMA_Init+0x3c>)
 8001298:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800129c:	f003 0301 	and.w	r3, r3, #1
 80012a0:	607b      	str	r3, [r7, #4]
 80012a2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2100      	movs	r1, #0
 80012a8:	200b      	movs	r0, #11
 80012aa:	f002 fb1c 	bl	80038e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80012ae:	200b      	movs	r0, #11
 80012b0:	f002 fb33 	bl	800391a <HAL_NVIC_EnableIRQ>

}
 80012b4:	bf00      	nop
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	58024400 	.word	0x58024400

080012c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08c      	sub	sp, #48	@ 0x30
 80012c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c6:	f107 031c 	add.w	r3, r7, #28
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	60da      	str	r2, [r3, #12]
 80012d4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012d6:	4b79      	ldr	r3, [pc, #484]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 80012d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012dc:	4a77      	ldr	r2, [pc, #476]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 80012de:	f043 0310 	orr.w	r3, r3, #16
 80012e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80012e6:	4b75      	ldr	r3, [pc, #468]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 80012e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012ec:	f003 0310 	and.w	r3, r3, #16
 80012f0:	61bb      	str	r3, [r7, #24]
 80012f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f4:	4b71      	ldr	r3, [pc, #452]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 80012f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80012fa:	4a70      	ldr	r2, [pc, #448]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001304:	4b6d      	ldr	r3, [pc, #436]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001306:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800130a:	f003 0304 	and.w	r3, r3, #4
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001312:	4b6a      	ldr	r3, [pc, #424]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001318:	4a68      	ldr	r2, [pc, #416]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 800131a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800131e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001322:	4b66      	ldr	r3, [pc, #408]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001324:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800132c:	613b      	str	r3, [r7, #16]
 800132e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001330:	4b62      	ldr	r3, [pc, #392]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001332:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001336:	4a61      	ldr	r2, [pc, #388]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001338:	f043 0301 	orr.w	r3, r3, #1
 800133c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001340:	4b5e      	ldr	r3, [pc, #376]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001342:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	60fb      	str	r3, [r7, #12]
 800134c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134e:	4b5b      	ldr	r3, [pc, #364]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001354:	4a59      	ldr	r2, [pc, #356]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001356:	f043 0302 	orr.w	r3, r3, #2
 800135a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800135e:	4b57      	ldr	r3, [pc, #348]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001360:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	60bb      	str	r3, [r7, #8]
 800136a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800136c:	4b53      	ldr	r3, [pc, #332]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 800136e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001372:	4a52      	ldr	r2, [pc, #328]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 8001374:	f043 0308 	orr.w	r3, r3, #8
 8001378:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800137c:	4b4f      	ldr	r3, [pc, #316]	@ (80014bc <MX_GPIO_Init+0x1fc>)
 800137e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001382:	f003 0308 	and.w	r3, r3, #8
 8001386:	607b      	str	r3, [r7, #4]
 8001388:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI4_CS_GPIO_Port, SPI4_CS_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	2110      	movs	r1, #16
 800138e:	484c      	ldr	r0, [pc, #304]	@ (80014c0 <MX_GPIO_Init+0x200>)
 8001390:	f005 f89e 	bl	80064d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_TIMING2_GPIO_Port, GPIO_TIMING2_Pin, GPIO_PIN_RESET);
 8001394:	2200      	movs	r2, #0
 8001396:	2104      	movs	r1, #4
 8001398:	484a      	ldr	r0, [pc, #296]	@ (80014c4 <MX_GPIO_Init+0x204>)
 800139a:	f005 f899 	bl	80064d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin, GPIO_PIN_RESET);
 800139e:	2200      	movs	r2, #0
 80013a0:	210b      	movs	r1, #11
 80013a2:	4849      	ldr	r0, [pc, #292]	@ (80014c8 <MX_GPIO_Init+0x208>)
 80013a4:	f005 f894 	bl	80064d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ACCEL_NCS1_Pin|RECORD_INDICATOR_Pin, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 80013ae:	4847      	ldr	r0, [pc, #284]	@ (80014cc <MX_GPIO_Init+0x20c>)
 80013b0:	f005 f88e 	bl	80064d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80013b4:	2200      	movs	r2, #0
 80013b6:	2101      	movs	r1, #1
 80013b8:	4845      	ldr	r0, [pc, #276]	@ (80014d0 <MX_GPIO_Init+0x210>)
 80013ba:	f005 f889 	bl	80064d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SPI4_INT1_Pin */
  GPIO_InitStruct.Pin = SPI4_INT1_Pin;
 80013be:	2308      	movs	r3, #8
 80013c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c2:	2300      	movs	r3, #0
 80013c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SPI4_INT1_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 031c 	add.w	r3, r7, #28
 80013ce:	4619      	mov	r1, r3
 80013d0:	483b      	ldr	r0, [pc, #236]	@ (80014c0 <MX_GPIO_Init+0x200>)
 80013d2:	f004 fed5 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI4_CS_Pin */
  GPIO_InitStruct.Pin = SPI4_CS_Pin;
 80013d6:	2310      	movs	r3, #16
 80013d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013da:	2301      	movs	r3, #1
 80013dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI4_CS_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 031c 	add.w	r3, r7, #28
 80013ea:	4619      	mov	r1, r3
 80013ec:	4834      	ldr	r0, [pc, #208]	@ (80014c0 <MX_GPIO_Init+0x200>)
 80013ee:	f004 fec7 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 DAC_EXT_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_13|DAC_EXT_Pin;
 80013f2:	f44f 5308 	mov.w	r3, #8704	@ 0x2200
 80013f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fc:	2300      	movs	r3, #0
 80013fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001400:	f107 031c 	add.w	r3, r7, #28
 8001404:	4619      	mov	r1, r3
 8001406:	482f      	ldr	r0, [pc, #188]	@ (80014c4 <MX_GPIO_Init+0x204>)
 8001408:	f004 feba 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_TIMING2_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING2_Pin;
 800140c:	2304      	movs	r3, #4
 800140e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001410:	2301      	movs	r3, #1
 8001412:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001414:	2300      	movs	r3, #0
 8001416:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001418:	2300      	movs	r3, #0
 800141a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIO_TIMING2_GPIO_Port, &GPIO_InitStruct);
 800141c:	f107 031c 	add.w	r3, r7, #28
 8001420:	4619      	mov	r1, r3
 8001422:	4828      	ldr	r0, [pc, #160]	@ (80014c4 <MX_GPIO_Init+0x204>)
 8001424:	f004 feac 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pins : GPIO_TIMING1_Pin MUTE_INDICATOR_Pin MUTE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = GPIO_TIMING1_Pin|MUTE_INDICATOR_Pin|MUTE_SIGNAL_Pin;
 8001428:	230b      	movs	r3, #11
 800142a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800142c:	2301      	movs	r3, #1
 800142e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001430:	2300      	movs	r3, #0
 8001432:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001434:	2300      	movs	r3, #0
 8001436:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001438:	f107 031c 	add.w	r3, r7, #28
 800143c:	4619      	mov	r1, r3
 800143e:	4822      	ldr	r0, [pc, #136]	@ (80014c8 <MX_GPIO_Init+0x208>)
 8001440:	f004 fe9e 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pins : MUTE_BUTTON_Pin BIG_RED_BUTTON_Pin */
  GPIO_InitStruct.Pin = MUTE_BUTTON_Pin|BIG_RED_BUTTON_Pin;
 8001444:	f248 0304 	movw	r3, #32772	@ 0x8004
 8001448:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144a:	2300      	movs	r3, #0
 800144c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	4619      	mov	r1, r3
 8001458:	481b      	ldr	r0, [pc, #108]	@ (80014c8 <MX_GPIO_Init+0x208>)
 800145a:	f004 fe91 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_NCS1_Pin RECORD_INDICATOR_Pin */
  GPIO_InitStruct.Pin = ACCEL_NCS1_Pin|RECORD_INDICATOR_Pin;
 800145e:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8001462:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001464:	2301      	movs	r3, #1
 8001466:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	2300      	movs	r3, #0
 800146a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800146c:	2300      	movs	r3, #0
 800146e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001470:	f107 031c 	add.w	r3, r7, #28
 8001474:	4619      	mov	r1, r3
 8001476:	4815      	ldr	r0, [pc, #84]	@ (80014cc <MX_GPIO_Init+0x20c>)
 8001478:	f004 fe82 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pins : ACCEL_INTA1_Pin ACCEL_INTB1_Pin SPI3_INT1_Pin SPI3_INT2_Pin */
  GPIO_InitStruct.Pin = ACCEL_INTA1_Pin|ACCEL_INTB1_Pin|SPI3_INT1_Pin|SPI3_INT2_Pin;
 800147c:	f240 3306 	movw	r3, #774	@ 0x306
 8001480:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001482:	2300      	movs	r3, #0
 8001484:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	2300      	movs	r3, #0
 8001488:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800148a:	f107 031c 	add.w	r3, r7, #28
 800148e:	4619      	mov	r1, r3
 8001490:	480f      	ldr	r0, [pc, #60]	@ (80014d0 <MX_GPIO_Init+0x210>)
 8001492:	f004 fe75 	bl	8006180 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001496:	2301      	movs	r3, #1
 8001498:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149a:	2301      	movs	r3, #1
 800149c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149e:	2300      	movs	r3, #0
 80014a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 80014a6:	f107 031c 	add.w	r3, r7, #28
 80014aa:	4619      	mov	r1, r3
 80014ac:	4808      	ldr	r0, [pc, #32]	@ (80014d0 <MX_GPIO_Init+0x210>)
 80014ae:	f004 fe67 	bl	8006180 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014b2:	bf00      	nop
 80014b4:	3730      	adds	r7, #48	@ 0x30
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	58024400 	.word	0x58024400
 80014c0:	58021000 	.word	0x58021000
 80014c4:	58020800 	.word	0x58020800
 80014c8:	58020000 	.word	0x58020000
 80014cc:	58020400 	.word	0x58020400
 80014d0:	58020c00 	.word	0x58020c00

080014d4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80014da:	463b      	mov	r3, r7
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
 80014e2:	609a      	str	r2, [r3, #8]
 80014e4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80014e6:	f002 fa33 	bl	8003950 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80014f6:	231f      	movs	r3, #31
 80014f8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80014fa:	2387      	movs	r3, #135	@ 0x87
 80014fc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80014fe:	2300      	movs	r3, #0
 8001500:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001502:	2300      	movs	r3, #0
 8001504:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001506:	2301      	movs	r3, #1
 8001508:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800150a:	2301      	movs	r3, #1
 800150c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001512:	2300      	movs	r3, #0
 8001514:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001516:	463b      	mov	r3, r7
 8001518:	4618      	mov	r0, r3
 800151a:	f002 fa51 	bl	80039c0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800151e:	2004      	movs	r0, #4
 8001520:	f002 fa2e 	bl	8003980 <HAL_MPU_Enable>

}
 8001524:	bf00      	nop
 8001526:	3710      	adds	r7, #16
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800152c:	b480      	push	{r7}
 800152e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001530:	b672      	cpsid	i
}
 8001532:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <Error_Handler+0x8>

08001538 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <HAL_MspInit+0x30>)
 8001540:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001544:	4a08      	ldr	r2, [pc, #32]	@ (8001568 <HAL_MspInit+0x30>)
 8001546:	f043 0302 	orr.w	r3, r3, #2
 800154a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <HAL_MspInit+0x30>)
 8001550:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	58024400 	.word	0x58024400

0800156c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b08c      	sub	sp, #48	@ 0x30
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 031c 	add.w	r3, r7, #28
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a39      	ldr	r2, [pc, #228]	@ (8001670 <HAL_ADC_MspInit+0x104>)
 800158a:	4293      	cmp	r3, r2
 800158c:	d133      	bne.n	80015f6 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800158e:	4b39      	ldr	r3, [pc, #228]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	3301      	adds	r3, #1
 8001594:	4a37      	ldr	r2, [pc, #220]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 8001596:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001598:	4b36      	ldr	r3, [pc, #216]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d10e      	bne.n	80015be <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80015a0:	4b35      	ldr	r3, [pc, #212]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a6:	4a34      	ldr	r2, [pc, #208]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015a8:	f043 0320 	orr.w	r3, r3, #32
 80015ac:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015b0:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b6:	f003 0320 	and.w	r3, r3, #32
 80015ba:	61bb      	str	r3, [r7, #24]
 80015bc:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015be:	4b2e      	ldr	r3, [pc, #184]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015c4:	4a2c      	ldr	r2, [pc, #176]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 80015d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PC5     ------> ADC1_INN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80015dc:	2330      	movs	r3, #48	@ 0x30
 80015de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015e0:	2303      	movs	r3, #3
 80015e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	4619      	mov	r1, r3
 80015ee:	4823      	ldr	r0, [pc, #140]	@ (800167c <HAL_ADC_MspInit+0x110>)
 80015f0:	f004 fdc6 	bl	8006180 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80015f4:	e037      	b.n	8001666 <HAL_ADC_MspInit+0xfa>
  else if(hadc->Instance==ADC2)
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	4a21      	ldr	r2, [pc, #132]	@ (8001680 <HAL_ADC_MspInit+0x114>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d132      	bne.n	8001666 <HAL_ADC_MspInit+0xfa>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001600:	4b1c      	ldr	r3, [pc, #112]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	3301      	adds	r3, #1
 8001606:	4a1b      	ldr	r2, [pc, #108]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 8001608:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800160a:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <HAL_ADC_MspInit+0x108>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2b01      	cmp	r3, #1
 8001610:	d10e      	bne.n	8001630 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001612:	4b19      	ldr	r3, [pc, #100]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 8001614:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001618:	4a17      	ldr	r2, [pc, #92]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 800161a:	f043 0320 	orr.w	r3, r3, #32
 800161e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001622:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 8001624:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001628:	f003 0320 	and.w	r3, r3, #32
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 8001632:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001636:	4a10      	ldr	r2, [pc, #64]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001640:	4b0d      	ldr	r3, [pc, #52]	@ (8001678 <HAL_ADC_MspInit+0x10c>)
 8001642:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800164e:	23c0      	movs	r3, #192	@ 0xc0
 8001650:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001652:	2303      	movs	r3, #3
 8001654:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	f107 031c 	add.w	r3, r7, #28
 800165e:	4619      	mov	r1, r3
 8001660:	4808      	ldr	r0, [pc, #32]	@ (8001684 <HAL_ADC_MspInit+0x118>)
 8001662:	f004 fd8d 	bl	8006180 <HAL_GPIO_Init>
}
 8001666:	bf00      	nop
 8001668:	3730      	adds	r7, #48	@ 0x30
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40022000 	.word	0x40022000
 8001674:	240005dc 	.word	0x240005dc
 8001678:	58024400 	.word	0x58024400
 800167c:	58020800 	.word	0x58020800
 8001680:	40022100 	.word	0x40022100
 8001684:	58020000 	.word	0x58020000

08001688 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b08a      	sub	sp, #40	@ 0x28
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001690:	f107 0314 	add.w	r3, r7, #20
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a30      	ldr	r2, [pc, #192]	@ (8001768 <HAL_DAC_MspInit+0xe0>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d159      	bne.n	800175e <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 80016aa:	4b30      	ldr	r3, [pc, #192]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016b0:	4a2e      	ldr	r2, [pc, #184]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80016b6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80016ba:	4b2c      	ldr	r3, [pc, #176]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80016c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016c4:	613b      	str	r3, [r7, #16]
 80016c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c8:	4b28      	ldr	r3, [pc, #160]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ce:	4a27      	ldr	r2, [pc, #156]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016d0:	f043 0301 	orr.w	r3, r3, #1
 80016d4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d8:	4b24      	ldr	r3, [pc, #144]	@ (800176c <HAL_DAC_MspInit+0xe4>)
 80016da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016e6:	2310      	movs	r3, #16
 80016e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016ea:	2303      	movs	r3, #3
 80016ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ee:	2300      	movs	r3, #0
 80016f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f2:	f107 0314 	add.w	r3, r7, #20
 80016f6:	4619      	mov	r1, r3
 80016f8:	481d      	ldr	r0, [pc, #116]	@ (8001770 <HAL_DAC_MspInit+0xe8>)
 80016fa:	f004 fd41 	bl	8006180 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 80016fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001700:	4a1d      	ldr	r2, [pc, #116]	@ (8001778 <HAL_DAC_MspInit+0xf0>)
 8001702:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8001704:	4b1b      	ldr	r3, [pc, #108]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001706:	2243      	movs	r2, #67	@ 0x43
 8001708:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800170a:	4b1a      	ldr	r3, [pc, #104]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 800170c:	2240      	movs	r2, #64	@ 0x40
 800170e:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001710:	4b18      	ldr	r3, [pc, #96]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001712:	2200      	movs	r2, #0
 8001714:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001716:	4b17      	ldr	r3, [pc, #92]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001718:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800171c:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800171e:	4b15      	ldr	r3, [pc, #84]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001720:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001724:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001726:	4b13      	ldr	r3, [pc, #76]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001728:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800172c:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800172e:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001730:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001734:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001736:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001738:	2200      	movs	r2, #0
 800173a:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800173c:	4b0d      	ldr	r3, [pc, #52]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 800173e:	2200      	movs	r2, #0
 8001740:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001742:	480c      	ldr	r0, [pc, #48]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001744:	f002 fc48 	bl	8003fd8 <HAL_DMA_Init>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 800174e:	f7ff feed 	bl	800152c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a07      	ldr	r2, [pc, #28]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 8001756:	609a      	str	r2, [r3, #8]
 8001758:	4a06      	ldr	r2, [pc, #24]	@ (8001774 <HAL_DAC_MspInit+0xec>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 800175e:	bf00      	nop
 8001760:	3728      	adds	r7, #40	@ 0x28
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40007400 	.word	0x40007400
 800176c:	58024400 	.word	0x58024400
 8001770:	58020000 	.word	0x58020000
 8001774:	24000120 	.word	0x24000120
 8001778:	40020010 	.word	0x40020010

0800177c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b0b8      	sub	sp, #224	@ 0xe0
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001784:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	605a      	str	r2, [r3, #4]
 800178e:	609a      	str	r2, [r3, #8]
 8001790:	60da      	str	r2, [r3, #12]
 8001792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	22b8      	movs	r2, #184	@ 0xb8
 800179a:	2100      	movs	r1, #0
 800179c:	4618      	mov	r0, r3
 800179e:	f00a ffd1 	bl	800c744 <memset>
  if(hi2c->Instance==I2C2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a27      	ldr	r2, [pc, #156]	@ (8001844 <HAL_I2C_MspInit+0xc8>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d146      	bne.n	800183a <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80017ac:	f04f 0208 	mov.w	r2, #8
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 80017b8:	2300      	movs	r3, #0
 80017ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017be:	f107 0310 	add.w	r3, r7, #16
 80017c2:	4618      	mov	r0, r3
 80017c4:	f005 ff72 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80017ce:	f7ff fead 	bl	800152c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 80017d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 80017da:	f043 0302 	orr.w	r3, r3, #2
 80017de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017e2:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 80017e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80017f4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017f8:	2312      	movs	r3, #18
 80017fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fe:	2300      	movs	r3, #0
 8001800:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001804:	2300      	movs	r3, #0
 8001806:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800180a:	2304      	movs	r3, #4
 800180c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001810:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001814:	4619      	mov	r1, r3
 8001816:	480d      	ldr	r0, [pc, #52]	@ (800184c <HAL_I2C_MspInit+0xd0>)
 8001818:	f004 fcb2 	bl	8006180 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800181c:	4b0a      	ldr	r3, [pc, #40]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 800181e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001822:	4a09      	ldr	r2, [pc, #36]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 8001824:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001828:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800182c:	4b06      	ldr	r3, [pc, #24]	@ (8001848 <HAL_I2C_MspInit+0xcc>)
 800182e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001836:	60bb      	str	r3, [r7, #8]
 8001838:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 800183a:	bf00      	nop
 800183c:	37e0      	adds	r7, #224	@ 0xe0
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40005800 	.word	0x40005800
 8001848:	58024400 	.word	0x58024400
 800184c:	58020400 	.word	0x58020400

08001850 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b0bc      	sub	sp, #240	@ 0xf0
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001858:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800185c:	2200      	movs	r2, #0
 800185e:	601a      	str	r2, [r3, #0]
 8001860:	605a      	str	r2, [r3, #4]
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	60da      	str	r2, [r3, #12]
 8001866:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001868:	f107 0320 	add.w	r3, r7, #32
 800186c:	22b8      	movs	r2, #184	@ 0xb8
 800186e:	2100      	movs	r1, #0
 8001870:	4618      	mov	r0, r3
 8001872:	f00a ff67 	bl	800c744 <memset>
  if(hspi->Instance==SPI2)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a72      	ldr	r2, [pc, #456]	@ (8001a44 <HAL_SPI_MspInit+0x1f4>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d146      	bne.n	800190e <HAL_SPI_MspInit+0xbe>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001880:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001884:	f04f 0300 	mov.w	r3, #0
 8001888:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 800188c:	2300      	movs	r3, #0
 800188e:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001890:	f107 0320 	add.w	r3, r7, #32
 8001894:	4618      	mov	r0, r3
 8001896:	f005 ff09 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80018a0:	f7ff fe44 	bl	800152c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80018a4:	4b68      	ldr	r3, [pc, #416]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018a6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018aa:	4a67      	ldr	r2, [pc, #412]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018b0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80018b4:	4b64      	ldr	r3, [pc, #400]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018b6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80018ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018be:	61fb      	str	r3, [r7, #28]
 80018c0:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c2:	4b61      	ldr	r3, [pc, #388]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018c8:	4a5f      	ldr	r2, [pc, #380]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018ca:	f043 0302 	orr.w	r3, r3, #2
 80018ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80018d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	61bb      	str	r3, [r7, #24]
 80018de:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ACCEL_SCK1_Pin|ACCEL_MISO1_Pin|ACCEL_MOSI1_Pin;
 80018e0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80018e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e8:	2302      	movs	r3, #2
 80018ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ee:	2300      	movs	r3, #0
 80018f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f4:	2300      	movs	r3, #0
 80018f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80018fa:	2305      	movs	r3, #5
 80018fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001900:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001904:	4619      	mov	r1, r3
 8001906:	4851      	ldr	r0, [pc, #324]	@ (8001a4c <HAL_SPI_MspInit+0x1fc>)
 8001908:	f004 fc3a 	bl	8006180 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }

}
 800190c:	e096      	b.n	8001a3c <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI3)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a4f      	ldr	r2, [pc, #316]	@ (8001a50 <HAL_SPI_MspInit+0x200>)
 8001914:	4293      	cmp	r3, r2
 8001916:	d146      	bne.n	80019a6 <HAL_SPI_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8001918:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800191c:	f04f 0300 	mov.w	r3, #0
 8001920:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001924:	2300      	movs	r3, #0
 8001926:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	4618      	mov	r0, r3
 800192e:	f005 febd 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8001938:	f7ff fdf8 	bl	800152c <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800193c:	4b42      	ldr	r3, [pc, #264]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 800193e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001942:	4a41      	ldr	r2, [pc, #260]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 8001944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001948:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800194c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 800194e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001952:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001956:	617b      	str	r3, [r7, #20]
 8001958:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800195a:	4b3b      	ldr	r3, [pc, #236]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 800195c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001960:	4a39      	ldr	r2, [pc, #228]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 8001962:	f043 0304 	orr.w	r3, r3, #4
 8001966:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800196a:	4b37      	ldr	r3, [pc, #220]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001970:	f003 0304 	and.w	r3, r3, #4
 8001974:	613b      	str	r3, [r7, #16]
 8001976:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001978:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800197c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001980:	2302      	movs	r3, #2
 8001982:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001986:	2300      	movs	r3, #0
 8001988:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001992:	2306      	movs	r3, #6
 8001994:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001998:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800199c:	4619      	mov	r1, r3
 800199e:	482d      	ldr	r0, [pc, #180]	@ (8001a54 <HAL_SPI_MspInit+0x204>)
 80019a0:	f004 fbee 	bl	8006180 <HAL_GPIO_Init>
}
 80019a4:	e04a      	b.n	8001a3c <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI4)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a2b      	ldr	r2, [pc, #172]	@ (8001a58 <HAL_SPI_MspInit+0x208>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d145      	bne.n	8001a3c <HAL_SPI_MspInit+0x1ec>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 80019b0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019b4:	f04f 0300 	mov.w	r3, #0
 80019b8:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 80019bc:	2300      	movs	r3, #0
 80019be:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019c2:	f107 0320 	add.w	r3, r7, #32
 80019c6:	4618      	mov	r0, r3
 80019c8:	f005 fe70 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_SPI_MspInit+0x186>
      Error_Handler();
 80019d2:	f7ff fdab 	bl	800152c <Error_Handler>
    __HAL_RCC_SPI4_CLK_ENABLE();
 80019d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80019d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80019de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019e2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019e6:	4b18      	ldr	r3, [pc, #96]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80019e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019f0:	60fb      	str	r3, [r7, #12]
 80019f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019f4:	4b14      	ldr	r3, [pc, #80]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80019f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019fa:	4a13      	ldr	r2, [pc, #76]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 80019fc:	f043 0310 	orr.w	r3, r3, #16
 8001a00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a04:	4b10      	ldr	r3, [pc, #64]	@ (8001a48 <HAL_SPI_MspInit+0x1f8>)
 8001a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a0a:	f003 0310 	and.w	r3, r3, #16
 8001a0e:	60bb      	str	r3, [r7, #8]
 8001a10:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8001a12:	2364      	movs	r3, #100	@ 0x64
 8001a14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001a2a:	2305      	movs	r3, #5
 8001a2c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a30:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001a34:	4619      	mov	r1, r3
 8001a36:	4809      	ldr	r0, [pc, #36]	@ (8001a5c <HAL_SPI_MspInit+0x20c>)
 8001a38:	f004 fba2 	bl	8006180 <HAL_GPIO_Init>
}
 8001a3c:	bf00      	nop
 8001a3e:	37f0      	adds	r7, #240	@ 0xf0
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	40003800 	.word	0x40003800
 8001a48:	58024400 	.word	0x58024400
 8001a4c:	58020400 	.word	0x58020400
 8001a50:	40003c00 	.word	0x40003c00
 8001a54:	58020800 	.word	0x58020800
 8001a58:	40013400 	.word	0x40013400
 8001a5c:	58021000 	.word	0x58021000

08001a60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b087      	sub	sp, #28
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001b1c <HAL_TIM_Base_MspInit+0xbc>)
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d10f      	bne.n	8001a92 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a72:	4b2b      	ldr	r3, [pc, #172]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001a74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a78:	4a29      	ldr	r2, [pc, #164]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001a7a:	f043 0301 	orr.w	r3, r3, #1
 8001a7e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001a82:	4b27      	ldr	r3, [pc, #156]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001a84:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001a88:	f003 0301 	and.w	r3, r3, #1
 8001a8c:	617b      	str	r3, [r7, #20]
 8001a8e:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001a90:	e03d      	b.n	8001b0e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM2)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a9a:	d10f      	bne.n	8001abc <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a9c:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001a9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001aa4:	f043 0301 	orr.w	r3, r3, #1
 8001aa8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001aac:	4b1c      	ldr	r3, [pc, #112]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001aae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ab2:	f003 0301 	and.w	r3, r3, #1
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	693b      	ldr	r3, [r7, #16]
}
 8001aba:	e028      	b.n	8001b0e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a18      	ldr	r2, [pc, #96]	@ (8001b24 <HAL_TIM_Base_MspInit+0xc4>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d10f      	bne.n	8001ae6 <HAL_TIM_Base_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ac6:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001ac8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001acc:	4a14      	ldr	r2, [pc, #80]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001ace:	f043 0302 	orr.w	r3, r3, #2
 8001ad2:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ad6:	4b12      	ldr	r3, [pc, #72]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001ad8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	60fb      	str	r3, [r7, #12]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
}
 8001ae4:	e013      	b.n	8001b0e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a0f      	ldr	r2, [pc, #60]	@ (8001b28 <HAL_TIM_Base_MspInit+0xc8>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d10e      	bne.n	8001b0e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001af0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001af2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001af6:	4a0a      	ldr	r2, [pc, #40]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001af8:	f043 0304 	orr.w	r3, r3, #4
 8001afc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b00:	4b07      	ldr	r3, [pc, #28]	@ (8001b20 <HAL_TIM_Base_MspInit+0xc0>)
 8001b02:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b06:	f003 0304 	and.w	r3, r3, #4
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
}
 8001b0e:	bf00      	nop
 8001b10:	371c      	adds	r7, #28
 8001b12:	46bd      	mov	sp, r7
 8001b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b18:	4770      	bx	lr
 8001b1a:	bf00      	nop
 8001b1c:	40010000 	.word	0x40010000
 8001b20:	58024400 	.word	0x58024400
 8001b24:	40000400 	.word	0x40000400
 8001b28:	40000800 	.word	0x40000800

08001b2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	@ 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a26      	ldr	r2, [pc, #152]	@ (8001be4 <HAL_TIM_MspPostInit+0xb8>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d120      	bne.n	8001b90 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b4e:	4b26      	ldr	r3, [pc, #152]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b54:	4a24      	ldr	r2, [pc, #144]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001b56:	f043 0304 	orr.w	r3, r3, #4
 8001b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b5e:	4b22      	ldr	r3, [pc, #136]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b64:	f003 0304 	and.w	r3, r3, #4
 8001b68:	613b      	str	r3, [r7, #16]
 8001b6a:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = LED_STROBE_1_Pin|LED_STROBE_2_Pin|LED_STROBE_3_Pin;
 8001b6c:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b72:	2302      	movs	r3, #2
 8001b74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b76:	2300      	movs	r3, #0
 8001b78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b7e:	2302      	movs	r3, #2
 8001b80:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b82:	f107 0314 	add.w	r3, r7, #20
 8001b86:	4619      	mov	r1, r3
 8001b88:	4818      	ldr	r0, [pc, #96]	@ (8001bec <HAL_TIM_MspPostInit+0xc0>)
 8001b8a:	f004 faf9 	bl	8006180 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001b8e:	e024      	b.n	8001bda <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM4)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a16      	ldr	r2, [pc, #88]	@ (8001bf0 <HAL_TIM_MspPostInit+0xc4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d11f      	bne.n	8001bda <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b9a:	4b13      	ldr	r3, [pc, #76]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001b9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba0:	4a11      	ldr	r2, [pc, #68]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001ba2:	f043 0308 	orr.w	r3, r3, #8
 8001ba6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001baa:	4b0f      	ldr	r3, [pc, #60]	@ (8001be8 <HAL_TIM_MspPostInit+0xbc>)
 8001bac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bb0:	f003 0308 	and.w	r3, r3, #8
 8001bb4:	60fb      	str	r3, [r7, #12]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_ACCEL_Pin;
 8001bb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001bca:	2302      	movs	r3, #2
 8001bcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(LED_ACCEL_GPIO_Port, &GPIO_InitStruct);
 8001bce:	f107 0314 	add.w	r3, r7, #20
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4807      	ldr	r0, [pc, #28]	@ (8001bf4 <HAL_TIM_MspPostInit+0xc8>)
 8001bd6:	f004 fad3 	bl	8006180 <HAL_GPIO_Init>
}
 8001bda:	bf00      	nop
 8001bdc:	3728      	adds	r7, #40	@ 0x28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40000400 	.word	0x40000400
 8001be8:	58024400 	.word	0x58024400
 8001bec:	58020800 	.word	0x58020800
 8001bf0:	40000800 	.word	0x40000800
 8001bf4:	58020c00 	.word	0x58020c00

08001bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b0ba      	sub	sp, #232	@ 0xe8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c10:	f107 0318 	add.w	r3, r7, #24
 8001c14:	22b8      	movs	r2, #184	@ 0xb8
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f00a fd93 	bl	800c744 <memset>
  if(huart->Instance==UART7)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a4d      	ldr	r2, [pc, #308]	@ (8001d58 <HAL_UART_MspInit+0x160>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d147      	bne.n	8001cb8 <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART7_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8001c28:	f04f 0202 	mov.w	r2, #2
 8001c2c:	f04f 0300 	mov.w	r3, #0
 8001c30:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3a:	f107 0318 	add.w	r3, r7, #24
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f005 fd34 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001c4a:	f7ff fc6f 	bl	800152c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8001c4e:	4b43      	ldr	r3, [pc, #268]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c50:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c54:	4a41      	ldr	r2, [pc, #260]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001c5a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c64:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c6c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c72:	4a3a      	ldr	r2, [pc, #232]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c74:	f043 0310 	orr.w	r3, r3, #16
 8001c78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c7c:	4b37      	ldr	r3, [pc, #220]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001c7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c82:	f003 0310 	and.w	r3, r3, #16
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    PE9     ------> UART7_RTS
    PE10     ------> UART7_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001c8a:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 8001c8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c92:	2302      	movs	r3, #2
 8001c94:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 8001ca4:	2307      	movs	r3, #7
 8001ca6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001caa:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cae:	4619      	mov	r1, r3
 8001cb0:	482b      	ldr	r0, [pc, #172]	@ (8001d60 <HAL_UART_MspInit+0x168>)
 8001cb2:	f004 fa65 	bl	8006180 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001cb6:	e04a      	b.n	8001d4e <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART1)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a29      	ldr	r2, [pc, #164]	@ (8001d64 <HAL_UART_MspInit+0x16c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d145      	bne.n	8001d4e <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cc2:	f04f 0201 	mov.w	r2, #1
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cd4:	f107 0318 	add.w	r3, r7, #24
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f005 fce7 	bl	80076ac <HAL_RCCEx_PeriphCLKConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001ce4:	f7ff fc22 	bl	800152c <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001cea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cee:	4a1b      	ldr	r2, [pc, #108]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001cf0:	f043 0310 	orr.w	r3, r3, #16
 8001cf4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cf8:	4b18      	ldr	r3, [pc, #96]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001cfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cfe:	f003 0310 	and.w	r3, r3, #16
 8001d02:	60fb      	str	r3, [r7, #12]
 8001d04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d06:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d0c:	4a13      	ldr	r2, [pc, #76]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001d0e:	f043 0302 	orr.w	r3, r3, #2
 8001d12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d16:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <HAL_UART_MspInit+0x164>)
 8001d18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d1c:	f003 0302 	and.w	r3, r3, #2
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8001d24:	23c0      	movs	r3, #192	@ 0xc0
 8001d26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d36:	2300      	movs	r3, #0
 8001d38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001d3c:	2307      	movs	r3, #7
 8001d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d42:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d46:	4619      	mov	r1, r3
 8001d48:	4807      	ldr	r0, [pc, #28]	@ (8001d68 <HAL_UART_MspInit+0x170>)
 8001d4a:	f004 fa19 	bl	8006180 <HAL_GPIO_Init>
}
 8001d4e:	bf00      	nop
 8001d50:	37e8      	adds	r7, #232	@ 0xe8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40007800 	.word	0x40007800
 8001d5c:	58024400 	.word	0x58024400
 8001d60:	58021000 	.word	0x58021000
 8001d64:	40011000 	.word	0x40011000
 8001d68:	58020400 	.word	0x58020400

08001d6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <NMI_Handler+0x4>

08001d74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <HardFault_Handler+0x4>

08001d7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <MemManage_Handler+0x4>

08001d84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <BusFault_Handler+0x4>

08001d8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <UsageFault_Handler+0x4>

08001d94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbe:	b580      	push	{r7, lr}
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc2:	f000 f921 	bl	8002008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc6:	bf00      	nop
 8001dc8:	bd80      	pop	{r7, pc}
	...

08001dcc <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <DMA1_Stream0_IRQHandler+0x10>)
 8001dd2:	f002 fec3 	bl	8004b5c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	24000120 	.word	0x24000120

08001de0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001de4:	4b32      	ldr	r3, [pc, #200]	@ (8001eb0 <SystemInit+0xd0>)
 8001de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001dea:	4a31      	ldr	r2, [pc, #196]	@ (8001eb0 <SystemInit+0xd0>)
 8001dec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001df4:	4b2f      	ldr	r3, [pc, #188]	@ (8001eb4 <SystemInit+0xd4>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f003 030f 	and.w	r3, r3, #15
 8001dfc:	2b06      	cmp	r3, #6
 8001dfe:	d807      	bhi.n	8001e10 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e00:	4b2c      	ldr	r3, [pc, #176]	@ (8001eb4 <SystemInit+0xd4>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f023 030f 	bic.w	r3, r3, #15
 8001e08:	4a2a      	ldr	r2, [pc, #168]	@ (8001eb4 <SystemInit+0xd4>)
 8001e0a:	f043 0307 	orr.w	r3, r3, #7
 8001e0e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001e10:	4b29      	ldr	r3, [pc, #164]	@ (8001eb8 <SystemInit+0xd8>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a28      	ldr	r2, [pc, #160]	@ (8001eb8 <SystemInit+0xd8>)
 8001e16:	f043 0301 	orr.w	r3, r3, #1
 8001e1a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001e1c:	4b26      	ldr	r3, [pc, #152]	@ (8001eb8 <SystemInit+0xd8>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001e22:	4b25      	ldr	r3, [pc, #148]	@ (8001eb8 <SystemInit+0xd8>)
 8001e24:	681a      	ldr	r2, [r3, #0]
 8001e26:	4924      	ldr	r1, [pc, #144]	@ (8001eb8 <SystemInit+0xd8>)
 8001e28:	4b24      	ldr	r3, [pc, #144]	@ (8001ebc <SystemInit+0xdc>)
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e2e:	4b21      	ldr	r3, [pc, #132]	@ (8001eb4 <SystemInit+0xd4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f003 0308 	and.w	r3, r3, #8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d007      	beq.n	8001e4a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8001eb4 <SystemInit+0xd4>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f023 030f 	bic.w	r3, r3, #15
 8001e42:	4a1c      	ldr	r2, [pc, #112]	@ (8001eb4 <SystemInit+0xd4>)
 8001e44:	f043 0307 	orr.w	r3, r3, #7
 8001e48:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb8 <SystemInit+0xd8>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001e50:	4b19      	ldr	r3, [pc, #100]	@ (8001eb8 <SystemInit+0xd8>)
 8001e52:	2200      	movs	r2, #0
 8001e54:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001e56:	4b18      	ldr	r3, [pc, #96]	@ (8001eb8 <SystemInit+0xd8>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001e5c:	4b16      	ldr	r3, [pc, #88]	@ (8001eb8 <SystemInit+0xd8>)
 8001e5e:	4a18      	ldr	r2, [pc, #96]	@ (8001ec0 <SystemInit+0xe0>)
 8001e60:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001e62:	4b15      	ldr	r3, [pc, #84]	@ (8001eb8 <SystemInit+0xd8>)
 8001e64:	4a17      	ldr	r2, [pc, #92]	@ (8001ec4 <SystemInit+0xe4>)
 8001e66:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001e68:	4b13      	ldr	r3, [pc, #76]	@ (8001eb8 <SystemInit+0xd8>)
 8001e6a:	4a17      	ldr	r2, [pc, #92]	@ (8001ec8 <SystemInit+0xe8>)
 8001e6c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <SystemInit+0xd8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001e74:	4b10      	ldr	r3, [pc, #64]	@ (8001eb8 <SystemInit+0xd8>)
 8001e76:	4a14      	ldr	r2, [pc, #80]	@ (8001ec8 <SystemInit+0xe8>)
 8001e78:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001eb8 <SystemInit+0xd8>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001e80:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb8 <SystemInit+0xd8>)
 8001e82:	4a11      	ldr	r2, [pc, #68]	@ (8001ec8 <SystemInit+0xe8>)
 8001e84:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001e86:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <SystemInit+0xd8>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <SystemInit+0xd8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a09      	ldr	r2, [pc, #36]	@ (8001eb8 <SystemInit+0xd8>)
 8001e92:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e96:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001e98:	4b07      	ldr	r3, [pc, #28]	@ (8001eb8 <SystemInit+0xd8>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001e9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <SystemInit+0xec>)
 8001ea0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001ea4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001ea6:	bf00      	nop
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr
 8001eb0:	e000ed00 	.word	0xe000ed00
 8001eb4:	52002000 	.word	0x52002000
 8001eb8:	58024400 	.word	0x58024400
 8001ebc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ec0:	02020200 	.word	0x02020200
 8001ec4:	01ff0000 	.word	0x01ff0000
 8001ec8:	01010280 	.word	0x01010280
 8001ecc:	52004000 	.word	0x52004000

08001ed0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ed0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f08 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ed4:	f7ff ff84 	bl	8001de0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ed8:	480c      	ldr	r0, [pc, #48]	@ (8001f0c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eda:	490d      	ldr	r1, [pc, #52]	@ (8001f10 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001edc:	4a0d      	ldr	r2, [pc, #52]	@ (8001f14 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ede:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ee0:	e002      	b.n	8001ee8 <LoopCopyDataInit>

08001ee2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ee2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ee4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ee6:	3304      	adds	r3, #4

08001ee8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ee8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eec:	d3f9      	bcc.n	8001ee2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eee:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ef0:	4c0a      	ldr	r4, [pc, #40]	@ (8001f1c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ef4:	e001      	b.n	8001efa <LoopFillZerobss>

08001ef6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ef6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ef8:	3204      	adds	r2, #4

08001efa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001efa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001efc:	d3fb      	bcc.n	8001ef6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001efe:	f00a fc29 	bl	800c754 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f02:	f7fe fbcd 	bl	80006a0 <main>
  bx  lr
 8001f06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f08:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001f0c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001f10:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001f14:	0800d578 	.word	0x0800d578
  ldr r2, =_sbss
 8001f18:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001f1c:	240005e4 	.word	0x240005e4

08001f20 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f20:	e7fe      	b.n	8001f20 <ADC3_IRQHandler>
	...

08001f24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2a:	2003      	movs	r0, #3
 8001f2c:	f001 fcd0 	bl	80038d0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001f30:	f005 f9e6 	bl	8007300 <HAL_RCC_GetSysClockFreq>
 8001f34:	4602      	mov	r2, r0
 8001f36:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <HAL_Init+0x68>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	f003 030f 	and.w	r3, r3, #15
 8001f40:	4913      	ldr	r1, [pc, #76]	@ (8001f90 <HAL_Init+0x6c>)
 8001f42:	5ccb      	ldrb	r3, [r1, r3]
 8001f44:	f003 031f 	and.w	r3, r3, #31
 8001f48:	fa22 f303 	lsr.w	r3, r2, r3
 8001f4c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f8c <HAL_Init+0x68>)
 8001f50:	699b      	ldr	r3, [r3, #24]
 8001f52:	f003 030f 	and.w	r3, r3, #15
 8001f56:	4a0e      	ldr	r2, [pc, #56]	@ (8001f90 <HAL_Init+0x6c>)
 8001f58:	5cd3      	ldrb	r3, [r2, r3]
 8001f5a:	f003 031f 	and.w	r3, r3, #31
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	fa22 f303 	lsr.w	r3, r2, r3
 8001f64:	4a0b      	ldr	r2, [pc, #44]	@ (8001f94 <HAL_Init+0x70>)
 8001f66:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f68:	4a0b      	ldr	r2, [pc, #44]	@ (8001f98 <HAL_Init+0x74>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f6e:	200f      	movs	r0, #15
 8001f70:	f000 f814 	bl	8001f9c <HAL_InitTick>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001f7a:	2301      	movs	r3, #1
 8001f7c:	e002      	b.n	8001f84 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001f7e:	f7ff fadb 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f82:	2300      	movs	r3, #0
}
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	58024400 	.word	0x58024400
 8001f90:	0800d350 	.word	0x0800d350
 8001f94:	24000004 	.word	0x24000004
 8001f98:	24000000 	.word	0x24000000

08001f9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001fa4:	4b15      	ldr	r3, [pc, #84]	@ (8001ffc <HAL_InitTick+0x60>)
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d101      	bne.n	8001fb0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e021      	b.n	8001ff4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001fb0:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <HAL_InitTick+0x64>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b11      	ldr	r3, [pc, #68]	@ (8001ffc <HAL_InitTick+0x60>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f001 fcb5 	bl	8003936 <HAL_SYSTICK_Config>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e00e      	b.n	8001ff4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b0f      	cmp	r3, #15
 8001fda:	d80a      	bhi.n	8001ff2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe4:	f001 fc7f 	bl	80038e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fe8:	4a06      	ldr	r2, [pc, #24]	@ (8002004 <HAL_InitTick+0x68>)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e000      	b.n	8001ff4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2400000c 	.word	0x2400000c
 8002000:	24000000 	.word	0x24000000
 8002004:	24000008 	.word	0x24000008

08002008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800200c:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_IncTick+0x20>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	461a      	mov	r2, r3
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_IncTick+0x24>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4413      	add	r3, r2
 8002018:	4a04      	ldr	r2, [pc, #16]	@ (800202c <HAL_IncTick+0x24>)
 800201a:	6013      	str	r3, [r2, #0]
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	2400000c 	.word	0x2400000c
 800202c:	240005e0 	.word	0x240005e0

08002030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return uwTick;
 8002034:	4b03      	ldr	r3, [pc, #12]	@ (8002044 <HAL_GetTick+0x14>)
 8002036:	681b      	ldr	r3, [r3, #0]
}
 8002038:	4618      	mov	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	240005e0 	.word	0x240005e0

08002048 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002048:	b480      	push	{r7}
 800204a:	b083      	sub	sp, #12
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	609a      	str	r2, [r3, #8]
}
 8002062:	bf00      	nop
 8002064:	370c      	adds	r7, #12
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800206e:	b480      	push	{r7}
 8002070:	b083      	sub	sp, #12
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
 8002076:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	431a      	orrs	r2, r3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	609a      	str	r2, [r3, #8]
}
 8002088:	bf00      	nop
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b087      	sub	sp, #28
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	60f8      	str	r0, [r7, #12]
 80020b8:	60b9      	str	r1, [r7, #8]
 80020ba:	607a      	str	r2, [r7, #4]
 80020bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	3360      	adds	r3, #96	@ 0x60
 80020c2:	461a      	mov	r2, r3
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	4413      	add	r3, r2
 80020ca:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4a10      	ldr	r2, [pc, #64]	@ (8002110 <LL_ADC_SetOffset+0x60>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d10b      	bne.n	80020ec <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80020ea:	e00b      	b.n	8002104 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	430b      	orrs	r3, r1
 80020fe:	431a      	orrs	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	601a      	str	r2, [r3, #0]
}
 8002104:	bf00      	nop
 8002106:	371c      	adds	r7, #28
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr
 8002110:	58026000 	.word	0x58026000

08002114 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3360      	adds	r3, #96	@ 0x60
 8002122:	461a      	mov	r2, r3
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	4413      	add	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002134:	4618      	mov	r0, r3
 8002136:	3714      	adds	r7, #20
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	f003 031f 	and.w	r3, r3, #31
 800215a:	6879      	ldr	r1, [r7, #4]
 800215c:	fa01 f303 	lsl.w	r3, r1, r3
 8002160:	431a      	orrs	r2, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	611a      	str	r2, [r3, #16]
}
 8002166:	bf00      	nop
 8002168:	3714      	adds	r7, #20
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
	...

08002174 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	60f8      	str	r0, [r7, #12]
 800217c:	60b9      	str	r1, [r7, #8]
 800217e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	4a0c      	ldr	r2, [pc, #48]	@ (80021b4 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002184:	4293      	cmp	r3, r2
 8002186:	d00e      	beq.n	80021a6 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	3360      	adds	r3, #96	@ 0x60
 800218c:	461a      	mov	r2, r3
 800218e:	68bb      	ldr	r3, [r7, #8]
 8002190:	009b      	lsls	r3, r3, #2
 8002192:	4413      	add	r3, r2
 8002194:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	431a      	orrs	r2, r3
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	601a      	str	r2, [r3, #0]
  }
}
 80021a6:	bf00      	nop
 80021a8:	371c      	adds	r7, #28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	58026000 	.word	0x58026000

080021b8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	4a0c      	ldr	r2, [pc, #48]	@ (80021f8 <LL_ADC_SetOffsetSaturation+0x40>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d10e      	bne.n	80021ea <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	3360      	adds	r3, #96	@ 0x60
 80021d0:	461a      	mov	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	009b      	lsls	r3, r3, #2
 80021d6:	4413      	add	r3, r2
 80021d8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	431a      	orrs	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 80021ea:	bf00      	nop
 80021ec:	371c      	adds	r7, #28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	58026000 	.word	0x58026000

080021fc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b087      	sub	sp, #28
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	4a0c      	ldr	r2, [pc, #48]	@ (800223c <LL_ADC_SetOffsetSign+0x40>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d10e      	bne.n	800222e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	3360      	adds	r3, #96	@ 0x60
 8002214:	461a      	mov	r2, r3
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	009b      	lsls	r3, r3, #2
 800221a:	4413      	add	r3, r2
 800221c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	431a      	orrs	r2, r3
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 800222e:	bf00      	nop
 8002230:	371c      	adds	r7, #28
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	58026000 	.word	0x58026000

08002240 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002240:	b480      	push	{r7}
 8002242:	b087      	sub	sp, #28
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3360      	adds	r3, #96	@ 0x60
 8002250:	461a      	mov	r2, r3
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	4a0c      	ldr	r2, [pc, #48]	@ (8002290 <LL_ADC_SetOffsetState+0x50>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d108      	bne.n	8002274 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	431a      	orrs	r2, r3
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002272:	e007      	b.n	8002284 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	431a      	orrs	r2, r3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	601a      	str	r2, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	371c      	adds	r7, #28
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr
 8002290:	58026000 	.word	0x58026000

08002294 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002294:	b480      	push	{r7}
 8002296:	b087      	sub	sp, #28
 8002298:	af00      	add	r7, sp, #0
 800229a:	60f8      	str	r0, [r7, #12]
 800229c:	60b9      	str	r1, [r7, #8]
 800229e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	3330      	adds	r3, #48	@ 0x30
 80022a4:	461a      	mov	r2, r3
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	0a1b      	lsrs	r3, r3, #8
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	f003 030c 	and.w	r3, r3, #12
 80022b0:	4413      	add	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	68bb      	ldr	r3, [r7, #8]
 80022ba:	f003 031f 	and.w	r3, r3, #31
 80022be:	211f      	movs	r1, #31
 80022c0:	fa01 f303 	lsl.w	r3, r1, r3
 80022c4:	43db      	mvns	r3, r3
 80022c6:	401a      	ands	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	0e9b      	lsrs	r3, r3, #26
 80022cc:	f003 011f 	and.w	r1, r3, #31
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f003 031f 	and.w	r3, r3, #31
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	431a      	orrs	r2, r3
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022e0:	bf00      	nop
 80022e2:	371c      	adds	r7, #28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	3314      	adds	r3, #20
 80022fc:	461a      	mov	r2, r3
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	0e5b      	lsrs	r3, r3, #25
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	f003 0304 	and.w	r3, r3, #4
 8002308:	4413      	add	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	0d1b      	lsrs	r3, r3, #20
 8002314:	f003 031f 	and.w	r3, r3, #31
 8002318:	2107      	movs	r1, #7
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	43db      	mvns	r3, r3
 8002320:	401a      	ands	r2, r3
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	0d1b      	lsrs	r3, r3, #20
 8002326:	f003 031f 	and.w	r3, r3, #31
 800232a:	6879      	ldr	r1, [r7, #4]
 800232c:	fa01 f303 	lsl.w	r3, r1, r3
 8002330:	431a      	orrs	r2, r3
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002336:	bf00      	nop
 8002338:	371c      	adds	r7, #28
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
	...

08002344 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4a1a      	ldr	r2, [pc, #104]	@ (80023bc <LL_ADC_SetChannelSingleDiff+0x78>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d115      	bne.n	8002384 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002364:	43db      	mvns	r3, r3
 8002366:	401a      	ands	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f003 0318 	and.w	r3, r3, #24
 800236e:	4914      	ldr	r1, [pc, #80]	@ (80023c0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002370:	40d9      	lsrs	r1, r3
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	400b      	ands	r3, r1
 8002376:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800237a:	431a      	orrs	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002382:	e014      	b.n	80023ae <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002390:	43db      	mvns	r3, r3
 8002392:	401a      	ands	r2, r3
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f003 0318 	and.w	r3, r3, #24
 800239a:	4909      	ldr	r1, [pc, #36]	@ (80023c0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800239c:	40d9      	lsrs	r1, r3
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	400b      	ands	r3, r1
 80023a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80023a6:	431a      	orrs	r2, r3
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	58026000 	.word	0x58026000
 80023c0:	000fffff 	.word	0x000fffff

080023c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	4b04      	ldr	r3, [pc, #16]	@ (80023e4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6093      	str	r3, [r2, #8]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr
 80023e4:	5fffffc0 	.word	0x5fffffc0

080023e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023fc:	d101      	bne.n	8002402 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80023fe:	2301      	movs	r3, #1
 8002400:	e000      	b.n	8002404 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	370c      	adds	r7, #12
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002410:	b480      	push	{r7}
 8002412:	b083      	sub	sp, #12
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	4b05      	ldr	r3, [pc, #20]	@ (8002434 <LL_ADC_EnableInternalRegulator+0x24>)
 800241e:	4013      	ands	r3, r2
 8002420:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	6fffffc0 	.word	0x6fffffc0

08002438 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800244c:	d101      	bne.n	8002452 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b01      	cmp	r3, #1
 8002472:	d101      	bne.n	8002478 <LL_ADC_IsEnabled+0x18>
 8002474:	2301      	movs	r3, #1
 8002476:	e000      	b.n	800247a <LL_ADC_IsEnabled+0x1a>
 8002478:	2300      	movs	r3, #0
}
 800247a:	4618      	mov	r0, r3
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002486:	b480      	push	{r7}
 8002488:	b083      	sub	sp, #12
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b04      	cmp	r3, #4
 8002498:	d101      	bne.n	800249e <LL_ADC_REG_IsConversionOngoing+0x18>
 800249a:	2301      	movs	r3, #1
 800249c:	e000      	b.n	80024a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	f003 0308 	and.w	r3, r3, #8
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d101      	bne.n	80024c4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80024c0:	2301      	movs	r3, #1
 80024c2:	e000      	b.n	80024c6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
	...

080024d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b089      	sub	sp, #36	@ 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024dc:	2300      	movs	r3, #0
 80024de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d101      	bne.n	80024ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e1ee      	b.n	80028cc <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d109      	bne.n	8002510 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f7ff f835 	bl	800156c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2200      	movs	r2, #0
 800250c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4618      	mov	r0, r3
 8002516:	f7ff ff67 	bl	80023e8 <LL_ADC_IsDeepPowerDownEnabled>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff ff4d 	bl	80023c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff82 	bl	8002438 <LL_ADC_IsInternalRegulatorEnabled>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d114      	bne.n	8002564 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4618      	mov	r0, r3
 8002540:	f7ff ff66 	bl	8002410 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002544:	4b8e      	ldr	r3, [pc, #568]	@ (8002780 <HAL_ADC_Init+0x2ac>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	099b      	lsrs	r3, r3, #6
 800254a:	4a8e      	ldr	r2, [pc, #568]	@ (8002784 <HAL_ADC_Init+0x2b0>)
 800254c:	fba2 2303 	umull	r2, r3, r2, r3
 8002550:	099b      	lsrs	r3, r3, #6
 8002552:	3301      	adds	r3, #1
 8002554:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002556:	e002      	b.n	800255e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	3b01      	subs	r3, #1
 800255c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800255e:	68bb      	ldr	r3, [r7, #8]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1f9      	bne.n	8002558 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff65 	bl	8002438 <LL_ADC_IsInternalRegulatorEnabled>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10d      	bne.n	8002590 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002578:	f043 0210 	orr.w	r2, r3, #16
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002584:	f043 0201 	orr.w	r2, r3, #1
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4618      	mov	r0, r3
 8002596:	f7ff ff76 	bl	8002486 <LL_ADC_REG_IsConversionOngoing>
 800259a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025a0:	f003 0310 	and.w	r3, r3, #16
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	f040 8188 	bne.w	80028ba <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	f040 8184 	bne.w	80028ba <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025b6:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80025ba:	f043 0202 	orr.w	r2, r3, #2
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4618      	mov	r0, r3
 80025c8:	f7ff ff4a 	bl	8002460 <LL_ADC_IsEnabled>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d136      	bne.n	8002640 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a6c      	ldr	r2, [pc, #432]	@ (8002788 <HAL_ADC_Init+0x2b4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d004      	beq.n	80025e6 <HAL_ADC_Init+0x112>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a6a      	ldr	r2, [pc, #424]	@ (800278c <HAL_ADC_Init+0x2b8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d10e      	bne.n	8002604 <HAL_ADC_Init+0x130>
 80025e6:	4868      	ldr	r0, [pc, #416]	@ (8002788 <HAL_ADC_Init+0x2b4>)
 80025e8:	f7ff ff3a 	bl	8002460 <LL_ADC_IsEnabled>
 80025ec:	4604      	mov	r4, r0
 80025ee:	4867      	ldr	r0, [pc, #412]	@ (800278c <HAL_ADC_Init+0x2b8>)
 80025f0:	f7ff ff36 	bl	8002460 <LL_ADC_IsEnabled>
 80025f4:	4603      	mov	r3, r0
 80025f6:	4323      	orrs	r3, r4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	bf0c      	ite	eq
 80025fc:	2301      	moveq	r3, #1
 80025fe:	2300      	movne	r3, #0
 8002600:	b2db      	uxtb	r3, r3
 8002602:	e008      	b.n	8002616 <HAL_ADC_Init+0x142>
 8002604:	4862      	ldr	r0, [pc, #392]	@ (8002790 <HAL_ADC_Init+0x2bc>)
 8002606:	f7ff ff2b 	bl	8002460 <LL_ADC_IsEnabled>
 800260a:	4603      	mov	r3, r0
 800260c:	2b00      	cmp	r3, #0
 800260e:	bf0c      	ite	eq
 8002610:	2301      	moveq	r3, #1
 8002612:	2300      	movne	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d012      	beq.n	8002640 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a5a      	ldr	r2, [pc, #360]	@ (8002788 <HAL_ADC_Init+0x2b4>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d004      	beq.n	800262e <HAL_ADC_Init+0x15a>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a58      	ldr	r2, [pc, #352]	@ (800278c <HAL_ADC_Init+0x2b8>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d101      	bne.n	8002632 <HAL_ADC_Init+0x15e>
 800262e:	4a59      	ldr	r2, [pc, #356]	@ (8002794 <HAL_ADC_Init+0x2c0>)
 8002630:	e000      	b.n	8002634 <HAL_ADC_Init+0x160>
 8002632:	4a59      	ldr	r2, [pc, #356]	@ (8002798 <HAL_ADC_Init+0x2c4>)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	4619      	mov	r1, r3
 800263a:	4610      	mov	r0, r2
 800263c:	f7ff fd04 	bl	8002048 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a52      	ldr	r2, [pc, #328]	@ (8002790 <HAL_ADC_Init+0x2bc>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d129      	bne.n	800269e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	7e5b      	ldrb	r3, [r3, #25]
 800264e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002654:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800265a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b08      	cmp	r3, #8
 8002662:	d013      	beq.n	800268c <HAL_ADC_Init+0x1b8>
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	2b0c      	cmp	r3, #12
 800266a:	d00d      	beq.n	8002688 <HAL_ADC_Init+0x1b4>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b1c      	cmp	r3, #28
 8002672:	d007      	beq.n	8002684 <HAL_ADC_Init+0x1b0>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	2b18      	cmp	r3, #24
 800267a:	d101      	bne.n	8002680 <HAL_ADC_Init+0x1ac>
 800267c:	2318      	movs	r3, #24
 800267e:	e006      	b.n	800268e <HAL_ADC_Init+0x1ba>
 8002680:	2300      	movs	r3, #0
 8002682:	e004      	b.n	800268e <HAL_ADC_Init+0x1ba>
 8002684:	2310      	movs	r3, #16
 8002686:	e002      	b.n	800268e <HAL_ADC_Init+0x1ba>
 8002688:	2308      	movs	r3, #8
 800268a:	e000      	b.n	800268e <HAL_ADC_Init+0x1ba>
 800268c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800268e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002696:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002698:	4313      	orrs	r3, r2
 800269a:	61bb      	str	r3, [r7, #24]
 800269c:	e00e      	b.n	80026bc <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	7e5b      	ldrb	r3, [r3, #25]
 80026a2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80026a8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80026ae:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b6:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80026b8:	4313      	orrs	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d106      	bne.n	80026d4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ca:	3b01      	subs	r3, #1
 80026cc:	045b      	lsls	r3, r3, #17
 80026ce:	69ba      	ldr	r2, [r7, #24]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d009      	beq.n	80026f0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026e8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ea:	69ba      	ldr	r2, [r7, #24]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a26      	ldr	r2, [pc, #152]	@ (8002790 <HAL_ADC_Init+0x2bc>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d115      	bne.n	8002726 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	68da      	ldr	r2, [r3, #12]
 8002700:	4b26      	ldr	r3, [pc, #152]	@ (800279c <HAL_ADC_Init+0x2c8>)
 8002702:	4013      	ands	r3, r2
 8002704:	687a      	ldr	r2, [r7, #4]
 8002706:	6812      	ldr	r2, [r2, #0]
 8002708:	69b9      	ldr	r1, [r7, #24]
 800270a:	430b      	orrs	r3, r1
 800270c:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	611a      	str	r2, [r3, #16]
 8002724:	e009      	b.n	800273a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	4b1c      	ldr	r3, [pc, #112]	@ (80027a0 <HAL_ADC_Init+0x2cc>)
 800272e:	4013      	ands	r3, r2
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	69b9      	ldr	r1, [r7, #24]
 8002736:	430b      	orrs	r3, r1
 8002738:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff fea1 	bl	8002486 <LL_ADC_REG_IsConversionOngoing>
 8002744:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff feae 	bl	80024ac <LL_ADC_INJ_IsConversionOngoing>
 8002750:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	2b00      	cmp	r3, #0
 8002756:	f040 808e 	bne.w	8002876 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2b00      	cmp	r3, #0
 800275e:	f040 808a 	bne.w	8002876 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a0a      	ldr	r2, [pc, #40]	@ (8002790 <HAL_ADC_Init+0x2bc>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d11b      	bne.n	80027a4 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	7e1b      	ldrb	r3, [r3, #24]
 8002770:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002778:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
 800277e:	e018      	b.n	80027b2 <HAL_ADC_Init+0x2de>
 8002780:	24000000 	.word	0x24000000
 8002784:	053e2d63 	.word	0x053e2d63
 8002788:	40022000 	.word	0x40022000
 800278c:	40022100 	.word	0x40022100
 8002790:	58026000 	.word	0x58026000
 8002794:	40022300 	.word	0x40022300
 8002798:	58026300 	.word	0x58026300
 800279c:	fff04007 	.word	0xfff04007
 80027a0:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	7e1b      	ldrb	r3, [r3, #24]
 80027a8:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80027ae:	4313      	orrs	r3, r2
 80027b0:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68da      	ldr	r2, [r3, #12]
 80027b8:	4b46      	ldr	r3, [pc, #280]	@ (80028d4 <HAL_ADC_Init+0x400>)
 80027ba:	4013      	ands	r3, r2
 80027bc:	687a      	ldr	r2, [r7, #4]
 80027be:	6812      	ldr	r2, [r2, #0]
 80027c0:	69b9      	ldr	r1, [r7, #24]
 80027c2:	430b      	orrs	r3, r1
 80027c4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d137      	bne.n	8002840 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a3f      	ldr	r2, [pc, #252]	@ (80028d8 <HAL_ADC_Init+0x404>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d116      	bne.n	800280e <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	691a      	ldr	r2, [r3, #16]
 80027e6:	4b3d      	ldr	r3, [pc, #244]	@ (80028dc <HAL_ADC_Init+0x408>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	687a      	ldr	r2, [r7, #4]
 80027ec:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80027f2:	4311      	orrs	r1, r2
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80027f8:	4311      	orrs	r1, r2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80027fe:	430a      	orrs	r2, r1
 8002800:	431a      	orrs	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f042 0201 	orr.w	r2, r2, #1
 800280a:	611a      	str	r2, [r3, #16]
 800280c:	e020      	b.n	8002850 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	691a      	ldr	r2, [r3, #16]
 8002814:	4b32      	ldr	r3, [pc, #200]	@ (80028e0 <HAL_ADC_Init+0x40c>)
 8002816:	4013      	ands	r3, r2
 8002818:	687a      	ldr	r2, [r7, #4]
 800281a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800281c:	3a01      	subs	r2, #1
 800281e:	0411      	lsls	r1, r2, #16
 8002820:	687a      	ldr	r2, [r7, #4]
 8002822:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002824:	4311      	orrs	r1, r2
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800282a:	4311      	orrs	r1, r2
 800282c:	687a      	ldr	r2, [r7, #4]
 800282e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002830:	430a      	orrs	r2, r1
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 0201 	orr.w	r2, r2, #1
 800283c:	611a      	str	r2, [r3, #16]
 800283e:	e007      	b.n	8002850 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0201 	bic.w	r2, r2, #1
 800284e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a1b      	ldr	r2, [pc, #108]	@ (80028d8 <HAL_ADC_Init+0x404>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d002      	beq.n	8002876 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	f000 fd67 	bl	8003344 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	2b01      	cmp	r3, #1
 800287c:	d10c      	bne.n	8002898 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002884:	f023 010f 	bic.w	r1, r3, #15
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	1e5a      	subs	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	430a      	orrs	r2, r1
 8002894:	631a      	str	r2, [r3, #48]	@ 0x30
 8002896:	e007      	b.n	80028a8 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f022 020f 	bic.w	r2, r2, #15
 80028a6:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028ac:	f023 0303 	bic.w	r3, r3, #3
 80028b0:	f043 0201 	orr.w	r2, r3, #1
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	661a      	str	r2, [r3, #96]	@ 0x60
 80028b8:	e007      	b.n	80028ca <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028be:	f043 0210 	orr.w	r2, r3, #16
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80028cc:	4618      	mov	r0, r3
 80028ce:	3724      	adds	r7, #36	@ 0x24
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd90      	pop	{r4, r7, pc}
 80028d4:	ffffbffc 	.word	0xffffbffc
 80028d8:	58026000 	.word	0x58026000
 80028dc:	fc00f81f 	.word	0xfc00f81f
 80028e0:	fc00f81e 	.word	0xfc00f81e

080028e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80028e4:	b590      	push	{r4, r7, lr}
 80028e6:	b0b9      	sub	sp, #228	@ 0xe4
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80028fe:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	4aab      	ldr	r2, [pc, #684]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x2d0>)
 8002906:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800290e:	2b01      	cmp	r3, #1
 8002910:	d102      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x34>
 8002912:	2302      	movs	r3, #2
 8002914:	f000 bcfe 	b.w	8003314 <HAL_ADC_ConfigChannel+0xa30>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4618      	mov	r0, r3
 8002926:	f7ff fdae 	bl	8002486 <LL_ADC_REG_IsConversionOngoing>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	f040 84e2 	bne.w	80032f6 <HAL_ADC_ConfigChannel+0xa12>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	2b00      	cmp	r3, #0
 8002938:	db38      	blt.n	80029ac <HAL_ADC_ConfigChannel+0xc8>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a9e      	ldr	r2, [pc, #632]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x2d4>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d033      	beq.n	80029ac <HAL_ADC_ConfigChannel+0xc8>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800294c:	2b00      	cmp	r3, #0
 800294e:	d108      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x7e>
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	0e9b      	lsrs	r3, r3, #26
 8002956:	f003 031f 	and.w	r3, r3, #31
 800295a:	2201      	movs	r2, #1
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	e01d      	b.n	800299e <HAL_ADC_ConfigChannel+0xba>
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800296e:	fa93 f3a3 	rbit	r3, r3
 8002972:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002976:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800297a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800297e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002982:	2b00      	cmp	r3, #0
 8002984:	d101      	bne.n	800298a <HAL_ADC_ConfigChannel+0xa6>
  {
    return 32U;
 8002986:	2320      	movs	r3, #32
 8002988:	e004      	b.n	8002994 <HAL_ADC_ConfigChannel+0xb0>
  }
  return __builtin_clz(value);
 800298a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800298e:	fab3 f383 	clz	r3, r3
 8002992:	b2db      	uxtb	r3, r3
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	2201      	movs	r2, #1
 800299a:	fa02 f303 	lsl.w	r3, r2, r3
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	6812      	ldr	r2, [r2, #0]
 80029a2:	69d1      	ldr	r1, [r2, #28]
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6812      	ldr	r2, [r2, #0]
 80029a8:	430b      	orrs	r3, r1
 80029aa:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6818      	ldr	r0, [r3, #0]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	6859      	ldr	r1, [r3, #4]
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	461a      	mov	r2, r3
 80029ba:	f7ff fc6b 	bl	8002294 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f7ff fd5f 	bl	8002486 <LL_ADC_REG_IsConversionOngoing>
 80029c8:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff fd6b 	bl	80024ac <LL_ADC_INJ_IsConversionOngoing>
 80029d6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80029de:	2b00      	cmp	r3, #0
 80029e0:	f040 8270 	bne.w	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029e4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f040 826b 	bne.w	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	6819      	ldr	r1, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	461a      	mov	r2, r3
 80029fc:	f7ff fc76 	bl	80022ec <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a6c      	ldr	r2, [pc, #432]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x2d4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d10d      	bne.n	8002a26 <HAL_ADC_ConfigChannel+0x142>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	695a      	ldr	r2, [r3, #20]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	08db      	lsrs	r3, r3, #3
 8002a16:	f003 0303 	and.w	r3, r3, #3
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002a24:	e032      	b.n	8002a8c <HAL_ADC_ConfigChannel+0x1a8>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002a26:	4b65      	ldr	r3, [pc, #404]	@ (8002bbc <HAL_ADC_ConfigChannel+0x2d8>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002a2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002a32:	d10b      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x168>
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	695a      	ldr	r2, [r3, #20]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68db      	ldr	r3, [r3, #12]
 8002a3e:	089b      	lsrs	r3, r3, #2
 8002a40:	f003 0307 	and.w	r3, r3, #7
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	e01d      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x1a4>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	f003 0310 	and.w	r3, r3, #16
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d10b      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x18e>
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	695a      	ldr	r2, [r3, #20]
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	089b      	lsrs	r3, r3, #2
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	e00a      	b.n	8002a88 <HAL_ADC_ConfigChannel+0x1a4>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	695a      	ldr	r2, [r3, #20]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	089b      	lsrs	r3, r3, #2
 8002a7e:	f003 0304 	and.w	r3, r3, #4
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	2b04      	cmp	r3, #4
 8002a92:	d048      	beq.n	8002b26 <HAL_ADC_ConfigChannel+0x242>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6919      	ldr	r1, [r3, #16]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002aa4:	f7ff fb04 	bl	80020b0 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a42      	ldr	r2, [pc, #264]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x2d4>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d119      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x202>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6919      	ldr	r1, [r3, #16]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	69db      	ldr	r3, [r3, #28]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f7ff fb9c 	bl	80021fc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	6919      	ldr	r1, [r3, #16]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ad2:	2b01      	cmp	r3, #1
 8002ad4:	d102      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x1f8>
 8002ad6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ada:	e000      	b.n	8002ade <HAL_ADC_ConfigChannel+0x1fa>
 8002adc:	2300      	movs	r3, #0
 8002ade:	461a      	mov	r2, r3
 8002ae0:	f7ff fb6a 	bl	80021b8 <LL_ADC_SetOffsetSaturation>
 8002ae4:	e1ee      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6818      	ldr	r0, [r3, #0]
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	6919      	ldr	r1, [r3, #16]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d102      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x21a>
 8002af8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002afc:	e000      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x21c>
 8002afe:	2300      	movs	r3, #0
 8002b00:	461a      	mov	r2, r3
 8002b02:	f7ff fb37 	bl	8002174 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6818      	ldr	r0, [r3, #0]
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	6919      	ldr	r1, [r3, #16]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	7e1b      	ldrb	r3, [r3, #24]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d102      	bne.n	8002b1c <HAL_ADC_ConfigChannel+0x238>
 8002b16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b1a:	e000      	b.n	8002b1e <HAL_ADC_ConfigChannel+0x23a>
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	461a      	mov	r2, r3
 8002b20:	f7ff fb0e 	bl	8002140 <LL_ADC_SetDataRightShift>
 8002b24:	e1ce      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a23      	ldr	r2, [pc, #140]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x2d4>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	f040 8181 	bne.w	8002e34 <HAL_ADC_ConfigChannel+0x550>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2100      	movs	r1, #0
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff faeb 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10a      	bne.n	8002b5e <HAL_ADC_ConfigChannel+0x27a>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2100      	movs	r1, #0
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff fae0 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002b54:	4603      	mov	r3, r0
 8002b56:	0e9b      	lsrs	r3, r3, #26
 8002b58:	f003 021f 	and.w	r2, r3, #31
 8002b5c:	e01e      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x2b8>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	2100      	movs	r1, #0
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff fad5 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b70:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b74:	fa93 f3a3 	rbit	r3, r3
 8002b78:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002b7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8002b84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d101      	bne.n	8002b90 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8002b8c:	2320      	movs	r3, #32
 8002b8e:	e004      	b.n	8002b9a <HAL_ADC_ConfigChannel+0x2b6>
  return __builtin_clz(value);
 8002b90:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d10b      	bne.n	8002bc0 <HAL_ADC_ConfigChannel+0x2dc>
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	0e9b      	lsrs	r3, r3, #26
 8002bae:	f003 031f 	and.w	r3, r3, #31
 8002bb2:	e01e      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x30e>
 8002bb4:	47ff0000 	.word	0x47ff0000
 8002bb8:	58026000 	.word	0x58026000
 8002bbc:	5c001000 	.word	0x5c001000
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bcc:	fa93 f3a3 	rbit	r3, r3
 8002bd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002bd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002bdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x304>
    return 32U;
 8002be4:	2320      	movs	r3, #32
 8002be6:	e004      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x30e>
  return __builtin_clz(value);
 8002be8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d106      	bne.n	8002c04 <HAL_ADC_ConfigChannel+0x320>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2100      	movs	r1, #0
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7ff fb1e 	bl	8002240 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2101      	movs	r1, #1
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fa82 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002c10:	4603      	mov	r3, r0
 8002c12:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10a      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x34c>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2101      	movs	r1, #1
 8002c20:	4618      	mov	r0, r3
 8002c22:	f7ff fa77 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002c26:	4603      	mov	r3, r0
 8002c28:	0e9b      	lsrs	r3, r3, #26
 8002c2a:	f003 021f 	and.w	r2, r3, #31
 8002c2e:	e01e      	b.n	8002c6e <HAL_ADC_ConfigChannel+0x38a>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2101      	movs	r1, #1
 8002c36:	4618      	mov	r0, r3
 8002c38:	f7ff fa6c 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002c46:	fa93 f3a3 	rbit	r3, r3
 8002c4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002c4e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002c56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_ADC_ConfigChannel+0x37e>
    return 32U;
 8002c5e:	2320      	movs	r3, #32
 8002c60:	e004      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x388>
  return __builtin_clz(value);
 8002c62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c66:	fab3 f383 	clz	r3, r3
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	461a      	mov	r2, r3
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d105      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x3a2>
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	0e9b      	lsrs	r3, r3, #26
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	e018      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x3d4>
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c92:	fa93 f3a3 	rbit	r3, r3
 8002c96:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002c9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c9e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002ca2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x3ca>
    return 32U;
 8002caa:	2320      	movs	r3, #32
 8002cac:	e004      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x3d4>
  return __builtin_clz(value);
 8002cae:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d106      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x3e6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	2101      	movs	r1, #1
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff fabb 	bl	8002240 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2102      	movs	r1, #2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff fa1f 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10a      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x412>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2102      	movs	r1, #2
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff fa14 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	0e9b      	lsrs	r3, r3, #26
 8002cf0:	f003 021f 	and.w	r2, r3, #31
 8002cf4:	e01e      	b.n	8002d34 <HAL_ADC_ConfigChannel+0x450>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2102      	movs	r1, #2
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff fa09 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002d0c:	fa93 f3a3 	rbit	r3, r3
 8002d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002d14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002d18:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002d1c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d101      	bne.n	8002d28 <HAL_ADC_ConfigChannel+0x444>
    return 32U;
 8002d24:	2320      	movs	r3, #32
 8002d26:	e004      	b.n	8002d32 <HAL_ADC_ConfigChannel+0x44e>
  return __builtin_clz(value);
 8002d28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d2c:	fab3 f383 	clz	r3, r3
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	461a      	mov	r2, r3
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d105      	bne.n	8002d4c <HAL_ADC_ConfigChannel+0x468>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	0e9b      	lsrs	r3, r3, #26
 8002d46:	f003 031f 	and.w	r3, r3, #31
 8002d4a:	e014      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x492>
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002d5a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d5c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002d60:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d101      	bne.n	8002d6c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002d68:	2320      	movs	r3, #32
 8002d6a:	e004      	b.n	8002d76 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002d6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d70:	fab3 f383 	clz	r3, r3
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	429a      	cmp	r2, r3
 8002d78:	d106      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x4a4>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	2102      	movs	r1, #2
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff fa5c 	bl	8002240 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2103      	movs	r1, #3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff f9c0 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002d94:	4603      	mov	r3, r0
 8002d96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10a      	bne.n	8002db4 <HAL_ADC_ConfigChannel+0x4d0>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2103      	movs	r1, #3
 8002da4:	4618      	mov	r0, r3
 8002da6:	f7ff f9b5 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002daa:	4603      	mov	r3, r0
 8002dac:	0e9b      	lsrs	r3, r3, #26
 8002dae:	f003 021f 	and.w	r2, r3, #31
 8002db2:	e017      	b.n	8002de4 <HAL_ADC_ConfigChannel+0x500>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2103      	movs	r1, #3
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff f9aa 	bl	8002114 <LL_ADC_GetOffsetChannel>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002dc6:	fa93 f3a3 	rbit	r3, r3
 8002dca:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002dcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dce:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002dd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d101      	bne.n	8002dda <HAL_ADC_ConfigChannel+0x4f6>
    return 32U;
 8002dd6:	2320      	movs	r3, #32
 8002dd8:	e003      	b.n	8002de2 <HAL_ADC_ConfigChannel+0x4fe>
  return __builtin_clz(value);
 8002dda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ddc:	fab3 f383 	clz	r3, r3
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	461a      	mov	r2, r3
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d105      	bne.n	8002dfc <HAL_ADC_ConfigChannel+0x518>
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	0e9b      	lsrs	r3, r3, #26
 8002df6:	f003 031f 	and.w	r3, r3, #31
 8002dfa:	e011      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x53c>
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e02:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002e04:	fa93 f3a3 	rbit	r3, r3
 8002e08:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002e0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002e0c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002e0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d101      	bne.n	8002e18 <HAL_ADC_ConfigChannel+0x534>
    return 32U;
 8002e14:	2320      	movs	r3, #32
 8002e16:	e003      	b.n	8002e20 <HAL_ADC_ConfigChannel+0x53c>
  return __builtin_clz(value);
 8002e18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002e1a:	fab3 f383 	clz	r3, r3
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d14f      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2103      	movs	r1, #3
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f7ff fa07 	bl	8002240 <LL_ADC_SetOffsetState>
 8002e32:	e047      	b.n	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	069b      	lsls	r3, r3, #26
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d107      	bne.n	8002e58 <HAL_ADC_ConfigChannel+0x574>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e56:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	069b      	lsls	r3, r3, #26
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d107      	bne.n	8002e7c <HAL_ADC_ConfigChannel+0x598>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e7a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002e82:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	069b      	lsls	r3, r3, #26
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d107      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x5bc>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002e9e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ea6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	069b      	lsls	r3, r3, #26
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d107      	bne.n	8002ec4 <HAL_ADC_ConfigChannel+0x5e0>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002ec2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff fac9 	bl	8002460 <LL_ADC_IsEnabled>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	f040 8219 	bne.w	8003308 <HAL_ADC_ConfigChannel+0xa24>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6818      	ldr	r0, [r3, #0]
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	6819      	ldr	r1, [r3, #0]
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	f7ff fa2e 	bl	8002344 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4aa1      	ldr	r2, [pc, #644]	@ (8003174 <HAL_ADC_ConfigChannel+0x890>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	f040 812e 	bne.w	8003150 <HAL_ADC_ConfigChannel+0x86c>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10b      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x638>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	0e9b      	lsrs	r3, r3, #26
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	f003 031f 	and.w	r3, r3, #31
 8002f10:	2b09      	cmp	r3, #9
 8002f12:	bf94      	ite	ls
 8002f14:	2301      	movls	r3, #1
 8002f16:	2300      	movhi	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e019      	b.n	8002f50 <HAL_ADC_ConfigChannel+0x66c>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002f24:	fa93 f3a3 	rbit	r3, r3
 8002f28:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002f2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002f2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002f2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002f34:	2320      	movs	r3, #32
 8002f36:	e003      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002f38:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	3301      	adds	r3, #1
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	2b09      	cmp	r3, #9
 8002f48:	bf94      	ite	ls
 8002f4a:	2301      	movls	r3, #1
 8002f4c:	2300      	movhi	r3, #0
 8002f4e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d079      	beq.n	8003048 <HAL_ADC_ConfigChannel+0x764>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d107      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x68c>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	0e9b      	lsrs	r3, r3, #26
 8002f66:	3301      	adds	r3, #1
 8002f68:	069b      	lsls	r3, r3, #26
 8002f6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f6e:	e015      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x6b8>
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002f78:	fa93 f3a3 	rbit	r3, r3
 8002f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002f80:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002f82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d101      	bne.n	8002f8c <HAL_ADC_ConfigChannel+0x6a8>
    return 32U;
 8002f88:	2320      	movs	r3, #32
 8002f8a:	e003      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x6b0>
  return __builtin_clz(value);
 8002f8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002f8e:	fab3 f383 	clz	r3, r3
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	3301      	adds	r3, #1
 8002f96:	069b      	lsls	r3, r3, #26
 8002f98:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d109      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x6d8>
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	0e9b      	lsrs	r3, r3, #26
 8002fae:	3301      	adds	r3, #1
 8002fb0:	f003 031f 	and.w	r3, r3, #31
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fba:	e017      	b.n	8002fec <HAL_ADC_ConfigChannel+0x708>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002fc4:	fa93 f3a3 	rbit	r3, r3
 8002fc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fcc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002fce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x6f4>
    return 32U;
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	e003      	b.n	8002fe0 <HAL_ADC_ConfigChannel+0x6fc>
  return __builtin_clz(value);
 8002fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fda:	fab3 f383 	clz	r3, r3
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f003 031f 	and.w	r3, r3, #31
 8002fe6:	2101      	movs	r1, #1
 8002fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8002fec:	ea42 0103 	orr.w	r1, r2, r3
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10a      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x72e>
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	0e9b      	lsrs	r3, r3, #26
 8003002:	3301      	adds	r3, #1
 8003004:	f003 021f 	and.w	r2, r3, #31
 8003008:	4613      	mov	r3, r2
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4413      	add	r3, r2
 800300e:	051b      	lsls	r3, r3, #20
 8003010:	e018      	b.n	8003044 <HAL_ADC_ConfigChannel+0x760>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800301a:	fa93 f3a3 	rbit	r3, r3
 800301e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8003020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003022:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003024:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_ADC_ConfigChannel+0x74a>
    return 32U;
 800302a:	2320      	movs	r3, #32
 800302c:	e003      	b.n	8003036 <HAL_ADC_ConfigChannel+0x752>
  return __builtin_clz(value);
 800302e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003030:	fab3 f383 	clz	r3, r3
 8003034:	b2db      	uxtb	r3, r3
 8003036:	3301      	adds	r3, #1
 8003038:	f003 021f 	and.w	r2, r3, #31
 800303c:	4613      	mov	r3, r2
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	4413      	add	r3, r2
 8003042:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003044:	430b      	orrs	r3, r1
 8003046:	e07e      	b.n	8003146 <HAL_ADC_ConfigChannel+0x862>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003050:	2b00      	cmp	r3, #0
 8003052:	d107      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x780>
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	0e9b      	lsrs	r3, r3, #26
 800305a:	3301      	adds	r3, #1
 800305c:	069b      	lsls	r3, r3, #26
 800305e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003062:	e015      	b.n	8003090 <HAL_ADC_ConfigChannel+0x7ac>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800306a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800306c:	fa93 f3a3 	rbit	r3, r3
 8003070:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x79c>
    return 32U;
 800307c:	2320      	movs	r3, #32
 800307e:	e003      	b.n	8003088 <HAL_ADC_ConfigChannel+0x7a4>
  return __builtin_clz(value);
 8003080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003082:	fab3 f383 	clz	r3, r3
 8003086:	b2db      	uxtb	r3, r3
 8003088:	3301      	adds	r3, #1
 800308a:	069b      	lsls	r3, r3, #26
 800308c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003098:	2b00      	cmp	r3, #0
 800309a:	d109      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x7cc>
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	0e9b      	lsrs	r3, r3, #26
 80030a2:	3301      	adds	r3, #1
 80030a4:	f003 031f 	and.w	r3, r3, #31
 80030a8:	2101      	movs	r1, #1
 80030aa:	fa01 f303 	lsl.w	r3, r1, r3
 80030ae:	e017      	b.n	80030e0 <HAL_ADC_ConfigChannel+0x7fc>
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	fa93 f3a3 	rbit	r3, r3
 80030bc:	61bb      	str	r3, [r7, #24]
  return result;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80030c2:	6a3b      	ldr	r3, [r7, #32]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d101      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x7e8>
    return 32U;
 80030c8:	2320      	movs	r3, #32
 80030ca:	e003      	b.n	80030d4 <HAL_ADC_ConfigChannel+0x7f0>
  return __builtin_clz(value);
 80030cc:	6a3b      	ldr	r3, [r7, #32]
 80030ce:	fab3 f383 	clz	r3, r3
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	3301      	adds	r3, #1
 80030d6:	f003 031f 	and.w	r3, r3, #31
 80030da:	2101      	movs	r1, #1
 80030dc:	fa01 f303 	lsl.w	r3, r1, r3
 80030e0:	ea42 0103 	orr.w	r1, r2, r3
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d10d      	bne.n	800310c <HAL_ADC_ConfigChannel+0x828>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	0e9b      	lsrs	r3, r3, #26
 80030f6:	3301      	adds	r3, #1
 80030f8:	f003 021f 	and.w	r2, r3, #31
 80030fc:	4613      	mov	r3, r2
 80030fe:	005b      	lsls	r3, r3, #1
 8003100:	4413      	add	r3, r2
 8003102:	3b1e      	subs	r3, #30
 8003104:	051b      	lsls	r3, r3, #20
 8003106:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800310a:	e01b      	b.n	8003144 <HAL_ADC_ConfigChannel+0x860>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	fa93 f3a3 	rbit	r3, r3
 8003118:	60fb      	str	r3, [r7, #12]
  return result;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <HAL_ADC_ConfigChannel+0x844>
    return 32U;
 8003124:	2320      	movs	r3, #32
 8003126:	e003      	b.n	8003130 <HAL_ADC_ConfigChannel+0x84c>
  return __builtin_clz(value);
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	fab3 f383 	clz	r3, r3
 800312e:	b2db      	uxtb	r3, r3
 8003130:	3301      	adds	r3, #1
 8003132:	f003 021f 	and.w	r2, r3, #31
 8003136:	4613      	mov	r3, r2
 8003138:	005b      	lsls	r3, r3, #1
 800313a:	4413      	add	r3, r2
 800313c:	3b1e      	subs	r3, #30
 800313e:	051b      	lsls	r3, r3, #20
 8003140:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003144:	430b      	orrs	r3, r1
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	6892      	ldr	r2, [r2, #8]
 800314a:	4619      	mov	r1, r3
 800314c:	f7ff f8ce 	bl	80022ec <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	f280 80d7 	bge.w	8003308 <HAL_ADC_ConfigChannel+0xa24>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a06      	ldr	r2, [pc, #24]	@ (8003178 <HAL_ADC_ConfigChannel+0x894>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d004      	beq.n	800316e <HAL_ADC_ConfigChannel+0x88a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a04      	ldr	r2, [pc, #16]	@ (800317c <HAL_ADC_ConfigChannel+0x898>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d10a      	bne.n	8003184 <HAL_ADC_ConfigChannel+0x8a0>
 800316e:	4b04      	ldr	r3, [pc, #16]	@ (8003180 <HAL_ADC_ConfigChannel+0x89c>)
 8003170:	e009      	b.n	8003186 <HAL_ADC_ConfigChannel+0x8a2>
 8003172:	bf00      	nop
 8003174:	47ff0000 	.word	0x47ff0000
 8003178:	40022000 	.word	0x40022000
 800317c:	40022100 	.word	0x40022100
 8003180:	40022300 	.word	0x40022300
 8003184:	4b65      	ldr	r3, [pc, #404]	@ (800331c <HAL_ADC_ConfigChannel+0xa38>)
 8003186:	4618      	mov	r0, r3
 8003188:	f7fe ff84 	bl	8002094 <LL_ADC_GetCommonPathInternalCh>
 800318c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a62      	ldr	r2, [pc, #392]	@ (8003320 <HAL_ADC_ConfigChannel+0xa3c>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d004      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x8c0>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a61      	ldr	r2, [pc, #388]	@ (8003324 <HAL_ADC_ConfigChannel+0xa40>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d10e      	bne.n	80031c2 <HAL_ADC_ConfigChannel+0x8de>
 80031a4:	485e      	ldr	r0, [pc, #376]	@ (8003320 <HAL_ADC_ConfigChannel+0xa3c>)
 80031a6:	f7ff f95b 	bl	8002460 <LL_ADC_IsEnabled>
 80031aa:	4604      	mov	r4, r0
 80031ac:	485d      	ldr	r0, [pc, #372]	@ (8003324 <HAL_ADC_ConfigChannel+0xa40>)
 80031ae:	f7ff f957 	bl	8002460 <LL_ADC_IsEnabled>
 80031b2:	4603      	mov	r3, r0
 80031b4:	4323      	orrs	r3, r4
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	bf0c      	ite	eq
 80031ba:	2301      	moveq	r3, #1
 80031bc:	2300      	movne	r3, #0
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	e008      	b.n	80031d4 <HAL_ADC_ConfigChannel+0x8f0>
 80031c2:	4859      	ldr	r0, [pc, #356]	@ (8003328 <HAL_ADC_ConfigChannel+0xa44>)
 80031c4:	f7ff f94c 	bl	8002460 <LL_ADC_IsEnabled>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	bf0c      	ite	eq
 80031ce:	2301      	moveq	r3, #1
 80031d0:	2300      	movne	r3, #0
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 8084 	beq.w	80032e2 <HAL_ADC_ConfigChannel+0x9fe>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a53      	ldr	r2, [pc, #332]	@ (800332c <HAL_ADC_ConfigChannel+0xa48>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d132      	bne.n	800324a <HAL_ADC_ConfigChannel+0x966>
 80031e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80031e8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d12c      	bne.n	800324a <HAL_ADC_ConfigChannel+0x966>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a4c      	ldr	r2, [pc, #304]	@ (8003328 <HAL_ADC_ConfigChannel+0xa44>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	f040 8086 	bne.w	8003308 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a47      	ldr	r2, [pc, #284]	@ (8003320 <HAL_ADC_ConfigChannel+0xa3c>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d004      	beq.n	8003210 <HAL_ADC_ConfigChannel+0x92c>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a46      	ldr	r2, [pc, #280]	@ (8003324 <HAL_ADC_ConfigChannel+0xa40>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d101      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x930>
 8003210:	4a47      	ldr	r2, [pc, #284]	@ (8003330 <HAL_ADC_ConfigChannel+0xa4c>)
 8003212:	e000      	b.n	8003216 <HAL_ADC_ConfigChannel+0x932>
 8003214:	4a41      	ldr	r2, [pc, #260]	@ (800331c <HAL_ADC_ConfigChannel+0xa38>)
 8003216:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800321a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800321e:	4619      	mov	r1, r3
 8003220:	4610      	mov	r0, r2
 8003222:	f7fe ff24 	bl	800206e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003226:	4b43      	ldr	r3, [pc, #268]	@ (8003334 <HAL_ADC_ConfigChannel+0xa50>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	099b      	lsrs	r3, r3, #6
 800322c:	4a42      	ldr	r2, [pc, #264]	@ (8003338 <HAL_ADC_ConfigChannel+0xa54>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	099b      	lsrs	r3, r3, #6
 8003234:	3301      	adds	r3, #1
 8003236:	005b      	lsls	r3, r3, #1
 8003238:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 800323a:	e002      	b.n	8003242 <HAL_ADC_ConfigChannel+0x95e>
              {
                wait_loop_index--;
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	3b01      	subs	r3, #1
 8003240:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d1f9      	bne.n	800323c <HAL_ADC_ConfigChannel+0x958>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003248:	e05e      	b.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a3b      	ldr	r2, [pc, #236]	@ (800333c <HAL_ADC_ConfigChannel+0xa58>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d120      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x9b2>
 8003254:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003258:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d11a      	bne.n	8003296 <HAL_ADC_ConfigChannel+0x9b2>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a30      	ldr	r2, [pc, #192]	@ (8003328 <HAL_ADC_ConfigChannel+0xa44>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d14e      	bne.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	4a2c      	ldr	r2, [pc, #176]	@ (8003320 <HAL_ADC_ConfigChannel+0xa3c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d004      	beq.n	800327e <HAL_ADC_ConfigChannel+0x99a>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a2a      	ldr	r2, [pc, #168]	@ (8003324 <HAL_ADC_ConfigChannel+0xa40>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d101      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x99e>
 800327e:	4a2c      	ldr	r2, [pc, #176]	@ (8003330 <HAL_ADC_ConfigChannel+0xa4c>)
 8003280:	e000      	b.n	8003284 <HAL_ADC_ConfigChannel+0x9a0>
 8003282:	4a26      	ldr	r2, [pc, #152]	@ (800331c <HAL_ADC_ConfigChannel+0xa38>)
 8003284:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003288:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800328c:	4619      	mov	r1, r3
 800328e:	4610      	mov	r0, r2
 8003290:	f7fe feed 	bl	800206e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003294:	e038      	b.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a29      	ldr	r2, [pc, #164]	@ (8003340 <HAL_ADC_ConfigChannel+0xa5c>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d133      	bne.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
 80032a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80032a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d12d      	bne.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003328 <HAL_ADC_ConfigChannel+0xa44>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d128      	bne.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a19      	ldr	r2, [pc, #100]	@ (8003320 <HAL_ADC_ConfigChannel+0xa3c>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d004      	beq.n	80032ca <HAL_ADC_ConfigChannel+0x9e6>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a17      	ldr	r2, [pc, #92]	@ (8003324 <HAL_ADC_ConfigChannel+0xa40>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d101      	bne.n	80032ce <HAL_ADC_ConfigChannel+0x9ea>
 80032ca:	4a19      	ldr	r2, [pc, #100]	@ (8003330 <HAL_ADC_ConfigChannel+0xa4c>)
 80032cc:	e000      	b.n	80032d0 <HAL_ADC_ConfigChannel+0x9ec>
 80032ce:	4a13      	ldr	r2, [pc, #76]	@ (800331c <HAL_ADC_ConfigChannel+0xa38>)
 80032d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80032d4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80032d8:	4619      	mov	r1, r3
 80032da:	4610      	mov	r0, r2
 80032dc:	f7fe fec7 	bl	800206e <LL_ADC_SetCommonPathInternalCh>
 80032e0:	e012      	b.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032e6:	f043 0220 	orr.w	r2, r3, #32
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 80032f4:	e008      	b.n	8003308 <HAL_ADC_ConfigChannel+0xa24>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032fa:	f043 0220 	orr.w	r2, r3, #32
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003310:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 8003314:	4618      	mov	r0, r3
 8003316:	37e4      	adds	r7, #228	@ 0xe4
 8003318:	46bd      	mov	sp, r7
 800331a:	bd90      	pop	{r4, r7, pc}
 800331c:	58026300 	.word	0x58026300
 8003320:	40022000 	.word	0x40022000
 8003324:	40022100 	.word	0x40022100
 8003328:	58026000 	.word	0x58026000
 800332c:	c7520000 	.word	0xc7520000
 8003330:	40022300 	.word	0x40022300
 8003334:	24000000 	.word	0x24000000
 8003338:	053e2d63 	.word	0x053e2d63
 800333c:	c3210000 	.word	0xc3210000
 8003340:	cb840000 	.word	0xcb840000

08003344 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a6c      	ldr	r2, [pc, #432]	@ (8003504 <ADC_ConfigureBoostMode+0x1c0>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d004      	beq.n	8003360 <ADC_ConfigureBoostMode+0x1c>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a6b      	ldr	r2, [pc, #428]	@ (8003508 <ADC_ConfigureBoostMode+0x1c4>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d109      	bne.n	8003374 <ADC_ConfigureBoostMode+0x30>
 8003360:	4b6a      	ldr	r3, [pc, #424]	@ (800350c <ADC_ConfigureBoostMode+0x1c8>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003368:	2b00      	cmp	r3, #0
 800336a:	bf14      	ite	ne
 800336c:	2301      	movne	r3, #1
 800336e:	2300      	moveq	r3, #0
 8003370:	b2db      	uxtb	r3, r3
 8003372:	e008      	b.n	8003386 <ADC_ConfigureBoostMode+0x42>
 8003374:	4b66      	ldr	r3, [pc, #408]	@ (8003510 <ADC_ConfigureBoostMode+0x1cc>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800337c:	2b00      	cmp	r3, #0
 800337e:	bf14      	ite	ne
 8003380:	2301      	movne	r3, #1
 8003382:	2300      	moveq	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d01c      	beq.n	80033c4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800338a:	f004 f933 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 800338e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003398:	d010      	beq.n	80033bc <ADC_ConfigureBoostMode+0x78>
 800339a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800339e:	d873      	bhi.n	8003488 <ADC_ConfigureBoostMode+0x144>
 80033a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033a4:	d002      	beq.n	80033ac <ADC_ConfigureBoostMode+0x68>
 80033a6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033aa:	d16d      	bne.n	8003488 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	0c1b      	lsrs	r3, r3, #16
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033b8:	60fb      	str	r3, [r7, #12]
        break;
 80033ba:	e068      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	60fb      	str	r3, [r7, #12]
        break;
 80033c2:	e064      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80033c4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80033c8:	f04f 0100 	mov.w	r1, #0
 80033cc:	f005 fb0e 	bl	80089ec <HAL_RCCEx_GetPeriphCLKFreq>
 80033d0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033da:	d051      	beq.n	8003480 <ADC_ConfigureBoostMode+0x13c>
 80033dc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033e0:	d854      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 80033e2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033e6:	d047      	beq.n	8003478 <ADC_ConfigureBoostMode+0x134>
 80033e8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80033ec:	d84e      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 80033ee:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033f2:	d03d      	beq.n	8003470 <ADC_ConfigureBoostMode+0x12c>
 80033f4:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80033f8:	d848      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 80033fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80033fe:	d033      	beq.n	8003468 <ADC_ConfigureBoostMode+0x124>
 8003400:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003404:	d842      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 8003406:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800340a:	d029      	beq.n	8003460 <ADC_ConfigureBoostMode+0x11c>
 800340c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003410:	d83c      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 8003412:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003416:	d01a      	beq.n	800344e <ADC_ConfigureBoostMode+0x10a>
 8003418:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800341c:	d836      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 800341e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003422:	d014      	beq.n	800344e <ADC_ConfigureBoostMode+0x10a>
 8003424:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003428:	d830      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 800342a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800342e:	d00e      	beq.n	800344e <ADC_ConfigureBoostMode+0x10a>
 8003430:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003434:	d82a      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 8003436:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800343a:	d008      	beq.n	800344e <ADC_ConfigureBoostMode+0x10a>
 800343c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003440:	d824      	bhi.n	800348c <ADC_ConfigureBoostMode+0x148>
 8003442:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003446:	d002      	beq.n	800344e <ADC_ConfigureBoostMode+0x10a>
 8003448:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800344c:	d11e      	bne.n	800348c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	0c9b      	lsrs	r3, r3, #18
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	68fa      	ldr	r2, [r7, #12]
 8003458:	fbb2 f3f3 	udiv	r3, r2, r3
 800345c:	60fb      	str	r3, [r7, #12]
        break;
 800345e:	e016      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	091b      	lsrs	r3, r3, #4
 8003464:	60fb      	str	r3, [r7, #12]
        break;
 8003466:	e012      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	60fb      	str	r3, [r7, #12]
        break;
 800346e:	e00e      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	099b      	lsrs	r3, r3, #6
 8003474:	60fb      	str	r3, [r7, #12]
        break;
 8003476:	e00a      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	09db      	lsrs	r3, r3, #7
 800347c:	60fb      	str	r3, [r7, #12]
        break;
 800347e:	e006      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	0a1b      	lsrs	r3, r3, #8
 8003484:	60fb      	str	r3, [r7, #12]
        break;
 8003486:	e002      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003488:	bf00      	nop
 800348a:	e000      	b.n	800348e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800348c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	085b      	lsrs	r3, r3, #1
 8003492:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	4a1f      	ldr	r2, [pc, #124]	@ (8003514 <ADC_ConfigureBoostMode+0x1d0>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d808      	bhi.n	80034ae <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689a      	ldr	r2, [r3, #8]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80034aa:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80034ac:	e025      	b.n	80034fa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	4a19      	ldr	r2, [pc, #100]	@ (8003518 <ADC_ConfigureBoostMode+0x1d4>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d80a      	bhi.n	80034cc <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034c8:	609a      	str	r2, [r3, #8]
}
 80034ca:	e016      	b.n	80034fa <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4a13      	ldr	r2, [pc, #76]	@ (800351c <ADC_ConfigureBoostMode+0x1d8>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d80a      	bhi.n	80034ea <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	689b      	ldr	r3, [r3, #8]
 80034da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034e6:	609a      	str	r2, [r3, #8]
}
 80034e8:	e007      	b.n	80034fa <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80034f8:	609a      	str	r2, [r3, #8]
}
 80034fa:	bf00      	nop
 80034fc:	3710      	adds	r7, #16
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	40022000 	.word	0x40022000
 8003508:	40022100 	.word	0x40022100
 800350c:	40022300 	.word	0x40022300
 8003510:	58026300 	.word	0x58026300
 8003514:	005f5e10 	.word	0x005f5e10
 8003518:	00bebc20 	.word	0x00bebc20
 800351c:	017d7840 	.word	0x017d7840

08003520 <LL_ADC_IsEnabled>:
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f003 0301 	and.w	r3, r3, #1
 8003530:	2b01      	cmp	r3, #1
 8003532:	d101      	bne.n	8003538 <LL_ADC_IsEnabled+0x18>
 8003534:	2301      	movs	r3, #1
 8003536:	e000      	b.n	800353a <LL_ADC_IsEnabled+0x1a>
 8003538:	2300      	movs	r3, #0
}
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <LL_ADC_REG_IsConversionOngoing>:
{
 8003546:	b480      	push	{r7}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0304 	and.w	r3, r3, #4
 8003556:	2b04      	cmp	r3, #4
 8003558:	d101      	bne.n	800355e <LL_ADC_REG_IsConversionOngoing+0x18>
 800355a:	2301      	movs	r3, #1
 800355c:	e000      	b.n	8003560 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	370c      	adds	r7, #12
 8003564:	46bd      	mov	sp, r7
 8003566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356a:	4770      	bx	lr

0800356c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800356c:	b590      	push	{r4, r7, lr}
 800356e:	b0a3      	sub	sp, #140	@ 0x8c
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003576:	2300      	movs	r3, #0
 8003578:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003582:	2b01      	cmp	r3, #1
 8003584:	d101      	bne.n	800358a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003586:	2302      	movs	r3, #2
 8003588:	e0c1      	b.n	800370e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2201      	movs	r2, #1
 800358e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003592:	2300      	movs	r3, #0
 8003594:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003596:	2300      	movs	r3, #0
 8003598:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a5e      	ldr	r2, [pc, #376]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d102      	bne.n	80035aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80035a4:	4b5d      	ldr	r3, [pc, #372]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80035a6:	60fb      	str	r3, [r7, #12]
 80035a8:	e001      	b.n	80035ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80035aa:	2300      	movs	r3, #0
 80035ac:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10b      	bne.n	80035cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b8:	f043 0220 	orr.w	r2, r3, #32
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e0a0      	b.n	800370e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff ffb9 	bl	8003546 <LL_ADC_REG_IsConversionOngoing>
 80035d4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ffb2 	bl	8003546 <LL_ADC_REG_IsConversionOngoing>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	f040 8081 	bne.w	80036ec <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80035ea:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d17c      	bne.n	80036ec <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a48      	ldr	r2, [pc, #288]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d004      	beq.n	8003606 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a46      	ldr	r2, [pc, #280]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d101      	bne.n	800360a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003606:	4b46      	ldr	r3, [pc, #280]	@ (8003720 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003608:	e000      	b.n	800360c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800360a:	4b46      	ldr	r3, [pc, #280]	@ (8003724 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800360c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d039      	beq.n	800368a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003616:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	431a      	orrs	r2, r3
 8003624:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003626:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a3a      	ldr	r2, [pc, #232]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d004      	beq.n	800363c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a39      	ldr	r2, [pc, #228]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d10e      	bne.n	800365a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 800363c:	4836      	ldr	r0, [pc, #216]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800363e:	f7ff ff6f 	bl	8003520 <LL_ADC_IsEnabled>
 8003642:	4604      	mov	r4, r0
 8003644:	4835      	ldr	r0, [pc, #212]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003646:	f7ff ff6b 	bl	8003520 <LL_ADC_IsEnabled>
 800364a:	4603      	mov	r3, r0
 800364c:	4323      	orrs	r3, r4
 800364e:	2b00      	cmp	r3, #0
 8003650:	bf0c      	ite	eq
 8003652:	2301      	moveq	r3, #1
 8003654:	2300      	movne	r3, #0
 8003656:	b2db      	uxtb	r3, r3
 8003658:	e008      	b.n	800366c <HAL_ADCEx_MultiModeConfigChannel+0x100>
 800365a:	4833      	ldr	r0, [pc, #204]	@ (8003728 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800365c:	f7ff ff60 	bl	8003520 <LL_ADC_IsEnabled>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	bf0c      	ite	eq
 8003666:	2301      	moveq	r3, #1
 8003668:	2300      	movne	r3, #0
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b00      	cmp	r3, #0
 800366e:	d047      	beq.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003670:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003672:	689a      	ldr	r2, [r3, #8]
 8003674:	4b2d      	ldr	r3, [pc, #180]	@ (800372c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003676:	4013      	ands	r3, r2
 8003678:	683a      	ldr	r2, [r7, #0]
 800367a:	6811      	ldr	r1, [r2, #0]
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	6892      	ldr	r2, [r2, #8]
 8003680:	430a      	orrs	r2, r1
 8003682:	431a      	orrs	r2, r3
 8003684:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003686:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003688:	e03a      	b.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800368a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003692:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003694:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	4a1f      	ldr	r2, [pc, #124]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d004      	beq.n	80036aa <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a1d      	ldr	r2, [pc, #116]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d10e      	bne.n	80036c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80036aa:	481b      	ldr	r0, [pc, #108]	@ (8003718 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80036ac:	f7ff ff38 	bl	8003520 <LL_ADC_IsEnabled>
 80036b0:	4604      	mov	r4, r0
 80036b2:	481a      	ldr	r0, [pc, #104]	@ (800371c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80036b4:	f7ff ff34 	bl	8003520 <LL_ADC_IsEnabled>
 80036b8:	4603      	mov	r3, r0
 80036ba:	4323      	orrs	r3, r4
 80036bc:	2b00      	cmp	r3, #0
 80036be:	bf0c      	ite	eq
 80036c0:	2301      	moveq	r3, #1
 80036c2:	2300      	movne	r3, #0
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	e008      	b.n	80036da <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80036c8:	4817      	ldr	r0, [pc, #92]	@ (8003728 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80036ca:	f7ff ff29 	bl	8003520 <LL_ADC_IsEnabled>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	bf0c      	ite	eq
 80036d4:	2301      	moveq	r3, #1
 80036d6:	2300      	movne	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d010      	beq.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80036de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80036e0:	689a      	ldr	r2, [r3, #8]
 80036e2:	4b12      	ldr	r3, [pc, #72]	@ (800372c <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80036e8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80036ea:	e009      	b.n	8003700 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036f0:	f043 0220 	orr.w	r2, r3, #32
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80036fe:	e000      	b.n	8003702 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003700:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2200      	movs	r2, #0
 8003706:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800370a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800370e:	4618      	mov	r0, r3
 8003710:	378c      	adds	r7, #140	@ 0x8c
 8003712:	46bd      	mov	sp, r7
 8003714:	bd90      	pop	{r4, r7, pc}
 8003716:	bf00      	nop
 8003718:	40022000 	.word	0x40022000
 800371c:	40022100 	.word	0x40022100
 8003720:	40022300 	.word	0x40022300
 8003724:	58026300 	.word	0x58026300
 8003728:	58026000 	.word	0x58026000
 800372c:	fffff0e0 	.word	0xfffff0e0

08003730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003730:	b480      	push	{r7}
 8003732:	b085      	sub	sp, #20
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f003 0307 	and.w	r3, r3, #7
 800373e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003740:	4b0b      	ldr	r3, [pc, #44]	@ (8003770 <__NVIC_SetPriorityGrouping+0x40>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800374c:	4013      	ands	r3, r2
 800374e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003754:	68bb      	ldr	r3, [r7, #8]
 8003756:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003758:	4b06      	ldr	r3, [pc, #24]	@ (8003774 <__NVIC_SetPriorityGrouping+0x44>)
 800375a:	4313      	orrs	r3, r2
 800375c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800375e:	4a04      	ldr	r2, [pc, #16]	@ (8003770 <__NVIC_SetPriorityGrouping+0x40>)
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	60d3      	str	r3, [r2, #12]
}
 8003764:	bf00      	nop
 8003766:	3714      	adds	r7, #20
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00
 8003774:	05fa0000 	.word	0x05fa0000

08003778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800377c:	4b04      	ldr	r3, [pc, #16]	@ (8003790 <__NVIC_GetPriorityGrouping+0x18>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	0a1b      	lsrs	r3, r3, #8
 8003782:	f003 0307 	and.w	r3, r3, #7
}
 8003786:	4618      	mov	r0, r3
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	e000ed00 	.word	0xe000ed00

08003794 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800379e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	db0b      	blt.n	80037be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037a6:	88fb      	ldrh	r3, [r7, #6]
 80037a8:	f003 021f 	and.w	r2, r3, #31
 80037ac:	4907      	ldr	r1, [pc, #28]	@ (80037cc <__NVIC_EnableIRQ+0x38>)
 80037ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037b2:	095b      	lsrs	r3, r3, #5
 80037b4:	2001      	movs	r0, #1
 80037b6:	fa00 f202 	lsl.w	r2, r0, r2
 80037ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037be:	bf00      	nop
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	e000e100 	.word	0xe000e100

080037d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	6039      	str	r1, [r7, #0]
 80037da:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80037dc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	db0a      	blt.n	80037fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	b2da      	uxtb	r2, r3
 80037e8:	490c      	ldr	r1, [pc, #48]	@ (800381c <__NVIC_SetPriority+0x4c>)
 80037ea:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037ee:	0112      	lsls	r2, r2, #4
 80037f0:	b2d2      	uxtb	r2, r2
 80037f2:	440b      	add	r3, r1
 80037f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037f8:	e00a      	b.n	8003810 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	b2da      	uxtb	r2, r3
 80037fe:	4908      	ldr	r1, [pc, #32]	@ (8003820 <__NVIC_SetPriority+0x50>)
 8003800:	88fb      	ldrh	r3, [r7, #6]
 8003802:	f003 030f 	and.w	r3, r3, #15
 8003806:	3b04      	subs	r3, #4
 8003808:	0112      	lsls	r2, r2, #4
 800380a:	b2d2      	uxtb	r2, r2
 800380c:	440b      	add	r3, r1
 800380e:	761a      	strb	r2, [r3, #24]
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	e000e100 	.word	0xe000e100
 8003820:	e000ed00 	.word	0xe000ed00

08003824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003824:	b480      	push	{r7}
 8003826:	b089      	sub	sp, #36	@ 0x24
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	f1c3 0307 	rsb	r3, r3, #7
 800383e:	2b04      	cmp	r3, #4
 8003840:	bf28      	it	cs
 8003842:	2304      	movcs	r3, #4
 8003844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	3304      	adds	r3, #4
 800384a:	2b06      	cmp	r3, #6
 800384c:	d902      	bls.n	8003854 <NVIC_EncodePriority+0x30>
 800384e:	69fb      	ldr	r3, [r7, #28]
 8003850:	3b03      	subs	r3, #3
 8003852:	e000      	b.n	8003856 <NVIC_EncodePriority+0x32>
 8003854:	2300      	movs	r3, #0
 8003856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003858:	f04f 32ff 	mov.w	r2, #4294967295
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	fa02 f303 	lsl.w	r3, r2, r3
 8003862:	43da      	mvns	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	401a      	ands	r2, r3
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800386c:	f04f 31ff 	mov.w	r1, #4294967295
 8003870:	697b      	ldr	r3, [r7, #20]
 8003872:	fa01 f303 	lsl.w	r3, r1, r3
 8003876:	43d9      	mvns	r1, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800387c:	4313      	orrs	r3, r2
         );
}
 800387e:	4618      	mov	r0, r3
 8003880:	3724      	adds	r7, #36	@ 0x24
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
	...

0800388c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3b01      	subs	r3, #1
 8003898:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800389c:	d301      	bcc.n	80038a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800389e:	2301      	movs	r3, #1
 80038a0:	e00f      	b.n	80038c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038a2:	4a0a      	ldr	r2, [pc, #40]	@ (80038cc <SysTick_Config+0x40>)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038aa:	210f      	movs	r1, #15
 80038ac:	f04f 30ff 	mov.w	r0, #4294967295
 80038b0:	f7ff ff8e 	bl	80037d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038b4:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <SysTick_Config+0x40>)
 80038b6:	2200      	movs	r2, #0
 80038b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ba:	4b04      	ldr	r3, [pc, #16]	@ (80038cc <SysTick_Config+0x40>)
 80038bc:	2207      	movs	r2, #7
 80038be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	e000e010 	.word	0xe000e010

080038d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038d8:	6878      	ldr	r0, [r7, #4]
 80038da:	f7ff ff29 	bl	8003730 <__NVIC_SetPriorityGrouping>
}
 80038de:	bf00      	nop
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b086      	sub	sp, #24
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	4603      	mov	r3, r0
 80038ee:	60b9      	str	r1, [r7, #8]
 80038f0:	607a      	str	r2, [r7, #4]
 80038f2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80038f4:	f7ff ff40 	bl	8003778 <__NVIC_GetPriorityGrouping>
 80038f8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038fa:	687a      	ldr	r2, [r7, #4]
 80038fc:	68b9      	ldr	r1, [r7, #8]
 80038fe:	6978      	ldr	r0, [r7, #20]
 8003900:	f7ff ff90 	bl	8003824 <NVIC_EncodePriority>
 8003904:	4602      	mov	r2, r0
 8003906:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800390a:	4611      	mov	r1, r2
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff5f 	bl	80037d0 <__NVIC_SetPriority>
}
 8003912:	bf00      	nop
 8003914:	3718      	adds	r7, #24
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	4603      	mov	r3, r0
 8003922:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003924:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003928:	4618      	mov	r0, r3
 800392a:	f7ff ff33 	bl	8003794 <__NVIC_EnableIRQ>
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b082      	sub	sp, #8
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ffa4 	bl	800388c <SysTick_Config>
 8003944:	4603      	mov	r3, r0
}
 8003946:	4618      	mov	r0, r3
 8003948:	3708      	adds	r7, #8
 800394a:	46bd      	mov	sp, r7
 800394c:	bd80      	pop	{r7, pc}
	...

08003950 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003954:	f3bf 8f5f 	dmb	sy
}
 8003958:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800395a:	4b07      	ldr	r3, [pc, #28]	@ (8003978 <HAL_MPU_Disable+0x28>)
 800395c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800395e:	4a06      	ldr	r2, [pc, #24]	@ (8003978 <HAL_MPU_Disable+0x28>)
 8003960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003964:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003966:	4b05      	ldr	r3, [pc, #20]	@ (800397c <HAL_MPU_Disable+0x2c>)
 8003968:	2200      	movs	r2, #0
 800396a:	605a      	str	r2, [r3, #4]
}
 800396c:	bf00      	nop
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	e000ed00 	.word	0xe000ed00
 800397c:	e000ed90 	.word	0xe000ed90

08003980 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003988:	4a0b      	ldr	r2, [pc, #44]	@ (80039b8 <HAL_MPU_Enable+0x38>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	f043 0301 	orr.w	r3, r3, #1
 8003990:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003992:	4b0a      	ldr	r3, [pc, #40]	@ (80039bc <HAL_MPU_Enable+0x3c>)
 8003994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003996:	4a09      	ldr	r2, [pc, #36]	@ (80039bc <HAL_MPU_Enable+0x3c>)
 8003998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800399c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800399e:	f3bf 8f4f 	dsb	sy
}
 80039a2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80039a4:	f3bf 8f6f 	isb	sy
}
 80039a8:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80039aa:	bf00      	nop
 80039ac:	370c      	adds	r7, #12
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	e000ed90 	.word	0xe000ed90
 80039bc:	e000ed00 	.word	0xe000ed00

080039c0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80039c0:	b480      	push	{r7}
 80039c2:	b083      	sub	sp, #12
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	785a      	ldrb	r2, [r3, #1]
 80039cc:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <HAL_MPU_ConfigRegion+0x7c>)
 80039ce:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80039d0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a3c <HAL_MPU_ConfigRegion+0x7c>)
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	4a19      	ldr	r2, [pc, #100]	@ (8003a3c <HAL_MPU_ConfigRegion+0x7c>)
 80039d6:	f023 0301 	bic.w	r3, r3, #1
 80039da:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80039dc:	4a17      	ldr	r2, [pc, #92]	@ (8003a3c <HAL_MPU_ConfigRegion+0x7c>)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	7b1b      	ldrb	r3, [r3, #12]
 80039e8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	7adb      	ldrb	r3, [r3, #11]
 80039ee:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	7a9b      	ldrb	r3, [r3, #10]
 80039f6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	7b5b      	ldrb	r3, [r3, #13]
 80039fe:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003a00:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	7b9b      	ldrb	r3, [r3, #14]
 8003a06:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003a08:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	7bdb      	ldrb	r3, [r3, #15]
 8003a0e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003a10:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	7a5b      	ldrb	r3, [r3, #9]
 8003a16:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003a18:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	7a1b      	ldrb	r3, [r3, #8]
 8003a1e:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003a20:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	7812      	ldrb	r2, [r2, #0]
 8003a26:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a28:	4a04      	ldr	r2, [pc, #16]	@ (8003a3c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003a2a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a2c:	6113      	str	r3, [r2, #16]
}
 8003a2e:	bf00      	nop
 8003a30:	370c      	adds	r7, #12
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	e000ed90 	.word	0xe000ed90

08003a40 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b082      	sub	sp, #8
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d101      	bne.n	8003a52 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e014      	b.n	8003a7c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	791b      	ldrb	r3, [r3, #4]
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d105      	bne.n	8003a68 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f7fd fe10 	bl	8001688 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2200      	movs	r2, #0
 8003a72:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2201      	movs	r2, #1
 8003a78:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3708      	adds	r7, #8
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}

08003a84 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	60b9      	str	r1, [r7, #8]
 8003a8e:	607a      	str	r2, [r7, #4]
 8003a90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d101      	bne.n	8003a9c <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e0a2      	b.n	8003be2 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	795b      	ldrb	r3, [r3, #5]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d101      	bne.n	8003aa8 <HAL_DAC_Start_DMA+0x24>
 8003aa4:	2302      	movs	r3, #2
 8003aa6:	e09c      	b.n	8003be2 <HAL_DAC_Start_DMA+0x15e>
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d129      	bne.n	8003b0e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	4a4b      	ldr	r2, [pc, #300]	@ (8003bec <HAL_DAC_Start_DMA+0x168>)
 8003ac0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8003bf0 <HAL_DAC_Start_DMA+0x16c>)
 8003ac8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	4a49      	ldr	r2, [pc, #292]	@ (8003bf4 <HAL_DAC_Start_DMA+0x170>)
 8003ad0:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681a      	ldr	r2, [r3, #0]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003ae0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8003ae2:	6a3b      	ldr	r3, [r7, #32]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <HAL_DAC_Start_DMA+0x6c>
 8003ae8:	6a3b      	ldr	r3, [r7, #32]
 8003aea:	2b04      	cmp	r3, #4
 8003aec:	d005      	beq.n	8003afa <HAL_DAC_Start_DMA+0x76>
 8003aee:	e009      	b.n	8003b04 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	3308      	adds	r3, #8
 8003af6:	613b      	str	r3, [r7, #16]
        break;
 8003af8:	e033      	b.n	8003b62 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	330c      	adds	r3, #12
 8003b00:	613b      	str	r3, [r7, #16]
        break;
 8003b02:	e02e      	b.n	8003b62 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	3310      	adds	r3, #16
 8003b0a:	613b      	str	r3, [r7, #16]
        break;
 8003b0c:	e029      	b.n	8003b62 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	4a39      	ldr	r2, [pc, #228]	@ (8003bf8 <HAL_DAC_Start_DMA+0x174>)
 8003b14:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	4a38      	ldr	r2, [pc, #224]	@ (8003bfc <HAL_DAC_Start_DMA+0x178>)
 8003b1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	68db      	ldr	r3, [r3, #12]
 8003b22:	4a37      	ldr	r2, [pc, #220]	@ (8003c00 <HAL_DAC_Start_DMA+0x17c>)
 8003b24:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8003b34:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d003      	beq.n	8003b44 <HAL_DAC_Start_DMA+0xc0>
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d005      	beq.n	8003b4e <HAL_DAC_Start_DMA+0xca>
 8003b42:	e009      	b.n	8003b58 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3314      	adds	r3, #20
 8003b4a:	613b      	str	r3, [r7, #16]
        break;
 8003b4c:	e009      	b.n	8003b62 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	3318      	adds	r3, #24
 8003b54:	613b      	str	r3, [r7, #16]
        break;
 8003b56:	e004      	b.n	8003b62 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	331c      	adds	r3, #28
 8003b5e:	613b      	str	r3, [r7, #16]
        break;
 8003b60:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d111      	bne.n	8003b8c <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b76:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6898      	ldr	r0, [r3, #8]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	f000 fd81 	bl	8004688 <HAL_DMA_Start_IT>
 8003b86:	4603      	mov	r3, r0
 8003b88:	75fb      	strb	r3, [r7, #23]
 8003b8a:	e010      	b.n	8003bae <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003b9a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	68d8      	ldr	r0, [r3, #12]
 8003ba0:	6879      	ldr	r1, [r7, #4]
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	f000 fd6f 	bl	8004688 <HAL_DMA_Start_IT>
 8003baa:	4603      	mov	r3, r0
 8003bac:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8003bb4:	7dfb      	ldrb	r3, [r7, #23]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d10c      	bne.n	8003bd4 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	6819      	ldr	r1, [r3, #0]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
 8003bc2:	f003 0310 	and.w	r3, r3, #16
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	409a      	lsls	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	430a      	orrs	r2, r1
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e005      	b.n	8003be0 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	f043 0204 	orr.w	r2, r3, #4
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3718      	adds	r7, #24
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	08003ec5 	.word	0x08003ec5
 8003bf0:	08003ee7 	.word	0x08003ee7
 8003bf4:	08003f03 	.word	0x08003f03
 8003bf8:	08003f6d 	.word	0x08003f6d
 8003bfc:	08003f8f 	.word	0x08003f8f
 8003c00:	08003fab 	.word	0x08003fab

08003c04 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8003c20:	bf00      	nop
 8003c22:	370c      	adds	r7, #12
 8003c24:	46bd      	mov	sp, r7
 8003c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2a:	4770      	bx	lr

08003c2c <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8003c34:	bf00      	nop
 8003c36:	370c      	adds	r7, #12
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3e:	4770      	bx	lr

08003c40 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b08a      	sub	sp, #40	@ 0x28
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d002      	beq.n	8003c5e <HAL_DAC_ConfigChannel+0x1e>
 8003c58:	68bb      	ldr	r3, [r7, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d101      	bne.n	8003c62 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e12a      	b.n	8003eb8 <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	795b      	ldrb	r3, [r3, #5]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d101      	bne.n	8003c6e <HAL_DAC_ConfigChannel+0x2e>
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	e124      	b.n	8003eb8 <HAL_DAC_ConfigChannel+0x278>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2201      	movs	r2, #1
 8003c72:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2202      	movs	r2, #2
 8003c78:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d17a      	bne.n	8003d78 <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8003c82:	f7fe f9d5 	bl	8002030 <HAL_GetTick>
 8003c86:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d13d      	bne.n	8003d0a <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003c8e:	e018      	b.n	8003cc2 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003c90:	f7fe f9ce 	bl	8002030 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d911      	bls.n	8003cc2 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ca4:	4b86      	ldr	r3, [pc, #536]	@ (8003ec0 <HAL_DAC_ConfigChannel+0x280>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00a      	beq.n	8003cc2 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	691b      	ldr	r3, [r3, #16]
 8003cb0:	f043 0208 	orr.w	r2, r3, #8
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2203      	movs	r2, #3
 8003cbc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e0fa      	b.n	8003eb8 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cc8:	4b7d      	ldr	r3, [pc, #500]	@ (8003ec0 <HAL_DAC_ConfigChannel+0x280>)
 8003cca:	4013      	ands	r3, r2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1df      	bne.n	8003c90 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	6992      	ldr	r2, [r2, #24]
 8003cd8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cda:	e020      	b.n	8003d1e <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003cdc:	f7fe f9a8 	bl	8002030 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d90f      	bls.n	8003d0a <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	da0a      	bge.n	8003d0a <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	691b      	ldr	r3, [r3, #16]
 8003cf8:	f043 0208 	orr.w	r2, r3, #8
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2203      	movs	r2, #3
 8003d04:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e0d6      	b.n	8003eb8 <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	dbe3      	blt.n	8003cdc <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	68ba      	ldr	r2, [r7, #8]
 8003d1a:	6992      	ldr	r2, [r2, #24]
 8003d1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f003 0310 	and.w	r3, r3, #16
 8003d2a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8003d32:	43db      	mvns	r3, r3
 8003d34:	ea02 0103 	and.w	r1, r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	69da      	ldr	r2, [r3, #28]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f003 0310 	and.w	r3, r3, #16
 8003d42:	409a      	lsls	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	430a      	orrs	r2, r1
 8003d4a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	f003 0310 	and.w	r3, r3, #16
 8003d58:	21ff      	movs	r1, #255	@ 0xff
 8003d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	ea02 0103 	and.w	r1, r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	6a1a      	ldr	r2, [r3, #32]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	409a      	lsls	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	430a      	orrs	r2, r1
 8003d76:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d11d      	bne.n	8003dbc <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d86:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f003 0310 	and.w	r3, r3, #16
 8003d8e:	221f      	movs	r2, #31
 8003d90:	fa02 f303 	lsl.w	r3, r2, r3
 8003d94:	43db      	mvns	r3, r3
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f003 0310 	and.w	r3, r3, #16
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	fa02 f303 	lsl.w	r3, r2, r3
 8003dae:	69ba      	ldr	r2, [r7, #24]
 8003db0:	4313      	orrs	r3, r2
 8003db2:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dc2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	f003 0310 	and.w	r3, r3, #16
 8003dca:	2207      	movs	r2, #7
 8003dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d102      	bne.n	8003de6 <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8003de0:	2300      	movs	r3, #0
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003de4:	e00f      	b.n	8003e06 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d102      	bne.n	8003df4 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003dee:	2301      	movs	r3, #1
 8003df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003df2:	e008      	b.n	8003e06 <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d102      	bne.n	8003e02 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e00:	e001      	b.n	8003e06 <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	681a      	ldr	r2, [r3, #0]
 8003e0a:	68bb      	ldr	r3, [r7, #8]
 8003e0c:	689b      	ldr	r3, [r3, #8]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e12:	4313      	orrs	r3, r2
 8003e14:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	f003 0310 	and.w	r3, r3, #16
 8003e1c:	697a      	ldr	r2, [r7, #20]
 8003e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e22:	69ba      	ldr	r2, [r7, #24]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6819      	ldr	r1, [r3, #0]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f003 0310 	and.w	r3, r3, #16
 8003e3c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003e40:	fa02 f303 	lsl.w	r3, r2, r3
 8003e44:	43da      	mvns	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	400a      	ands	r2, r1
 8003e4c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f003 0310 	and.w	r3, r3, #16
 8003e5c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003e60:	fa02 f303 	lsl.w	r3, r2, r3
 8003e64:	43db      	mvns	r3, r3
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e7e:	69ba      	ldr	r2, [r7, #24]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	69ba      	ldr	r2, [r7, #24]
 8003e8a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6819      	ldr	r1, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	f003 0310 	and.w	r3, r3, #16
 8003e98:	22c0      	movs	r2, #192	@ 0xc0
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	43da      	mvns	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003eb4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	3728      	adds	r7, #40	@ 0x28
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	20008000 	.word	0x20008000

08003ec4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b084      	sub	sp, #16
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f7ff fe96 	bl	8003c04 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2201      	movs	r2, #1
 8003edc:	711a      	strb	r2, [r3, #4]
}
 8003ede:	bf00      	nop
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8003ee6:	b580      	push	{r7, lr}
 8003ee8:	b084      	sub	sp, #16
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f7ff fe8f 	bl	8003c18 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003efa:	bf00      	nop
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	f043 0204 	orr.w	r2, r3, #4
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f7ff fe85 	bl	8003c2c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2201      	movs	r2, #1
 8003f26:	711a      	strb	r2, [r3, #4]
}
 8003f28:	bf00      	nop
 8003f2a:	3710      	adds	r7, #16
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8003f38:	bf00      	nop
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr

08003f44 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8003f4c:	bf00      	nop
 8003f4e:	370c      	adds	r7, #12
 8003f50:	46bd      	mov	sp, r7
 8003f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f56:	4770      	bx	lr

08003f58 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8003f60:	bf00      	nop
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr

08003f6c <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f78:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f7ff ffd8 	bl	8003f30 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2201      	movs	r2, #1
 8003f84:	711a      	strb	r2, [r3, #4]
}
 8003f86:	bf00      	nop
 8003f88:	3710      	adds	r7, #16
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}

08003f8e <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b084      	sub	sp, #16
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f9a:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ffd1 	bl	8003f44 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8003fa2:	bf00      	nop
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b084      	sub	sp, #16
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fb6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	691b      	ldr	r3, [r3, #16]
 8003fbc:	f043 0204 	orr.w	r2, r3, #4
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f7ff ffc7 	bl	8003f58 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	711a      	strb	r2, [r3, #4]
}
 8003fd0:	bf00      	nop
 8003fd2:	3710      	adds	r7, #16
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8003fe0:	f7fe f826 	bl	8002030 <HAL_GetTick>
 8003fe4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d101      	bne.n	8003ff0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e312      	b.n	8004616 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a66      	ldr	r2, [pc, #408]	@ (8004190 <HAL_DMA_Init+0x1b8>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d04a      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a65      	ldr	r2, [pc, #404]	@ (8004194 <HAL_DMA_Init+0x1bc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d045      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a63      	ldr	r2, [pc, #396]	@ (8004198 <HAL_DMA_Init+0x1c0>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d040      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a62      	ldr	r2, [pc, #392]	@ (800419c <HAL_DMA_Init+0x1c4>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d03b      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a60      	ldr	r2, [pc, #384]	@ (80041a0 <HAL_DMA_Init+0x1c8>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d036      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a5f      	ldr	r2, [pc, #380]	@ (80041a4 <HAL_DMA_Init+0x1cc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d031      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a5d      	ldr	r2, [pc, #372]	@ (80041a8 <HAL_DMA_Init+0x1d0>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d02c      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a5c      	ldr	r2, [pc, #368]	@ (80041ac <HAL_DMA_Init+0x1d4>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d027      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a5a      	ldr	r2, [pc, #360]	@ (80041b0 <HAL_DMA_Init+0x1d8>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d022      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a59      	ldr	r2, [pc, #356]	@ (80041b4 <HAL_DMA_Init+0x1dc>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d01d      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a57      	ldr	r2, [pc, #348]	@ (80041b8 <HAL_DMA_Init+0x1e0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d018      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a56      	ldr	r2, [pc, #344]	@ (80041bc <HAL_DMA_Init+0x1e4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d013      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a54      	ldr	r2, [pc, #336]	@ (80041c0 <HAL_DMA_Init+0x1e8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d00e      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a53      	ldr	r2, [pc, #332]	@ (80041c4 <HAL_DMA_Init+0x1ec>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d009      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a51      	ldr	r2, [pc, #324]	@ (80041c8 <HAL_DMA_Init+0x1f0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d004      	beq.n	8004090 <HAL_DMA_Init+0xb8>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a50      	ldr	r2, [pc, #320]	@ (80041cc <HAL_DMA_Init+0x1f4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d101      	bne.n	8004094 <HAL_DMA_Init+0xbc>
 8004090:	2301      	movs	r3, #1
 8004092:	e000      	b.n	8004096 <HAL_DMA_Init+0xbe>
 8004094:	2300      	movs	r3, #0
 8004096:	2b00      	cmp	r3, #0
 8004098:	f000 813c 	beq.w	8004314 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2202      	movs	r2, #2
 80040a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a37      	ldr	r2, [pc, #220]	@ (8004190 <HAL_DMA_Init+0x1b8>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d04a      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a36      	ldr	r2, [pc, #216]	@ (8004194 <HAL_DMA_Init+0x1bc>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d045      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	4a34      	ldr	r2, [pc, #208]	@ (8004198 <HAL_DMA_Init+0x1c0>)
 80040c6:	4293      	cmp	r3, r2
 80040c8:	d040      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	4a33      	ldr	r2, [pc, #204]	@ (800419c <HAL_DMA_Init+0x1c4>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d03b      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a31      	ldr	r2, [pc, #196]	@ (80041a0 <HAL_DMA_Init+0x1c8>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d036      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a30      	ldr	r2, [pc, #192]	@ (80041a4 <HAL_DMA_Init+0x1cc>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d031      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4a2e      	ldr	r2, [pc, #184]	@ (80041a8 <HAL_DMA_Init+0x1d0>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d02c      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a2d      	ldr	r2, [pc, #180]	@ (80041ac <HAL_DMA_Init+0x1d4>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d027      	beq.n	800414c <HAL_DMA_Init+0x174>
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	4a2b      	ldr	r2, [pc, #172]	@ (80041b0 <HAL_DMA_Init+0x1d8>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d022      	beq.n	800414c <HAL_DMA_Init+0x174>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a2a      	ldr	r2, [pc, #168]	@ (80041b4 <HAL_DMA_Init+0x1dc>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d01d      	beq.n	800414c <HAL_DMA_Init+0x174>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a28      	ldr	r2, [pc, #160]	@ (80041b8 <HAL_DMA_Init+0x1e0>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d018      	beq.n	800414c <HAL_DMA_Init+0x174>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a27      	ldr	r2, [pc, #156]	@ (80041bc <HAL_DMA_Init+0x1e4>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d013      	beq.n	800414c <HAL_DMA_Init+0x174>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a25      	ldr	r2, [pc, #148]	@ (80041c0 <HAL_DMA_Init+0x1e8>)
 800412a:	4293      	cmp	r3, r2
 800412c:	d00e      	beq.n	800414c <HAL_DMA_Init+0x174>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a24      	ldr	r2, [pc, #144]	@ (80041c4 <HAL_DMA_Init+0x1ec>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d009      	beq.n	800414c <HAL_DMA_Init+0x174>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a22      	ldr	r2, [pc, #136]	@ (80041c8 <HAL_DMA_Init+0x1f0>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d004      	beq.n	800414c <HAL_DMA_Init+0x174>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4a21      	ldr	r2, [pc, #132]	@ (80041cc <HAL_DMA_Init+0x1f4>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d108      	bne.n	800415e <HAL_DMA_Init+0x186>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0201 	bic.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	e007      	b.n	800416e <HAL_DMA_Init+0x196>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f022 0201 	bic.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800416e:	e02f      	b.n	80041d0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004170:	f7fd ff5e 	bl	8002030 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b05      	cmp	r3, #5
 800417c:	d928      	bls.n	80041d0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2220      	movs	r2, #32
 8004182:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2203      	movs	r2, #3
 8004188:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e242      	b.n	8004616 <HAL_DMA_Init+0x63e>
 8004190:	40020010 	.word	0x40020010
 8004194:	40020028 	.word	0x40020028
 8004198:	40020040 	.word	0x40020040
 800419c:	40020058 	.word	0x40020058
 80041a0:	40020070 	.word	0x40020070
 80041a4:	40020088 	.word	0x40020088
 80041a8:	400200a0 	.word	0x400200a0
 80041ac:	400200b8 	.word	0x400200b8
 80041b0:	40020410 	.word	0x40020410
 80041b4:	40020428 	.word	0x40020428
 80041b8:	40020440 	.word	0x40020440
 80041bc:	40020458 	.word	0x40020458
 80041c0:	40020470 	.word	0x40020470
 80041c4:	40020488 	.word	0x40020488
 80041c8:	400204a0 	.word	0x400204a0
 80041cc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1c8      	bne.n	8004170 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80041e6:	697a      	ldr	r2, [r7, #20]
 80041e8:	4b83      	ldr	r3, [pc, #524]	@ (80043f8 <HAL_DMA_Init+0x420>)
 80041ea:	4013      	ands	r3, r2
 80041ec:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80041f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004202:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	699b      	ldr	r3, [r3, #24]
 8004208:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800420e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8004216:	697a      	ldr	r2, [r7, #20]
 8004218:	4313      	orrs	r3, r2
 800421a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004220:	2b04      	cmp	r3, #4
 8004222:	d107      	bne.n	8004234 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422c:	4313      	orrs	r3, r2
 800422e:	697a      	ldr	r2, [r7, #20]
 8004230:	4313      	orrs	r3, r2
 8004232:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b28      	cmp	r3, #40	@ 0x28
 800423a:	d903      	bls.n	8004244 <HAL_DMA_Init+0x26c>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	2b2e      	cmp	r3, #46	@ 0x2e
 8004242:	d91f      	bls.n	8004284 <HAL_DMA_Init+0x2ac>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b3e      	cmp	r3, #62	@ 0x3e
 800424a:	d903      	bls.n	8004254 <HAL_DMA_Init+0x27c>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	2b42      	cmp	r3, #66	@ 0x42
 8004252:	d917      	bls.n	8004284 <HAL_DMA_Init+0x2ac>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	2b46      	cmp	r3, #70	@ 0x46
 800425a:	d903      	bls.n	8004264 <HAL_DMA_Init+0x28c>
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b48      	cmp	r3, #72	@ 0x48
 8004262:	d90f      	bls.n	8004284 <HAL_DMA_Init+0x2ac>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	2b4e      	cmp	r3, #78	@ 0x4e
 800426a:	d903      	bls.n	8004274 <HAL_DMA_Init+0x29c>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	2b52      	cmp	r3, #82	@ 0x52
 8004272:	d907      	bls.n	8004284 <HAL_DMA_Init+0x2ac>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	2b73      	cmp	r3, #115	@ 0x73
 800427a:	d905      	bls.n	8004288 <HAL_DMA_Init+0x2b0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	2b77      	cmp	r3, #119	@ 0x77
 8004282:	d801      	bhi.n	8004288 <HAL_DMA_Init+0x2b0>
 8004284:	2301      	movs	r3, #1
 8004286:	e000      	b.n	800428a <HAL_DMA_Init+0x2b2>
 8004288:	2300      	movs	r3, #0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d003      	beq.n	8004296 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004294:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	695b      	ldr	r3, [r3, #20]
 80042a4:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f023 0307 	bic.w	r3, r3, #7
 80042ac:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	2b04      	cmp	r3, #4
 80042be:	d117      	bne.n	80042f0 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c4:	697a      	ldr	r2, [r7, #20]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d00e      	beq.n	80042f0 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f001 fdca 	bl	8005e6c <DMA_CheckFifoParam>
 80042d8:	4603      	mov	r3, r0
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d008      	beq.n	80042f0 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2240      	movs	r2, #64	@ 0x40
 80042e2:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e192      	b.n	8004616 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f001 fd05 	bl	8005d08 <DMA_CalcBaseAndBitshift>
 80042fe:	4603      	mov	r3, r0
 8004300:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004306:	f003 031f 	and.w	r3, r3, #31
 800430a:	223f      	movs	r2, #63	@ 0x3f
 800430c:	409a      	lsls	r2, r3
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	609a      	str	r2, [r3, #8]
 8004312:	e0c8      	b.n	80044a6 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a38      	ldr	r2, [pc, #224]	@ (80043fc <HAL_DMA_Init+0x424>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d022      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a37      	ldr	r2, [pc, #220]	@ (8004400 <HAL_DMA_Init+0x428>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d01d      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a35      	ldr	r2, [pc, #212]	@ (8004404 <HAL_DMA_Init+0x42c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d018      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a34      	ldr	r2, [pc, #208]	@ (8004408 <HAL_DMA_Init+0x430>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d013      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	4a32      	ldr	r2, [pc, #200]	@ (800440c <HAL_DMA_Init+0x434>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d00e      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a31      	ldr	r2, [pc, #196]	@ (8004410 <HAL_DMA_Init+0x438>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d009      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4a2f      	ldr	r2, [pc, #188]	@ (8004414 <HAL_DMA_Init+0x43c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d004      	beq.n	8004364 <HAL_DMA_Init+0x38c>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a2e      	ldr	r2, [pc, #184]	@ (8004418 <HAL_DMA_Init+0x440>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d101      	bne.n	8004368 <HAL_DMA_Init+0x390>
 8004364:	2301      	movs	r3, #1
 8004366:	e000      	b.n	800436a <HAL_DMA_Init+0x392>
 8004368:	2300      	movs	r3, #0
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 8092 	beq.w	8004494 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a21      	ldr	r2, [pc, #132]	@ (80043fc <HAL_DMA_Init+0x424>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d021      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a20      	ldr	r2, [pc, #128]	@ (8004400 <HAL_DMA_Init+0x428>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d01c      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1e      	ldr	r2, [pc, #120]	@ (8004404 <HAL_DMA_Init+0x42c>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d017      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a1d      	ldr	r2, [pc, #116]	@ (8004408 <HAL_DMA_Init+0x430>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d012      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1b      	ldr	r2, [pc, #108]	@ (800440c <HAL_DMA_Init+0x434>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d00d      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004410 <HAL_DMA_Init+0x438>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d008      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a18      	ldr	r2, [pc, #96]	@ (8004414 <HAL_DMA_Init+0x43c>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d003      	beq.n	80043be <HAL_DMA_Init+0x3e6>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a17      	ldr	r2, [pc, #92]	@ (8004418 <HAL_DMA_Init+0x440>)
 80043bc:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2202      	movs	r2, #2
 80043c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80043d6:	697a      	ldr	r2, [r7, #20]
 80043d8:	4b10      	ldr	r3, [pc, #64]	@ (800441c <HAL_DMA_Init+0x444>)
 80043da:	4013      	ands	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	689b      	ldr	r3, [r3, #8]
 80043e2:	2b40      	cmp	r3, #64	@ 0x40
 80043e4:	d01c      	beq.n	8004420 <HAL_DMA_Init+0x448>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	2b80      	cmp	r3, #128	@ 0x80
 80043ec:	d102      	bne.n	80043f4 <HAL_DMA_Init+0x41c>
 80043ee:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80043f2:	e016      	b.n	8004422 <HAL_DMA_Init+0x44a>
 80043f4:	2300      	movs	r3, #0
 80043f6:	e014      	b.n	8004422 <HAL_DMA_Init+0x44a>
 80043f8:	fe10803f 	.word	0xfe10803f
 80043fc:	58025408 	.word	0x58025408
 8004400:	5802541c 	.word	0x5802541c
 8004404:	58025430 	.word	0x58025430
 8004408:	58025444 	.word	0x58025444
 800440c:	58025458 	.word	0x58025458
 8004410:	5802546c 	.word	0x5802546c
 8004414:	58025480 	.word	0x58025480
 8004418:	58025494 	.word	0x58025494
 800441c:	fffe000f 	.word	0xfffe000f
 8004420:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	68d2      	ldr	r2, [r2, #12]
 8004426:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004428:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004430:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	695b      	ldr	r3, [r3, #20]
 8004436:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004438:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	699b      	ldr	r3, [r3, #24]
 800443e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004440:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	69db      	ldr	r3, [r3, #28]
 8004446:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004448:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004450:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004452:	697a      	ldr	r2, [r7, #20]
 8004454:	4313      	orrs	r3, r2
 8004456:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	4b6e      	ldr	r3, [pc, #440]	@ (8004620 <HAL_DMA_Init+0x648>)
 8004468:	4413      	add	r3, r2
 800446a:	4a6e      	ldr	r2, [pc, #440]	@ (8004624 <HAL_DMA_Init+0x64c>)
 800446c:	fba2 2303 	umull	r2, r3, r2, r3
 8004470:	091b      	lsrs	r3, r3, #4
 8004472:	009a      	lsls	r2, r3, #2
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f001 fc45 	bl	8005d08 <DMA_CalcBaseAndBitshift>
 800447e:	4603      	mov	r3, r0
 8004480:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004486:	f003 031f 	and.w	r3, r3, #31
 800448a:	2201      	movs	r2, #1
 800448c:	409a      	lsls	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	605a      	str	r2, [r3, #4]
 8004492:	e008      	b.n	80044a6 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2240      	movs	r2, #64	@ 0x40
 8004498:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2203      	movs	r2, #3
 800449e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e0b7      	b.n	8004616 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a5f      	ldr	r2, [pc, #380]	@ (8004628 <HAL_DMA_Init+0x650>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d072      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a5d      	ldr	r2, [pc, #372]	@ (800462c <HAL_DMA_Init+0x654>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d06d      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a5c      	ldr	r2, [pc, #368]	@ (8004630 <HAL_DMA_Init+0x658>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d068      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a5a      	ldr	r2, [pc, #360]	@ (8004634 <HAL_DMA_Init+0x65c>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d063      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a59      	ldr	r2, [pc, #356]	@ (8004638 <HAL_DMA_Init+0x660>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d05e      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a57      	ldr	r2, [pc, #348]	@ (800463c <HAL_DMA_Init+0x664>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d059      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a56      	ldr	r2, [pc, #344]	@ (8004640 <HAL_DMA_Init+0x668>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d054      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a54      	ldr	r2, [pc, #336]	@ (8004644 <HAL_DMA_Init+0x66c>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d04f      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a53      	ldr	r2, [pc, #332]	@ (8004648 <HAL_DMA_Init+0x670>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d04a      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a51      	ldr	r2, [pc, #324]	@ (800464c <HAL_DMA_Init+0x674>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d045      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a50      	ldr	r2, [pc, #320]	@ (8004650 <HAL_DMA_Init+0x678>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d040      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a4e      	ldr	r2, [pc, #312]	@ (8004654 <HAL_DMA_Init+0x67c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d03b      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a4d      	ldr	r2, [pc, #308]	@ (8004658 <HAL_DMA_Init+0x680>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d036      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a4b      	ldr	r2, [pc, #300]	@ (800465c <HAL_DMA_Init+0x684>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d031      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a4a      	ldr	r2, [pc, #296]	@ (8004660 <HAL_DMA_Init+0x688>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d02c      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a48      	ldr	r2, [pc, #288]	@ (8004664 <HAL_DMA_Init+0x68c>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d027      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a47      	ldr	r2, [pc, #284]	@ (8004668 <HAL_DMA_Init+0x690>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d022      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a45      	ldr	r2, [pc, #276]	@ (800466c <HAL_DMA_Init+0x694>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d01d      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4a44      	ldr	r2, [pc, #272]	@ (8004670 <HAL_DMA_Init+0x698>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d018      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a42      	ldr	r2, [pc, #264]	@ (8004674 <HAL_DMA_Init+0x69c>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d013      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a41      	ldr	r2, [pc, #260]	@ (8004678 <HAL_DMA_Init+0x6a0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d00e      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a3f      	ldr	r2, [pc, #252]	@ (800467c <HAL_DMA_Init+0x6a4>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d009      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a3e      	ldr	r2, [pc, #248]	@ (8004680 <HAL_DMA_Init+0x6a8>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d004      	beq.n	8004596 <HAL_DMA_Init+0x5be>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a3c      	ldr	r2, [pc, #240]	@ (8004684 <HAL_DMA_Init+0x6ac>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d101      	bne.n	800459a <HAL_DMA_Init+0x5c2>
 8004596:	2301      	movs	r3, #1
 8004598:	e000      	b.n	800459c <HAL_DMA_Init+0x5c4>
 800459a:	2300      	movs	r3, #0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d032      	beq.n	8004606 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f001 fcdf 	bl	8005f64 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b80      	cmp	r3, #128	@ 0x80
 80045ac:	d102      	bne.n	80045b4 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80045c8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d010      	beq.n	80045f4 <HAL_DMA_Init+0x61c>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d80c      	bhi.n	80045f4 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f001 fd5c 	bl	8006098 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80045f0:	605a      	str	r2, [r3, #4]
 80045f2:	e008      	b.n	8004606 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	a7fdabf8 	.word	0xa7fdabf8
 8004624:	cccccccd 	.word	0xcccccccd
 8004628:	40020010 	.word	0x40020010
 800462c:	40020028 	.word	0x40020028
 8004630:	40020040 	.word	0x40020040
 8004634:	40020058 	.word	0x40020058
 8004638:	40020070 	.word	0x40020070
 800463c:	40020088 	.word	0x40020088
 8004640:	400200a0 	.word	0x400200a0
 8004644:	400200b8 	.word	0x400200b8
 8004648:	40020410 	.word	0x40020410
 800464c:	40020428 	.word	0x40020428
 8004650:	40020440 	.word	0x40020440
 8004654:	40020458 	.word	0x40020458
 8004658:	40020470 	.word	0x40020470
 800465c:	40020488 	.word	0x40020488
 8004660:	400204a0 	.word	0x400204a0
 8004664:	400204b8 	.word	0x400204b8
 8004668:	58025408 	.word	0x58025408
 800466c:	5802541c 	.word	0x5802541c
 8004670:	58025430 	.word	0x58025430
 8004674:	58025444 	.word	0x58025444
 8004678:	58025458 	.word	0x58025458
 800467c:	5802546c 	.word	0x5802546c
 8004680:	58025480 	.word	0x58025480
 8004684:	58025494 	.word	0x58025494

08004688 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b086      	sub	sp, #24
 800468c:	af00      	add	r7, sp, #0
 800468e:	60f8      	str	r0, [r7, #12]
 8004690:	60b9      	str	r1, [r7, #8]
 8004692:	607a      	str	r2, [r7, #4]
 8004694:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d101      	bne.n	80046a4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e226      	b.n	8004af2 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_DMA_Start_IT+0x2a>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e21f      	b.n	8004af2 <HAL_DMA_Start_IT+0x46a>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	f040 820a 	bne.w	8004adc <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a68      	ldr	r2, [pc, #416]	@ (800487c <HAL_DMA_Start_IT+0x1f4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d04a      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a66      	ldr	r2, [pc, #408]	@ (8004880 <HAL_DMA_Start_IT+0x1f8>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d045      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a65      	ldr	r2, [pc, #404]	@ (8004884 <HAL_DMA_Start_IT+0x1fc>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d040      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a63      	ldr	r2, [pc, #396]	@ (8004888 <HAL_DMA_Start_IT+0x200>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d03b      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a62      	ldr	r2, [pc, #392]	@ (800488c <HAL_DMA_Start_IT+0x204>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d036      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a60      	ldr	r2, [pc, #384]	@ (8004890 <HAL_DMA_Start_IT+0x208>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d031      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a5f      	ldr	r2, [pc, #380]	@ (8004894 <HAL_DMA_Start_IT+0x20c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d02c      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a5d      	ldr	r2, [pc, #372]	@ (8004898 <HAL_DMA_Start_IT+0x210>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d027      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	4a5c      	ldr	r2, [pc, #368]	@ (800489c <HAL_DMA_Start_IT+0x214>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d022      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a5a      	ldr	r2, [pc, #360]	@ (80048a0 <HAL_DMA_Start_IT+0x218>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d01d      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a59      	ldr	r2, [pc, #356]	@ (80048a4 <HAL_DMA_Start_IT+0x21c>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d018      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a57      	ldr	r2, [pc, #348]	@ (80048a8 <HAL_DMA_Start_IT+0x220>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d013      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a56      	ldr	r2, [pc, #344]	@ (80048ac <HAL_DMA_Start_IT+0x224>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d00e      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a54      	ldr	r2, [pc, #336]	@ (80048b0 <HAL_DMA_Start_IT+0x228>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d009      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a53      	ldr	r2, [pc, #332]	@ (80048b4 <HAL_DMA_Start_IT+0x22c>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d004      	beq.n	8004776 <HAL_DMA_Start_IT+0xee>
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a51      	ldr	r2, [pc, #324]	@ (80048b8 <HAL_DMA_Start_IT+0x230>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d108      	bne.n	8004788 <HAL_DMA_Start_IT+0x100>
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f022 0201 	bic.w	r2, r2, #1
 8004784:	601a      	str	r2, [r3, #0]
 8004786:	e007      	b.n	8004798 <HAL_DMA_Start_IT+0x110>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f022 0201 	bic.w	r2, r2, #1
 8004796:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	68b9      	ldr	r1, [r7, #8]
 800479e:	68f8      	ldr	r0, [r7, #12]
 80047a0:	f001 f906 	bl	80059b0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a34      	ldr	r2, [pc, #208]	@ (800487c <HAL_DMA_Start_IT+0x1f4>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d04a      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a33      	ldr	r2, [pc, #204]	@ (8004880 <HAL_DMA_Start_IT+0x1f8>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d045      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a31      	ldr	r2, [pc, #196]	@ (8004884 <HAL_DMA_Start_IT+0x1fc>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d040      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a30      	ldr	r2, [pc, #192]	@ (8004888 <HAL_DMA_Start_IT+0x200>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d03b      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a2e      	ldr	r2, [pc, #184]	@ (800488c <HAL_DMA_Start_IT+0x204>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d036      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a2d      	ldr	r2, [pc, #180]	@ (8004890 <HAL_DMA_Start_IT+0x208>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d031      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	4a2b      	ldr	r2, [pc, #172]	@ (8004894 <HAL_DMA_Start_IT+0x20c>)
 80047e6:	4293      	cmp	r3, r2
 80047e8:	d02c      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a2a      	ldr	r2, [pc, #168]	@ (8004898 <HAL_DMA_Start_IT+0x210>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d027      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4a28      	ldr	r2, [pc, #160]	@ (800489c <HAL_DMA_Start_IT+0x214>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d022      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a27      	ldr	r2, [pc, #156]	@ (80048a0 <HAL_DMA_Start_IT+0x218>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d01d      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a25      	ldr	r2, [pc, #148]	@ (80048a4 <HAL_DMA_Start_IT+0x21c>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d018      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4a24      	ldr	r2, [pc, #144]	@ (80048a8 <HAL_DMA_Start_IT+0x220>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d013      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a22      	ldr	r2, [pc, #136]	@ (80048ac <HAL_DMA_Start_IT+0x224>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00e      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a21      	ldr	r2, [pc, #132]	@ (80048b0 <HAL_DMA_Start_IT+0x228>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d009      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a1f      	ldr	r2, [pc, #124]	@ (80048b4 <HAL_DMA_Start_IT+0x22c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d004      	beq.n	8004844 <HAL_DMA_Start_IT+0x1bc>
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1e      	ldr	r2, [pc, #120]	@ (80048b8 <HAL_DMA_Start_IT+0x230>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d101      	bne.n	8004848 <HAL_DMA_Start_IT+0x1c0>
 8004844:	2301      	movs	r3, #1
 8004846:	e000      	b.n	800484a <HAL_DMA_Start_IT+0x1c2>
 8004848:	2300      	movs	r3, #0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d036      	beq.n	80048bc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f023 021e 	bic.w	r2, r3, #30
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f042 0216 	orr.w	r2, r2, #22
 8004860:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004866:	2b00      	cmp	r3, #0
 8004868:	d03e      	beq.n	80048e8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f042 0208 	orr.w	r2, r2, #8
 8004878:	601a      	str	r2, [r3, #0]
 800487a:	e035      	b.n	80048e8 <HAL_DMA_Start_IT+0x260>
 800487c:	40020010 	.word	0x40020010
 8004880:	40020028 	.word	0x40020028
 8004884:	40020040 	.word	0x40020040
 8004888:	40020058 	.word	0x40020058
 800488c:	40020070 	.word	0x40020070
 8004890:	40020088 	.word	0x40020088
 8004894:	400200a0 	.word	0x400200a0
 8004898:	400200b8 	.word	0x400200b8
 800489c:	40020410 	.word	0x40020410
 80048a0:	40020428 	.word	0x40020428
 80048a4:	40020440 	.word	0x40020440
 80048a8:	40020458 	.word	0x40020458
 80048ac:	40020470 	.word	0x40020470
 80048b0:	40020488 	.word	0x40020488
 80048b4:	400204a0 	.word	0x400204a0
 80048b8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f023 020e 	bic.w	r2, r3, #14
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 020a 	orr.w	r2, r2, #10
 80048ce:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d007      	beq.n	80048e8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0204 	orr.w	r2, r2, #4
 80048e6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a83      	ldr	r2, [pc, #524]	@ (8004afc <HAL_DMA_Start_IT+0x474>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d072      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a82      	ldr	r2, [pc, #520]	@ (8004b00 <HAL_DMA_Start_IT+0x478>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d06d      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a80      	ldr	r2, [pc, #512]	@ (8004b04 <HAL_DMA_Start_IT+0x47c>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d068      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a7f      	ldr	r2, [pc, #508]	@ (8004b08 <HAL_DMA_Start_IT+0x480>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d063      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a7d      	ldr	r2, [pc, #500]	@ (8004b0c <HAL_DMA_Start_IT+0x484>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d05e      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4a7c      	ldr	r2, [pc, #496]	@ (8004b10 <HAL_DMA_Start_IT+0x488>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d059      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a7a      	ldr	r2, [pc, #488]	@ (8004b14 <HAL_DMA_Start_IT+0x48c>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d054      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a79      	ldr	r2, [pc, #484]	@ (8004b18 <HAL_DMA_Start_IT+0x490>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d04f      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a77      	ldr	r2, [pc, #476]	@ (8004b1c <HAL_DMA_Start_IT+0x494>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d04a      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a76      	ldr	r2, [pc, #472]	@ (8004b20 <HAL_DMA_Start_IT+0x498>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d045      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a74      	ldr	r2, [pc, #464]	@ (8004b24 <HAL_DMA_Start_IT+0x49c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d040      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	4a73      	ldr	r2, [pc, #460]	@ (8004b28 <HAL_DMA_Start_IT+0x4a0>)
 800495c:	4293      	cmp	r3, r2
 800495e:	d03b      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4a71      	ldr	r2, [pc, #452]	@ (8004b2c <HAL_DMA_Start_IT+0x4a4>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d036      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	4a70      	ldr	r2, [pc, #448]	@ (8004b30 <HAL_DMA_Start_IT+0x4a8>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d031      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a6e      	ldr	r2, [pc, #440]	@ (8004b34 <HAL_DMA_Start_IT+0x4ac>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d02c      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	4a6d      	ldr	r2, [pc, #436]	@ (8004b38 <HAL_DMA_Start_IT+0x4b0>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d027      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a6b      	ldr	r2, [pc, #428]	@ (8004b3c <HAL_DMA_Start_IT+0x4b4>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d022      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4a6a      	ldr	r2, [pc, #424]	@ (8004b40 <HAL_DMA_Start_IT+0x4b8>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d01d      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a68      	ldr	r2, [pc, #416]	@ (8004b44 <HAL_DMA_Start_IT+0x4bc>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d018      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a67      	ldr	r2, [pc, #412]	@ (8004b48 <HAL_DMA_Start_IT+0x4c0>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d013      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a65      	ldr	r2, [pc, #404]	@ (8004b4c <HAL_DMA_Start_IT+0x4c4>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d00e      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a64      	ldr	r2, [pc, #400]	@ (8004b50 <HAL_DMA_Start_IT+0x4c8>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d009      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a62      	ldr	r2, [pc, #392]	@ (8004b54 <HAL_DMA_Start_IT+0x4cc>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d004      	beq.n	80049d8 <HAL_DMA_Start_IT+0x350>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a61      	ldr	r2, [pc, #388]	@ (8004b58 <HAL_DMA_Start_IT+0x4d0>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d101      	bne.n	80049dc <HAL_DMA_Start_IT+0x354>
 80049d8:	2301      	movs	r3, #1
 80049da:	e000      	b.n	80049de <HAL_DMA_Start_IT+0x356>
 80049dc:	2300      	movs	r3, #0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d01a      	beq.n	8004a18 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d007      	beq.n	8004a00 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049fa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80049fe:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d007      	beq.n	8004a18 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a0c:	681a      	ldr	r2, [r3, #0]
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a12:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a16:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	4a37      	ldr	r2, [pc, #220]	@ (8004afc <HAL_DMA_Start_IT+0x474>)
 8004a1e:	4293      	cmp	r3, r2
 8004a20:	d04a      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	4a36      	ldr	r2, [pc, #216]	@ (8004b00 <HAL_DMA_Start_IT+0x478>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d045      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a34      	ldr	r2, [pc, #208]	@ (8004b04 <HAL_DMA_Start_IT+0x47c>)
 8004a32:	4293      	cmp	r3, r2
 8004a34:	d040      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a33      	ldr	r2, [pc, #204]	@ (8004b08 <HAL_DMA_Start_IT+0x480>)
 8004a3c:	4293      	cmp	r3, r2
 8004a3e:	d03b      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a31      	ldr	r2, [pc, #196]	@ (8004b0c <HAL_DMA_Start_IT+0x484>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d036      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4a30      	ldr	r2, [pc, #192]	@ (8004b10 <HAL_DMA_Start_IT+0x488>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d031      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a2e      	ldr	r2, [pc, #184]	@ (8004b14 <HAL_DMA_Start_IT+0x48c>)
 8004a5a:	4293      	cmp	r3, r2
 8004a5c:	d02c      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a2d      	ldr	r2, [pc, #180]	@ (8004b18 <HAL_DMA_Start_IT+0x490>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d027      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a2b      	ldr	r2, [pc, #172]	@ (8004b1c <HAL_DMA_Start_IT+0x494>)
 8004a6e:	4293      	cmp	r3, r2
 8004a70:	d022      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a2a      	ldr	r2, [pc, #168]	@ (8004b20 <HAL_DMA_Start_IT+0x498>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d01d      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a28      	ldr	r2, [pc, #160]	@ (8004b24 <HAL_DMA_Start_IT+0x49c>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d018      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a27      	ldr	r2, [pc, #156]	@ (8004b28 <HAL_DMA_Start_IT+0x4a0>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d013      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a25      	ldr	r2, [pc, #148]	@ (8004b2c <HAL_DMA_Start_IT+0x4a4>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d00e      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a24      	ldr	r2, [pc, #144]	@ (8004b30 <HAL_DMA_Start_IT+0x4a8>)
 8004aa0:	4293      	cmp	r3, r2
 8004aa2:	d009      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a22      	ldr	r2, [pc, #136]	@ (8004b34 <HAL_DMA_Start_IT+0x4ac>)
 8004aaa:	4293      	cmp	r3, r2
 8004aac:	d004      	beq.n	8004ab8 <HAL_DMA_Start_IT+0x430>
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4a21      	ldr	r2, [pc, #132]	@ (8004b38 <HAL_DMA_Start_IT+0x4b0>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d108      	bne.n	8004aca <HAL_DMA_Start_IT+0x442>
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0201 	orr.w	r2, r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
 8004ac8:	e012      	b.n	8004af0 <HAL_DMA_Start_IT+0x468>
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	681a      	ldr	r2, [r3, #0]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f042 0201 	orr.w	r2, r2, #1
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	e009      	b.n	8004af0 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ae2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2200      	movs	r2, #0
 8004ae8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004af0:	7dfb      	ldrb	r3, [r7, #23]
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3718      	adds	r7, #24
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	40020010 	.word	0x40020010
 8004b00:	40020028 	.word	0x40020028
 8004b04:	40020040 	.word	0x40020040
 8004b08:	40020058 	.word	0x40020058
 8004b0c:	40020070 	.word	0x40020070
 8004b10:	40020088 	.word	0x40020088
 8004b14:	400200a0 	.word	0x400200a0
 8004b18:	400200b8 	.word	0x400200b8
 8004b1c:	40020410 	.word	0x40020410
 8004b20:	40020428 	.word	0x40020428
 8004b24:	40020440 	.word	0x40020440
 8004b28:	40020458 	.word	0x40020458
 8004b2c:	40020470 	.word	0x40020470
 8004b30:	40020488 	.word	0x40020488
 8004b34:	400204a0 	.word	0x400204a0
 8004b38:	400204b8 	.word	0x400204b8
 8004b3c:	58025408 	.word	0x58025408
 8004b40:	5802541c 	.word	0x5802541c
 8004b44:	58025430 	.word	0x58025430
 8004b48:	58025444 	.word	0x58025444
 8004b4c:	58025458 	.word	0x58025458
 8004b50:	5802546c 	.word	0x5802546c
 8004b54:	58025480 	.word	0x58025480
 8004b58:	58025494 	.word	0x58025494

08004b5c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b08a      	sub	sp, #40	@ 0x28
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004b68:	4b67      	ldr	r3, [pc, #412]	@ (8004d08 <HAL_DMA_IRQHandler+0x1ac>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a67      	ldr	r2, [pc, #412]	@ (8004d0c <HAL_DMA_IRQHandler+0x1b0>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0a9b      	lsrs	r3, r3, #10
 8004b74:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b7a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b80:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004b82:	6a3b      	ldr	r3, [r7, #32]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	4a5f      	ldr	r2, [pc, #380]	@ (8004d10 <HAL_DMA_IRQHandler+0x1b4>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d04a      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a5d      	ldr	r2, [pc, #372]	@ (8004d14 <HAL_DMA_IRQHandler+0x1b8>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d045      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a5c      	ldr	r2, [pc, #368]	@ (8004d18 <HAL_DMA_IRQHandler+0x1bc>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d040      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a5a      	ldr	r2, [pc, #360]	@ (8004d1c <HAL_DMA_IRQHandler+0x1c0>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d03b      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a59      	ldr	r2, [pc, #356]	@ (8004d20 <HAL_DMA_IRQHandler+0x1c4>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d036      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a57      	ldr	r2, [pc, #348]	@ (8004d24 <HAL_DMA_IRQHandler+0x1c8>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d031      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a56      	ldr	r2, [pc, #344]	@ (8004d28 <HAL_DMA_IRQHandler+0x1cc>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d02c      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a54      	ldr	r2, [pc, #336]	@ (8004d2c <HAL_DMA_IRQHandler+0x1d0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d027      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a53      	ldr	r2, [pc, #332]	@ (8004d30 <HAL_DMA_IRQHandler+0x1d4>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d022      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a51      	ldr	r2, [pc, #324]	@ (8004d34 <HAL_DMA_IRQHandler+0x1d8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d01d      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a50      	ldr	r2, [pc, #320]	@ (8004d38 <HAL_DMA_IRQHandler+0x1dc>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d018      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a4e      	ldr	r2, [pc, #312]	@ (8004d3c <HAL_DMA_IRQHandler+0x1e0>)
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d013      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a4d      	ldr	r2, [pc, #308]	@ (8004d40 <HAL_DMA_IRQHandler+0x1e4>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d00e      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a4b      	ldr	r2, [pc, #300]	@ (8004d44 <HAL_DMA_IRQHandler+0x1e8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d009      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a4a      	ldr	r2, [pc, #296]	@ (8004d48 <HAL_DMA_IRQHandler+0x1ec>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d004      	beq.n	8004c2e <HAL_DMA_IRQHandler+0xd2>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a48      	ldr	r2, [pc, #288]	@ (8004d4c <HAL_DMA_IRQHandler+0x1f0>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d101      	bne.n	8004c32 <HAL_DMA_IRQHandler+0xd6>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <HAL_DMA_IRQHandler+0xd8>
 8004c32:	2300      	movs	r3, #0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	f000 842b 	beq.w	8005490 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c3e:	f003 031f 	and.w	r3, r3, #31
 8004c42:	2208      	movs	r2, #8
 8004c44:	409a      	lsls	r2, r3
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	f000 80a2 	beq.w	8004d94 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a2e      	ldr	r2, [pc, #184]	@ (8004d10 <HAL_DMA_IRQHandler+0x1b4>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d04a      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a2d      	ldr	r2, [pc, #180]	@ (8004d14 <HAL_DMA_IRQHandler+0x1b8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d045      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	4a2b      	ldr	r2, [pc, #172]	@ (8004d18 <HAL_DMA_IRQHandler+0x1bc>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d040      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a2a      	ldr	r2, [pc, #168]	@ (8004d1c <HAL_DMA_IRQHandler+0x1c0>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d03b      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a28      	ldr	r2, [pc, #160]	@ (8004d20 <HAL_DMA_IRQHandler+0x1c4>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d036      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a27      	ldr	r2, [pc, #156]	@ (8004d24 <HAL_DMA_IRQHandler+0x1c8>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d031      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a25      	ldr	r2, [pc, #148]	@ (8004d28 <HAL_DMA_IRQHandler+0x1cc>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d02c      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a24      	ldr	r2, [pc, #144]	@ (8004d2c <HAL_DMA_IRQHandler+0x1d0>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d027      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a22      	ldr	r2, [pc, #136]	@ (8004d30 <HAL_DMA_IRQHandler+0x1d4>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d022      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a21      	ldr	r2, [pc, #132]	@ (8004d34 <HAL_DMA_IRQHandler+0x1d8>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d01d      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8004d38 <HAL_DMA_IRQHandler+0x1dc>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d018      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a1e      	ldr	r2, [pc, #120]	@ (8004d3c <HAL_DMA_IRQHandler+0x1e0>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d013      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a1c      	ldr	r2, [pc, #112]	@ (8004d40 <HAL_DMA_IRQHandler+0x1e4>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d00e      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a1b      	ldr	r2, [pc, #108]	@ (8004d44 <HAL_DMA_IRQHandler+0x1e8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d009      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a19      	ldr	r2, [pc, #100]	@ (8004d48 <HAL_DMA_IRQHandler+0x1ec>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d004      	beq.n	8004cf0 <HAL_DMA_IRQHandler+0x194>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a18      	ldr	r2, [pc, #96]	@ (8004d4c <HAL_DMA_IRQHandler+0x1f0>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d12f      	bne.n	8004d50 <HAL_DMA_IRQHandler+0x1f4>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0304 	and.w	r3, r3, #4
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	bf14      	ite	ne
 8004cfe:	2301      	movne	r3, #1
 8004d00:	2300      	moveq	r3, #0
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e02e      	b.n	8004d64 <HAL_DMA_IRQHandler+0x208>
 8004d06:	bf00      	nop
 8004d08:	24000000 	.word	0x24000000
 8004d0c:	1b4e81b5 	.word	0x1b4e81b5
 8004d10:	40020010 	.word	0x40020010
 8004d14:	40020028 	.word	0x40020028
 8004d18:	40020040 	.word	0x40020040
 8004d1c:	40020058 	.word	0x40020058
 8004d20:	40020070 	.word	0x40020070
 8004d24:	40020088 	.word	0x40020088
 8004d28:	400200a0 	.word	0x400200a0
 8004d2c:	400200b8 	.word	0x400200b8
 8004d30:	40020410 	.word	0x40020410
 8004d34:	40020428 	.word	0x40020428
 8004d38:	40020440 	.word	0x40020440
 8004d3c:	40020458 	.word	0x40020458
 8004d40:	40020470 	.word	0x40020470
 8004d44:	40020488 	.word	0x40020488
 8004d48:	400204a0 	.word	0x400204a0
 8004d4c:	400204b8 	.word	0x400204b8
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f003 0308 	and.w	r3, r3, #8
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	bf14      	ite	ne
 8004d5e:	2301      	movne	r3, #1
 8004d60:	2300      	moveq	r3, #0
 8004d62:	b2db      	uxtb	r3, r3
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d015      	beq.n	8004d94 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f022 0204 	bic.w	r2, r2, #4
 8004d76:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7c:	f003 031f 	and.w	r3, r3, #31
 8004d80:	2208      	movs	r2, #8
 8004d82:	409a      	lsls	r2, r3
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d8c:	f043 0201 	orr.w	r2, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d98:	f003 031f 	and.w	r3, r3, #31
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	fa22 f303 	lsr.w	r3, r2, r3
 8004da2:	f003 0301 	and.w	r3, r3, #1
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d06e      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a69      	ldr	r2, [pc, #420]	@ (8004f54 <HAL_DMA_IRQHandler+0x3f8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d04a      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a67      	ldr	r2, [pc, #412]	@ (8004f58 <HAL_DMA_IRQHandler+0x3fc>)
 8004dba:	4293      	cmp	r3, r2
 8004dbc:	d045      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	4a66      	ldr	r2, [pc, #408]	@ (8004f5c <HAL_DMA_IRQHandler+0x400>)
 8004dc4:	4293      	cmp	r3, r2
 8004dc6:	d040      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a64      	ldr	r2, [pc, #400]	@ (8004f60 <HAL_DMA_IRQHandler+0x404>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d03b      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a63      	ldr	r2, [pc, #396]	@ (8004f64 <HAL_DMA_IRQHandler+0x408>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d036      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a61      	ldr	r2, [pc, #388]	@ (8004f68 <HAL_DMA_IRQHandler+0x40c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d031      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a60      	ldr	r2, [pc, #384]	@ (8004f6c <HAL_DMA_IRQHandler+0x410>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d02c      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a5e      	ldr	r2, [pc, #376]	@ (8004f70 <HAL_DMA_IRQHandler+0x414>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d027      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	4a5d      	ldr	r2, [pc, #372]	@ (8004f74 <HAL_DMA_IRQHandler+0x418>)
 8004e00:	4293      	cmp	r3, r2
 8004e02:	d022      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a5b      	ldr	r2, [pc, #364]	@ (8004f78 <HAL_DMA_IRQHandler+0x41c>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d01d      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a5a      	ldr	r2, [pc, #360]	@ (8004f7c <HAL_DMA_IRQHandler+0x420>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d018      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a58      	ldr	r2, [pc, #352]	@ (8004f80 <HAL_DMA_IRQHandler+0x424>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d013      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a57      	ldr	r2, [pc, #348]	@ (8004f84 <HAL_DMA_IRQHandler+0x428>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d00e      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a55      	ldr	r2, [pc, #340]	@ (8004f88 <HAL_DMA_IRQHandler+0x42c>)
 8004e32:	4293      	cmp	r3, r2
 8004e34:	d009      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a54      	ldr	r2, [pc, #336]	@ (8004f8c <HAL_DMA_IRQHandler+0x430>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d004      	beq.n	8004e4a <HAL_DMA_IRQHandler+0x2ee>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a52      	ldr	r2, [pc, #328]	@ (8004f90 <HAL_DMA_IRQHandler+0x434>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d10a      	bne.n	8004e60 <HAL_DMA_IRQHandler+0x304>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	695b      	ldr	r3, [r3, #20]
 8004e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf14      	ite	ne
 8004e58:	2301      	movne	r3, #1
 8004e5a:	2300      	moveq	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	e003      	b.n	8004e68 <HAL_DMA_IRQHandler+0x30c>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2300      	movs	r3, #0
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d00d      	beq.n	8004e88 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e70:	f003 031f 	and.w	r3, r3, #31
 8004e74:	2201      	movs	r2, #1
 8004e76:	409a      	lsls	r2, r3
 8004e78:	6a3b      	ldr	r3, [r7, #32]
 8004e7a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e80:	f043 0202 	orr.w	r2, r3, #2
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e8c:	f003 031f 	and.w	r3, r3, #31
 8004e90:	2204      	movs	r2, #4
 8004e92:	409a      	lsls	r2, r3
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	4013      	ands	r3, r2
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	f000 808f 	beq.w	8004fbc <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a2c      	ldr	r2, [pc, #176]	@ (8004f54 <HAL_DMA_IRQHandler+0x3f8>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d04a      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a2a      	ldr	r2, [pc, #168]	@ (8004f58 <HAL_DMA_IRQHandler+0x3fc>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d045      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a29      	ldr	r2, [pc, #164]	@ (8004f5c <HAL_DMA_IRQHandler+0x400>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d040      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a27      	ldr	r2, [pc, #156]	@ (8004f60 <HAL_DMA_IRQHandler+0x404>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d03b      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a26      	ldr	r2, [pc, #152]	@ (8004f64 <HAL_DMA_IRQHandler+0x408>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d036      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a24      	ldr	r2, [pc, #144]	@ (8004f68 <HAL_DMA_IRQHandler+0x40c>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d031      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a23      	ldr	r2, [pc, #140]	@ (8004f6c <HAL_DMA_IRQHandler+0x410>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d02c      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a21      	ldr	r2, [pc, #132]	@ (8004f70 <HAL_DMA_IRQHandler+0x414>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d027      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a20      	ldr	r2, [pc, #128]	@ (8004f74 <HAL_DMA_IRQHandler+0x418>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d022      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a1e      	ldr	r2, [pc, #120]	@ (8004f78 <HAL_DMA_IRQHandler+0x41c>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d01d      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a1d      	ldr	r2, [pc, #116]	@ (8004f7c <HAL_DMA_IRQHandler+0x420>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d018      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	4a1b      	ldr	r2, [pc, #108]	@ (8004f80 <HAL_DMA_IRQHandler+0x424>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d013      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8004f84 <HAL_DMA_IRQHandler+0x428>)
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	d00e      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4a18      	ldr	r2, [pc, #96]	@ (8004f88 <HAL_DMA_IRQHandler+0x42c>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d009      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a17      	ldr	r2, [pc, #92]	@ (8004f8c <HAL_DMA_IRQHandler+0x430>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d004      	beq.n	8004f3e <HAL_DMA_IRQHandler+0x3e2>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a15      	ldr	r2, [pc, #84]	@ (8004f90 <HAL_DMA_IRQHandler+0x434>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d12a      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x438>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	bf14      	ite	ne
 8004f4c:	2301      	movne	r3, #1
 8004f4e:	2300      	moveq	r3, #0
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	e023      	b.n	8004f9c <HAL_DMA_IRQHandler+0x440>
 8004f54:	40020010 	.word	0x40020010
 8004f58:	40020028 	.word	0x40020028
 8004f5c:	40020040 	.word	0x40020040
 8004f60:	40020058 	.word	0x40020058
 8004f64:	40020070 	.word	0x40020070
 8004f68:	40020088 	.word	0x40020088
 8004f6c:	400200a0 	.word	0x400200a0
 8004f70:	400200b8 	.word	0x400200b8
 8004f74:	40020410 	.word	0x40020410
 8004f78:	40020428 	.word	0x40020428
 8004f7c:	40020440 	.word	0x40020440
 8004f80:	40020458 	.word	0x40020458
 8004f84:	40020470 	.word	0x40020470
 8004f88:	40020488 	.word	0x40020488
 8004f8c:	400204a0 	.word	0x400204a0
 8004f90:	400204b8 	.word	0x400204b8
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00d      	beq.n	8004fbc <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fa4:	f003 031f 	and.w	r3, r3, #31
 8004fa8:	2204      	movs	r2, #4
 8004faa:	409a      	lsls	r2, r3
 8004fac:	6a3b      	ldr	r3, [r7, #32]
 8004fae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fb4:	f043 0204 	orr.w	r2, r3, #4
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fc0:	f003 031f 	and.w	r3, r3, #31
 8004fc4:	2210      	movs	r2, #16
 8004fc6:	409a      	lsls	r2, r3
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	4013      	ands	r3, r2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 80a6 	beq.w	800511e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4a85      	ldr	r2, [pc, #532]	@ (80051ec <HAL_DMA_IRQHandler+0x690>)
 8004fd8:	4293      	cmp	r3, r2
 8004fda:	d04a      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a83      	ldr	r2, [pc, #524]	@ (80051f0 <HAL_DMA_IRQHandler+0x694>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d045      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a82      	ldr	r2, [pc, #520]	@ (80051f4 <HAL_DMA_IRQHandler+0x698>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d040      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a80      	ldr	r2, [pc, #512]	@ (80051f8 <HAL_DMA_IRQHandler+0x69c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d03b      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a7f      	ldr	r2, [pc, #508]	@ (80051fc <HAL_DMA_IRQHandler+0x6a0>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d036      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a7d      	ldr	r2, [pc, #500]	@ (8005200 <HAL_DMA_IRQHandler+0x6a4>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d031      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a7c      	ldr	r2, [pc, #496]	@ (8005204 <HAL_DMA_IRQHandler+0x6a8>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d02c      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a7a      	ldr	r2, [pc, #488]	@ (8005208 <HAL_DMA_IRQHandler+0x6ac>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d027      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a79      	ldr	r2, [pc, #484]	@ (800520c <HAL_DMA_IRQHandler+0x6b0>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d022      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a77      	ldr	r2, [pc, #476]	@ (8005210 <HAL_DMA_IRQHandler+0x6b4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d01d      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a76      	ldr	r2, [pc, #472]	@ (8005214 <HAL_DMA_IRQHandler+0x6b8>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d018      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a74      	ldr	r2, [pc, #464]	@ (8005218 <HAL_DMA_IRQHandler+0x6bc>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d013      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a73      	ldr	r2, [pc, #460]	@ (800521c <HAL_DMA_IRQHandler+0x6c0>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d00e      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a71      	ldr	r2, [pc, #452]	@ (8005220 <HAL_DMA_IRQHandler+0x6c4>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d009      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	4a70      	ldr	r2, [pc, #448]	@ (8005224 <HAL_DMA_IRQHandler+0x6c8>)
 8005064:	4293      	cmp	r3, r2
 8005066:	d004      	beq.n	8005072 <HAL_DMA_IRQHandler+0x516>
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a6e      	ldr	r2, [pc, #440]	@ (8005228 <HAL_DMA_IRQHandler+0x6cc>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d10a      	bne.n	8005088 <HAL_DMA_IRQHandler+0x52c>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0308 	and.w	r3, r3, #8
 800507c:	2b00      	cmp	r3, #0
 800507e:	bf14      	ite	ne
 8005080:	2301      	movne	r3, #1
 8005082:	2300      	moveq	r3, #0
 8005084:	b2db      	uxtb	r3, r3
 8005086:	e009      	b.n	800509c <HAL_DMA_IRQHandler+0x540>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0304 	and.w	r3, r3, #4
 8005092:	2b00      	cmp	r3, #0
 8005094:	bf14      	ite	ne
 8005096:	2301      	movne	r3, #1
 8005098:	2300      	moveq	r3, #0
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b00      	cmp	r3, #0
 800509e:	d03e      	beq.n	800511e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a4:	f003 031f 	and.w	r3, r3, #31
 80050a8:	2210      	movs	r2, #16
 80050aa:	409a      	lsls	r2, r3
 80050ac:	6a3b      	ldr	r3, [r7, #32]
 80050ae:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d018      	beq.n	80050f0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d108      	bne.n	80050de <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d024      	beq.n	800511e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	4798      	blx	r3
 80050dc:	e01f      	b.n	800511e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d01b      	beq.n	800511e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	4798      	blx	r3
 80050ee:	e016      	b.n	800511e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d107      	bne.n	800510e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f022 0208 	bic.w	r2, r2, #8
 800510c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005112:	2b00      	cmp	r3, #0
 8005114:	d003      	beq.n	800511e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005122:	f003 031f 	and.w	r3, r3, #31
 8005126:	2220      	movs	r2, #32
 8005128:	409a      	lsls	r2, r3
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	4013      	ands	r3, r2
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 8110 	beq.w	8005354 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a2c      	ldr	r2, [pc, #176]	@ (80051ec <HAL_DMA_IRQHandler+0x690>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d04a      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a2b      	ldr	r2, [pc, #172]	@ (80051f0 <HAL_DMA_IRQHandler+0x694>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d045      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a29      	ldr	r2, [pc, #164]	@ (80051f4 <HAL_DMA_IRQHandler+0x698>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d040      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a28      	ldr	r2, [pc, #160]	@ (80051f8 <HAL_DMA_IRQHandler+0x69c>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d03b      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a26      	ldr	r2, [pc, #152]	@ (80051fc <HAL_DMA_IRQHandler+0x6a0>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d036      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a25      	ldr	r2, [pc, #148]	@ (8005200 <HAL_DMA_IRQHandler+0x6a4>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d031      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a23      	ldr	r2, [pc, #140]	@ (8005204 <HAL_DMA_IRQHandler+0x6a8>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d02c      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a22      	ldr	r2, [pc, #136]	@ (8005208 <HAL_DMA_IRQHandler+0x6ac>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d027      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a20      	ldr	r2, [pc, #128]	@ (800520c <HAL_DMA_IRQHandler+0x6b0>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d022      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a1f      	ldr	r2, [pc, #124]	@ (8005210 <HAL_DMA_IRQHandler+0x6b4>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d01d      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a1d      	ldr	r2, [pc, #116]	@ (8005214 <HAL_DMA_IRQHandler+0x6b8>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d018      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <HAL_DMA_IRQHandler+0x6bc>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d013      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1a      	ldr	r2, [pc, #104]	@ (800521c <HAL_DMA_IRQHandler+0x6c0>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d00e      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a19      	ldr	r2, [pc, #100]	@ (8005220 <HAL_DMA_IRQHandler+0x6c4>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d009      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a17      	ldr	r2, [pc, #92]	@ (8005224 <HAL_DMA_IRQHandler+0x6c8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d004      	beq.n	80051d4 <HAL_DMA_IRQHandler+0x678>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a16      	ldr	r2, [pc, #88]	@ (8005228 <HAL_DMA_IRQHandler+0x6cc>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d12b      	bne.n	800522c <HAL_DMA_IRQHandler+0x6d0>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0310 	and.w	r3, r3, #16
 80051de:	2b00      	cmp	r3, #0
 80051e0:	bf14      	ite	ne
 80051e2:	2301      	movne	r3, #1
 80051e4:	2300      	moveq	r3, #0
 80051e6:	b2db      	uxtb	r3, r3
 80051e8:	e02a      	b.n	8005240 <HAL_DMA_IRQHandler+0x6e4>
 80051ea:	bf00      	nop
 80051ec:	40020010 	.word	0x40020010
 80051f0:	40020028 	.word	0x40020028
 80051f4:	40020040 	.word	0x40020040
 80051f8:	40020058 	.word	0x40020058
 80051fc:	40020070 	.word	0x40020070
 8005200:	40020088 	.word	0x40020088
 8005204:	400200a0 	.word	0x400200a0
 8005208:	400200b8 	.word	0x400200b8
 800520c:	40020410 	.word	0x40020410
 8005210:	40020428 	.word	0x40020428
 8005214:	40020440 	.word	0x40020440
 8005218:	40020458 	.word	0x40020458
 800521c:	40020470 	.word	0x40020470
 8005220:	40020488 	.word	0x40020488
 8005224:	400204a0 	.word	0x400204a0
 8005228:	400204b8 	.word	0x400204b8
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0302 	and.w	r3, r3, #2
 8005236:	2b00      	cmp	r3, #0
 8005238:	bf14      	ite	ne
 800523a:	2301      	movne	r3, #1
 800523c:	2300      	moveq	r3, #0
 800523e:	b2db      	uxtb	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	f000 8087 	beq.w	8005354 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800524a:	f003 031f 	and.w	r3, r3, #31
 800524e:	2220      	movs	r2, #32
 8005250:	409a      	lsls	r2, r3
 8005252:	6a3b      	ldr	r3, [r7, #32]
 8005254:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b04      	cmp	r3, #4
 8005260:	d139      	bne.n	80052d6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f022 0216 	bic.w	r2, r2, #22
 8005270:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	695a      	ldr	r2, [r3, #20]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005280:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005286:	2b00      	cmp	r3, #0
 8005288:	d103      	bne.n	8005292 <HAL_DMA_IRQHandler+0x736>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800528e:	2b00      	cmp	r3, #0
 8005290:	d007      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 0208 	bic.w	r2, r2, #8
 80052a0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052a6:	f003 031f 	and.w	r3, r3, #31
 80052aa:	223f      	movs	r2, #63	@ 0x3f
 80052ac:	409a      	lsls	r2, r3
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	f000 834a 	beq.w	8005960 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	4798      	blx	r3
          }
          return;
 80052d4:	e344      	b.n	8005960 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d018      	beq.n	8005316 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d108      	bne.n	8005304 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d02c      	beq.n	8005354 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	4798      	blx	r3
 8005302:	e027      	b.n	8005354 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005308:	2b00      	cmp	r3, #0
 800530a:	d023      	beq.n	8005354 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	4798      	blx	r3
 8005314:	e01e      	b.n	8005354 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10f      	bne.n	8005344 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0210 	bic.w	r2, r2, #16
 8005332:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2201      	movs	r2, #1
 8005338:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005348:	2b00      	cmp	r3, #0
 800534a:	d003      	beq.n	8005354 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 8306 	beq.w	800596a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 8088 	beq.w	800547c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2204      	movs	r2, #4
 8005370:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a7a      	ldr	r2, [pc, #488]	@ (8005564 <HAL_DMA_IRQHandler+0xa08>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d04a      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a79      	ldr	r2, [pc, #484]	@ (8005568 <HAL_DMA_IRQHandler+0xa0c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d045      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a77      	ldr	r2, [pc, #476]	@ (800556c <HAL_DMA_IRQHandler+0xa10>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d040      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a76      	ldr	r2, [pc, #472]	@ (8005570 <HAL_DMA_IRQHandler+0xa14>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d03b      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a74      	ldr	r2, [pc, #464]	@ (8005574 <HAL_DMA_IRQHandler+0xa18>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d036      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a73      	ldr	r2, [pc, #460]	@ (8005578 <HAL_DMA_IRQHandler+0xa1c>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d031      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a71      	ldr	r2, [pc, #452]	@ (800557c <HAL_DMA_IRQHandler+0xa20>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d02c      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a70      	ldr	r2, [pc, #448]	@ (8005580 <HAL_DMA_IRQHandler+0xa24>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d027      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a6e      	ldr	r2, [pc, #440]	@ (8005584 <HAL_DMA_IRQHandler+0xa28>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d022      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a6d      	ldr	r2, [pc, #436]	@ (8005588 <HAL_DMA_IRQHandler+0xa2c>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d01d      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a6b      	ldr	r2, [pc, #428]	@ (800558c <HAL_DMA_IRQHandler+0xa30>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d018      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a6a      	ldr	r2, [pc, #424]	@ (8005590 <HAL_DMA_IRQHandler+0xa34>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d013      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	4a68      	ldr	r2, [pc, #416]	@ (8005594 <HAL_DMA_IRQHandler+0xa38>)
 80053f2:	4293      	cmp	r3, r2
 80053f4:	d00e      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a67      	ldr	r2, [pc, #412]	@ (8005598 <HAL_DMA_IRQHandler+0xa3c>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d009      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a65      	ldr	r2, [pc, #404]	@ (800559c <HAL_DMA_IRQHandler+0xa40>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d004      	beq.n	8005414 <HAL_DMA_IRQHandler+0x8b8>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	4a64      	ldr	r2, [pc, #400]	@ (80055a0 <HAL_DMA_IRQHandler+0xa44>)
 8005410:	4293      	cmp	r3, r2
 8005412:	d108      	bne.n	8005426 <HAL_DMA_IRQHandler+0x8ca>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	681a      	ldr	r2, [r3, #0]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f022 0201 	bic.w	r2, r2, #1
 8005422:	601a      	str	r2, [r3, #0]
 8005424:	e007      	b.n	8005436 <HAL_DMA_IRQHandler+0x8da>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f022 0201 	bic.w	r2, r2, #1
 8005434:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3301      	adds	r3, #1
 800543a:	60fb      	str	r3, [r7, #12]
 800543c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800543e:	429a      	cmp	r2, r3
 8005440:	d307      	bcc.n	8005452 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1f2      	bne.n	8005436 <HAL_DMA_IRQHandler+0x8da>
 8005450:	e000      	b.n	8005454 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005452:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d004      	beq.n	800546c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2203      	movs	r2, #3
 8005466:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800546a:	e003      	b.n	8005474 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005480:	2b00      	cmp	r3, #0
 8005482:	f000 8272 	beq.w	800596a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800548a:	6878      	ldr	r0, [r7, #4]
 800548c:	4798      	blx	r3
 800548e:	e26c      	b.n	800596a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a43      	ldr	r2, [pc, #268]	@ (80055a4 <HAL_DMA_IRQHandler+0xa48>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d022      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a42      	ldr	r2, [pc, #264]	@ (80055a8 <HAL_DMA_IRQHandler+0xa4c>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d01d      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a40      	ldr	r2, [pc, #256]	@ (80055ac <HAL_DMA_IRQHandler+0xa50>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d018      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a3f      	ldr	r2, [pc, #252]	@ (80055b0 <HAL_DMA_IRQHandler+0xa54>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d013      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a3d      	ldr	r2, [pc, #244]	@ (80055b4 <HAL_DMA_IRQHandler+0xa58>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00e      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a3c      	ldr	r2, [pc, #240]	@ (80055b8 <HAL_DMA_IRQHandler+0xa5c>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d009      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a3a      	ldr	r2, [pc, #232]	@ (80055bc <HAL_DMA_IRQHandler+0xa60>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d004      	beq.n	80054e0 <HAL_DMA_IRQHandler+0x984>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a39      	ldr	r2, [pc, #228]	@ (80055c0 <HAL_DMA_IRQHandler+0xa64>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d101      	bne.n	80054e4 <HAL_DMA_IRQHandler+0x988>
 80054e0:	2301      	movs	r3, #1
 80054e2:	e000      	b.n	80054e6 <HAL_DMA_IRQHandler+0x98a>
 80054e4:	2300      	movs	r3, #0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 823f 	beq.w	800596a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80054f8:	f003 031f 	and.w	r3, r3, #31
 80054fc:	2204      	movs	r2, #4
 80054fe:	409a      	lsls	r2, r3
 8005500:	697b      	ldr	r3, [r7, #20]
 8005502:	4013      	ands	r3, r2
 8005504:	2b00      	cmp	r3, #0
 8005506:	f000 80cd 	beq.w	80056a4 <HAL_DMA_IRQHandler+0xb48>
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	f003 0304 	and.w	r3, r3, #4
 8005510:	2b00      	cmp	r3, #0
 8005512:	f000 80c7 	beq.w	80056a4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800551a:	f003 031f 	and.w	r3, r3, #31
 800551e:	2204      	movs	r2, #4
 8005520:	409a      	lsls	r2, r3
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005526:	693b      	ldr	r3, [r7, #16]
 8005528:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800552c:	2b00      	cmp	r3, #0
 800552e:	d049      	beq.n	80055c4 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005536:	2b00      	cmp	r3, #0
 8005538:	d109      	bne.n	800554e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 8210 	beq.w	8005964 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800554c:	e20a      	b.n	8005964 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005552:	2b00      	cmp	r3, #0
 8005554:	f000 8206 	beq.w	8005964 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005560:	e200      	b.n	8005964 <HAL_DMA_IRQHandler+0xe08>
 8005562:	bf00      	nop
 8005564:	40020010 	.word	0x40020010
 8005568:	40020028 	.word	0x40020028
 800556c:	40020040 	.word	0x40020040
 8005570:	40020058 	.word	0x40020058
 8005574:	40020070 	.word	0x40020070
 8005578:	40020088 	.word	0x40020088
 800557c:	400200a0 	.word	0x400200a0
 8005580:	400200b8 	.word	0x400200b8
 8005584:	40020410 	.word	0x40020410
 8005588:	40020428 	.word	0x40020428
 800558c:	40020440 	.word	0x40020440
 8005590:	40020458 	.word	0x40020458
 8005594:	40020470 	.word	0x40020470
 8005598:	40020488 	.word	0x40020488
 800559c:	400204a0 	.word	0x400204a0
 80055a0:	400204b8 	.word	0x400204b8
 80055a4:	58025408 	.word	0x58025408
 80055a8:	5802541c 	.word	0x5802541c
 80055ac:	58025430 	.word	0x58025430
 80055b0:	58025444 	.word	0x58025444
 80055b4:	58025458 	.word	0x58025458
 80055b8:	5802546c 	.word	0x5802546c
 80055bc:	58025480 	.word	0x58025480
 80055c0:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f003 0320 	and.w	r3, r3, #32
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d160      	bne.n	8005690 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a7f      	ldr	r2, [pc, #508]	@ (80057d0 <HAL_DMA_IRQHandler+0xc74>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d04a      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a7d      	ldr	r2, [pc, #500]	@ (80057d4 <HAL_DMA_IRQHandler+0xc78>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d045      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a7c      	ldr	r2, [pc, #496]	@ (80057d8 <HAL_DMA_IRQHandler+0xc7c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d040      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a7a      	ldr	r2, [pc, #488]	@ (80057dc <HAL_DMA_IRQHandler+0xc80>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d03b      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a79      	ldr	r2, [pc, #484]	@ (80057e0 <HAL_DMA_IRQHandler+0xc84>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d036      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a77      	ldr	r2, [pc, #476]	@ (80057e4 <HAL_DMA_IRQHandler+0xc88>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d031      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a76      	ldr	r2, [pc, #472]	@ (80057e8 <HAL_DMA_IRQHandler+0xc8c>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d02c      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a74      	ldr	r2, [pc, #464]	@ (80057ec <HAL_DMA_IRQHandler+0xc90>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d027      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a73      	ldr	r2, [pc, #460]	@ (80057f0 <HAL_DMA_IRQHandler+0xc94>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d022      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a71      	ldr	r2, [pc, #452]	@ (80057f4 <HAL_DMA_IRQHandler+0xc98>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d01d      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a70      	ldr	r2, [pc, #448]	@ (80057f8 <HAL_DMA_IRQHandler+0xc9c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d018      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a6e      	ldr	r2, [pc, #440]	@ (80057fc <HAL_DMA_IRQHandler+0xca0>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d013      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a6d      	ldr	r2, [pc, #436]	@ (8005800 <HAL_DMA_IRQHandler+0xca4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00e      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a6b      	ldr	r2, [pc, #428]	@ (8005804 <HAL_DMA_IRQHandler+0xca8>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d009      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a6a      	ldr	r2, [pc, #424]	@ (8005808 <HAL_DMA_IRQHandler+0xcac>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d004      	beq.n	800566e <HAL_DMA_IRQHandler+0xb12>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a68      	ldr	r2, [pc, #416]	@ (800580c <HAL_DMA_IRQHandler+0xcb0>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d108      	bne.n	8005680 <HAL_DMA_IRQHandler+0xb24>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f022 0208 	bic.w	r2, r2, #8
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e007      	b.n	8005690 <HAL_DMA_IRQHandler+0xb34>
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f022 0204 	bic.w	r2, r2, #4
 800568e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 8165 	beq.w	8005964 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056a2:	e15f      	b.n	8005964 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a8:	f003 031f 	and.w	r3, r3, #31
 80056ac:	2202      	movs	r2, #2
 80056ae:	409a      	lsls	r2, r3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	4013      	ands	r3, r2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 80c5 	beq.w	8005844 <HAL_DMA_IRQHandler+0xce8>
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	f003 0302 	and.w	r3, r3, #2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 80bf 	beq.w	8005844 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ca:	f003 031f 	and.w	r3, r3, #31
 80056ce:	2202      	movs	r2, #2
 80056d0:	409a      	lsls	r2, r3
 80056d2:	69fb      	ldr	r3, [r7, #28]
 80056d4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d018      	beq.n	8005712 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80056e0:	693b      	ldr	r3, [r7, #16]
 80056e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d109      	bne.n	80056fe <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	f000 813a 	beq.w	8005968 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80056fc:	e134      	b.n	8005968 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005702:	2b00      	cmp	r3, #0
 8005704:	f000 8130 	beq.w	8005968 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005710:	e12a      	b.n	8005968 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	f003 0320 	and.w	r3, r3, #32
 8005718:	2b00      	cmp	r3, #0
 800571a:	f040 8089 	bne.w	8005830 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a2b      	ldr	r2, [pc, #172]	@ (80057d0 <HAL_DMA_IRQHandler+0xc74>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d04a      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a29      	ldr	r2, [pc, #164]	@ (80057d4 <HAL_DMA_IRQHandler+0xc78>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d045      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a28      	ldr	r2, [pc, #160]	@ (80057d8 <HAL_DMA_IRQHandler+0xc7c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d040      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	4a26      	ldr	r2, [pc, #152]	@ (80057dc <HAL_DMA_IRQHandler+0xc80>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d03b      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a25      	ldr	r2, [pc, #148]	@ (80057e0 <HAL_DMA_IRQHandler+0xc84>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d036      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a23      	ldr	r2, [pc, #140]	@ (80057e4 <HAL_DMA_IRQHandler+0xc88>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d031      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a22      	ldr	r2, [pc, #136]	@ (80057e8 <HAL_DMA_IRQHandler+0xc8c>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d02c      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a20      	ldr	r2, [pc, #128]	@ (80057ec <HAL_DMA_IRQHandler+0xc90>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d027      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a1f      	ldr	r2, [pc, #124]	@ (80057f0 <HAL_DMA_IRQHandler+0xc94>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d022      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a1d      	ldr	r2, [pc, #116]	@ (80057f4 <HAL_DMA_IRQHandler+0xc98>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d01d      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a1c      	ldr	r2, [pc, #112]	@ (80057f8 <HAL_DMA_IRQHandler+0xc9c>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d018      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a1a      	ldr	r2, [pc, #104]	@ (80057fc <HAL_DMA_IRQHandler+0xca0>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d013      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a19      	ldr	r2, [pc, #100]	@ (8005800 <HAL_DMA_IRQHandler+0xca4>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d00e      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a17      	ldr	r2, [pc, #92]	@ (8005804 <HAL_DMA_IRQHandler+0xca8>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d009      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a16      	ldr	r2, [pc, #88]	@ (8005808 <HAL_DMA_IRQHandler+0xcac>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d004      	beq.n	80057be <HAL_DMA_IRQHandler+0xc62>
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	4a14      	ldr	r2, [pc, #80]	@ (800580c <HAL_DMA_IRQHandler+0xcb0>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d128      	bne.n	8005810 <HAL_DMA_IRQHandler+0xcb4>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	681a      	ldr	r2, [r3, #0]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0214 	bic.w	r2, r2, #20
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	e027      	b.n	8005820 <HAL_DMA_IRQHandler+0xcc4>
 80057d0:	40020010 	.word	0x40020010
 80057d4:	40020028 	.word	0x40020028
 80057d8:	40020040 	.word	0x40020040
 80057dc:	40020058 	.word	0x40020058
 80057e0:	40020070 	.word	0x40020070
 80057e4:	40020088 	.word	0x40020088
 80057e8:	400200a0 	.word	0x400200a0
 80057ec:	400200b8 	.word	0x400200b8
 80057f0:	40020410 	.word	0x40020410
 80057f4:	40020428 	.word	0x40020428
 80057f8:	40020440 	.word	0x40020440
 80057fc:	40020458 	.word	0x40020458
 8005800:	40020470 	.word	0x40020470
 8005804:	40020488 	.word	0x40020488
 8005808:	400204a0 	.word	0x400204a0
 800580c:	400204b8 	.word	0x400204b8
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f022 020a 	bic.w	r2, r2, #10
 800581e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005834:	2b00      	cmp	r3, #0
 8005836:	f000 8097 	beq.w	8005968 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800583e:	6878      	ldr	r0, [r7, #4]
 8005840:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005842:	e091      	b.n	8005968 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005848:	f003 031f 	and.w	r3, r3, #31
 800584c:	2208      	movs	r2, #8
 800584e:	409a      	lsls	r2, r3
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	4013      	ands	r3, r2
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 8088 	beq.w	800596a <HAL_DMA_IRQHandler+0xe0e>
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	f003 0308 	and.w	r3, r3, #8
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 8082 	beq.w	800596a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4a41      	ldr	r2, [pc, #260]	@ (8005970 <HAL_DMA_IRQHandler+0xe14>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d04a      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4a3f      	ldr	r2, [pc, #252]	@ (8005974 <HAL_DMA_IRQHandler+0xe18>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d045      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	4a3e      	ldr	r2, [pc, #248]	@ (8005978 <HAL_DMA_IRQHandler+0xe1c>)
 8005880:	4293      	cmp	r3, r2
 8005882:	d040      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	4a3c      	ldr	r2, [pc, #240]	@ (800597c <HAL_DMA_IRQHandler+0xe20>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d03b      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	4a3b      	ldr	r2, [pc, #236]	@ (8005980 <HAL_DMA_IRQHandler+0xe24>)
 8005894:	4293      	cmp	r3, r2
 8005896:	d036      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	4a39      	ldr	r2, [pc, #228]	@ (8005984 <HAL_DMA_IRQHandler+0xe28>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d031      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4a38      	ldr	r2, [pc, #224]	@ (8005988 <HAL_DMA_IRQHandler+0xe2c>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d02c      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4a36      	ldr	r2, [pc, #216]	@ (800598c <HAL_DMA_IRQHandler+0xe30>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d027      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a35      	ldr	r2, [pc, #212]	@ (8005990 <HAL_DMA_IRQHandler+0xe34>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d022      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a33      	ldr	r2, [pc, #204]	@ (8005994 <HAL_DMA_IRQHandler+0xe38>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d01d      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4a32      	ldr	r2, [pc, #200]	@ (8005998 <HAL_DMA_IRQHandler+0xe3c>)
 80058d0:	4293      	cmp	r3, r2
 80058d2:	d018      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a30      	ldr	r2, [pc, #192]	@ (800599c <HAL_DMA_IRQHandler+0xe40>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d013      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	4a2f      	ldr	r2, [pc, #188]	@ (80059a0 <HAL_DMA_IRQHandler+0xe44>)
 80058e4:	4293      	cmp	r3, r2
 80058e6:	d00e      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a2d      	ldr	r2, [pc, #180]	@ (80059a4 <HAL_DMA_IRQHandler+0xe48>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d009      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a2c      	ldr	r2, [pc, #176]	@ (80059a8 <HAL_DMA_IRQHandler+0xe4c>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d004      	beq.n	8005906 <HAL_DMA_IRQHandler+0xdaa>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a2a      	ldr	r2, [pc, #168]	@ (80059ac <HAL_DMA_IRQHandler+0xe50>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d108      	bne.n	8005918 <HAL_DMA_IRQHandler+0xdbc>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f022 021c 	bic.w	r2, r2, #28
 8005914:	601a      	str	r2, [r3, #0]
 8005916:	e007      	b.n	8005928 <HAL_DMA_IRQHandler+0xdcc>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 020e 	bic.w	r2, r2, #14
 8005926:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800592c:	f003 031f 	and.w	r3, r3, #31
 8005930:	2201      	movs	r2, #1
 8005932:	409a      	lsls	r2, r3
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2201      	movs	r2, #1
 8005942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005952:	2b00      	cmp	r3, #0
 8005954:	d009      	beq.n	800596a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	4798      	blx	r3
 800595e:	e004      	b.n	800596a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005960:	bf00      	nop
 8005962:	e002      	b.n	800596a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005964:	bf00      	nop
 8005966:	e000      	b.n	800596a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005968:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800596a:	3728      	adds	r7, #40	@ 0x28
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	40020010 	.word	0x40020010
 8005974:	40020028 	.word	0x40020028
 8005978:	40020040 	.word	0x40020040
 800597c:	40020058 	.word	0x40020058
 8005980:	40020070 	.word	0x40020070
 8005984:	40020088 	.word	0x40020088
 8005988:	400200a0 	.word	0x400200a0
 800598c:	400200b8 	.word	0x400200b8
 8005990:	40020410 	.word	0x40020410
 8005994:	40020428 	.word	0x40020428
 8005998:	40020440 	.word	0x40020440
 800599c:	40020458 	.word	0x40020458
 80059a0:	40020470 	.word	0x40020470
 80059a4:	40020488 	.word	0x40020488
 80059a8:	400204a0 	.word	0x400204a0
 80059ac:	400204b8 	.word	0x400204b8

080059b0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	60b9      	str	r1, [r7, #8]
 80059ba:	607a      	str	r2, [r7, #4]
 80059bc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059c8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a7f      	ldr	r2, [pc, #508]	@ (8005bcc <DMA_SetConfig+0x21c>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d072      	beq.n	8005aba <DMA_SetConfig+0x10a>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a7d      	ldr	r2, [pc, #500]	@ (8005bd0 <DMA_SetConfig+0x220>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d06d      	beq.n	8005aba <DMA_SetConfig+0x10a>
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	4a7c      	ldr	r2, [pc, #496]	@ (8005bd4 <DMA_SetConfig+0x224>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d068      	beq.n	8005aba <DMA_SetConfig+0x10a>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4a7a      	ldr	r2, [pc, #488]	@ (8005bd8 <DMA_SetConfig+0x228>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d063      	beq.n	8005aba <DMA_SetConfig+0x10a>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a79      	ldr	r2, [pc, #484]	@ (8005bdc <DMA_SetConfig+0x22c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d05e      	beq.n	8005aba <DMA_SetConfig+0x10a>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	4a77      	ldr	r2, [pc, #476]	@ (8005be0 <DMA_SetConfig+0x230>)
 8005a02:	4293      	cmp	r3, r2
 8005a04:	d059      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a76      	ldr	r2, [pc, #472]	@ (8005be4 <DMA_SetConfig+0x234>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d054      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a74      	ldr	r2, [pc, #464]	@ (8005be8 <DMA_SetConfig+0x238>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d04f      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a73      	ldr	r2, [pc, #460]	@ (8005bec <DMA_SetConfig+0x23c>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d04a      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a71      	ldr	r2, [pc, #452]	@ (8005bf0 <DMA_SetConfig+0x240>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d045      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a70      	ldr	r2, [pc, #448]	@ (8005bf4 <DMA_SetConfig+0x244>)
 8005a34:	4293      	cmp	r3, r2
 8005a36:	d040      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a6e      	ldr	r2, [pc, #440]	@ (8005bf8 <DMA_SetConfig+0x248>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d03b      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a6d      	ldr	r2, [pc, #436]	@ (8005bfc <DMA_SetConfig+0x24c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d036      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a6b      	ldr	r2, [pc, #428]	@ (8005c00 <DMA_SetConfig+0x250>)
 8005a52:	4293      	cmp	r3, r2
 8005a54:	d031      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a6a      	ldr	r2, [pc, #424]	@ (8005c04 <DMA_SetConfig+0x254>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d02c      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a68      	ldr	r2, [pc, #416]	@ (8005c08 <DMA_SetConfig+0x258>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d027      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a67      	ldr	r2, [pc, #412]	@ (8005c0c <DMA_SetConfig+0x25c>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d022      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a65      	ldr	r2, [pc, #404]	@ (8005c10 <DMA_SetConfig+0x260>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d01d      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4a64      	ldr	r2, [pc, #400]	@ (8005c14 <DMA_SetConfig+0x264>)
 8005a84:	4293      	cmp	r3, r2
 8005a86:	d018      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4a62      	ldr	r2, [pc, #392]	@ (8005c18 <DMA_SetConfig+0x268>)
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d013      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a61      	ldr	r2, [pc, #388]	@ (8005c1c <DMA_SetConfig+0x26c>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d00e      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a5f      	ldr	r2, [pc, #380]	@ (8005c20 <DMA_SetConfig+0x270>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d009      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a5e      	ldr	r2, [pc, #376]	@ (8005c24 <DMA_SetConfig+0x274>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d004      	beq.n	8005aba <DMA_SetConfig+0x10a>
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a5c      	ldr	r2, [pc, #368]	@ (8005c28 <DMA_SetConfig+0x278>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d101      	bne.n	8005abe <DMA_SetConfig+0x10e>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <DMA_SetConfig+0x110>
 8005abe:	2300      	movs	r3, #0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d00d      	beq.n	8005ae0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005acc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d004      	beq.n	8005ae0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005ade:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a39      	ldr	r2, [pc, #228]	@ (8005bcc <DMA_SetConfig+0x21c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d04a      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a38      	ldr	r2, [pc, #224]	@ (8005bd0 <DMA_SetConfig+0x220>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d045      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a36      	ldr	r2, [pc, #216]	@ (8005bd4 <DMA_SetConfig+0x224>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d040      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a35      	ldr	r2, [pc, #212]	@ (8005bd8 <DMA_SetConfig+0x228>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d03b      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a33      	ldr	r2, [pc, #204]	@ (8005bdc <DMA_SetConfig+0x22c>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d036      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a32      	ldr	r2, [pc, #200]	@ (8005be0 <DMA_SetConfig+0x230>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d031      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a30      	ldr	r2, [pc, #192]	@ (8005be4 <DMA_SetConfig+0x234>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d02c      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8005be8 <DMA_SetConfig+0x238>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d027      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a2d      	ldr	r2, [pc, #180]	@ (8005bec <DMA_SetConfig+0x23c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d022      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf0 <DMA_SetConfig+0x240>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d01d      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a2a      	ldr	r2, [pc, #168]	@ (8005bf4 <DMA_SetConfig+0x244>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d018      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a29      	ldr	r2, [pc, #164]	@ (8005bf8 <DMA_SetConfig+0x248>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d013      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a27      	ldr	r2, [pc, #156]	@ (8005bfc <DMA_SetConfig+0x24c>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d00e      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a26      	ldr	r2, [pc, #152]	@ (8005c00 <DMA_SetConfig+0x250>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d009      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a24      	ldr	r2, [pc, #144]	@ (8005c04 <DMA_SetConfig+0x254>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d004      	beq.n	8005b80 <DMA_SetConfig+0x1d0>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a23      	ldr	r2, [pc, #140]	@ (8005c08 <DMA_SetConfig+0x258>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d101      	bne.n	8005b84 <DMA_SetConfig+0x1d4>
 8005b80:	2301      	movs	r3, #1
 8005b82:	e000      	b.n	8005b86 <DMA_SetConfig+0x1d6>
 8005b84:	2300      	movs	r3, #0
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d059      	beq.n	8005c3e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005b8e:	f003 031f 	and.w	r3, r3, #31
 8005b92:	223f      	movs	r2, #63	@ 0x3f
 8005b94:	409a      	lsls	r2, r3
 8005b96:	697b      	ldr	r3, [r7, #20]
 8005b98:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005ba8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	683a      	ldr	r2, [r7, #0]
 8005bb0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	689b      	ldr	r3, [r3, #8]
 8005bb6:	2b40      	cmp	r3, #64	@ 0x40
 8005bb8:	d138      	bne.n	8005c2c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8005bca:	e086      	b.n	8005cda <DMA_SetConfig+0x32a>
 8005bcc:	40020010 	.word	0x40020010
 8005bd0:	40020028 	.word	0x40020028
 8005bd4:	40020040 	.word	0x40020040
 8005bd8:	40020058 	.word	0x40020058
 8005bdc:	40020070 	.word	0x40020070
 8005be0:	40020088 	.word	0x40020088
 8005be4:	400200a0 	.word	0x400200a0
 8005be8:	400200b8 	.word	0x400200b8
 8005bec:	40020410 	.word	0x40020410
 8005bf0:	40020428 	.word	0x40020428
 8005bf4:	40020440 	.word	0x40020440
 8005bf8:	40020458 	.word	0x40020458
 8005bfc:	40020470 	.word	0x40020470
 8005c00:	40020488 	.word	0x40020488
 8005c04:	400204a0 	.word	0x400204a0
 8005c08:	400204b8 	.word	0x400204b8
 8005c0c:	58025408 	.word	0x58025408
 8005c10:	5802541c 	.word	0x5802541c
 8005c14:	58025430 	.word	0x58025430
 8005c18:	58025444 	.word	0x58025444
 8005c1c:	58025458 	.word	0x58025458
 8005c20:	5802546c 	.word	0x5802546c
 8005c24:	58025480 	.word	0x58025480
 8005c28:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68ba      	ldr	r2, [r7, #8]
 8005c32:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	60da      	str	r2, [r3, #12]
}
 8005c3c:	e04d      	b.n	8005cda <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a29      	ldr	r2, [pc, #164]	@ (8005ce8 <DMA_SetConfig+0x338>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d022      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a27      	ldr	r2, [pc, #156]	@ (8005cec <DMA_SetConfig+0x33c>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d01d      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a26      	ldr	r2, [pc, #152]	@ (8005cf0 <DMA_SetConfig+0x340>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d018      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a24      	ldr	r2, [pc, #144]	@ (8005cf4 <DMA_SetConfig+0x344>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d013      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a23      	ldr	r2, [pc, #140]	@ (8005cf8 <DMA_SetConfig+0x348>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d00e      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a21      	ldr	r2, [pc, #132]	@ (8005cfc <DMA_SetConfig+0x34c>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d009      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a20      	ldr	r2, [pc, #128]	@ (8005d00 <DMA_SetConfig+0x350>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d004      	beq.n	8005c8e <DMA_SetConfig+0x2de>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a1e      	ldr	r2, [pc, #120]	@ (8005d04 <DMA_SetConfig+0x354>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d101      	bne.n	8005c92 <DMA_SetConfig+0x2e2>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <DMA_SetConfig+0x2e4>
 8005c92:	2300      	movs	r3, #0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d020      	beq.n	8005cda <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c9c:	f003 031f 	and.w	r3, r3, #31
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	409a      	lsls	r2, r3
 8005ca4:	693b      	ldr	r3, [r7, #16]
 8005ca6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	683a      	ldr	r2, [r7, #0]
 8005cae:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	2b40      	cmp	r3, #64	@ 0x40
 8005cb6:	d108      	bne.n	8005cca <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	60da      	str	r2, [r3, #12]
}
 8005cc8:	e007      	b.n	8005cda <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	60da      	str	r2, [r3, #12]
}
 8005cda:	bf00      	nop
 8005cdc:	371c      	adds	r7, #28
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce4:	4770      	bx	lr
 8005ce6:	bf00      	nop
 8005ce8:	58025408 	.word	0x58025408
 8005cec:	5802541c 	.word	0x5802541c
 8005cf0:	58025430 	.word	0x58025430
 8005cf4:	58025444 	.word	0x58025444
 8005cf8:	58025458 	.word	0x58025458
 8005cfc:	5802546c 	.word	0x5802546c
 8005d00:	58025480 	.word	0x58025480
 8005d04:	58025494 	.word	0x58025494

08005d08 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b085      	sub	sp, #20
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a42      	ldr	r2, [pc, #264]	@ (8005e20 <DMA_CalcBaseAndBitshift+0x118>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d04a      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a41      	ldr	r2, [pc, #260]	@ (8005e24 <DMA_CalcBaseAndBitshift+0x11c>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d045      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	4a3f      	ldr	r2, [pc, #252]	@ (8005e28 <DMA_CalcBaseAndBitshift+0x120>)
 8005d2a:	4293      	cmp	r3, r2
 8005d2c:	d040      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a3e      	ldr	r2, [pc, #248]	@ (8005e2c <DMA_CalcBaseAndBitshift+0x124>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d03b      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a3c      	ldr	r2, [pc, #240]	@ (8005e30 <DMA_CalcBaseAndBitshift+0x128>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d036      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a3b      	ldr	r2, [pc, #236]	@ (8005e34 <DMA_CalcBaseAndBitshift+0x12c>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d031      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a39      	ldr	r2, [pc, #228]	@ (8005e38 <DMA_CalcBaseAndBitshift+0x130>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d02c      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a38      	ldr	r2, [pc, #224]	@ (8005e3c <DMA_CalcBaseAndBitshift+0x134>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d027      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a36      	ldr	r2, [pc, #216]	@ (8005e40 <DMA_CalcBaseAndBitshift+0x138>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d022      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a35      	ldr	r2, [pc, #212]	@ (8005e44 <DMA_CalcBaseAndBitshift+0x13c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d01d      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a33      	ldr	r2, [pc, #204]	@ (8005e48 <DMA_CalcBaseAndBitshift+0x140>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d018      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a32      	ldr	r2, [pc, #200]	@ (8005e4c <DMA_CalcBaseAndBitshift+0x144>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d013      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a30      	ldr	r2, [pc, #192]	@ (8005e50 <DMA_CalcBaseAndBitshift+0x148>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d00e      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a2f      	ldr	r2, [pc, #188]	@ (8005e54 <DMA_CalcBaseAndBitshift+0x14c>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d009      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a2d      	ldr	r2, [pc, #180]	@ (8005e58 <DMA_CalcBaseAndBitshift+0x150>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d004      	beq.n	8005db0 <DMA_CalcBaseAndBitshift+0xa8>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a2c      	ldr	r2, [pc, #176]	@ (8005e5c <DMA_CalcBaseAndBitshift+0x154>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d101      	bne.n	8005db4 <DMA_CalcBaseAndBitshift+0xac>
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <DMA_CalcBaseAndBitshift+0xae>
 8005db4:	2300      	movs	r3, #0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d024      	beq.n	8005e04 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	3b10      	subs	r3, #16
 8005dc2:	4a27      	ldr	r2, [pc, #156]	@ (8005e60 <DMA_CalcBaseAndBitshift+0x158>)
 8005dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc8:	091b      	lsrs	r3, r3, #4
 8005dca:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f003 0307 	and.w	r3, r3, #7
 8005dd2:	4a24      	ldr	r2, [pc, #144]	@ (8005e64 <DMA_CalcBaseAndBitshift+0x15c>)
 8005dd4:	5cd3      	ldrb	r3, [r2, r3]
 8005dd6:	461a      	mov	r2, r3
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b03      	cmp	r3, #3
 8005de0:	d908      	bls.n	8005df4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	461a      	mov	r2, r3
 8005de8:	4b1f      	ldr	r3, [pc, #124]	@ (8005e68 <DMA_CalcBaseAndBitshift+0x160>)
 8005dea:	4013      	ands	r3, r2
 8005dec:	1d1a      	adds	r2, r3, #4
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	659a      	str	r2, [r3, #88]	@ 0x58
 8005df2:	e00d      	b.n	8005e10 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8005e68 <DMA_CalcBaseAndBitshift+0x160>)
 8005dfc:	4013      	ands	r3, r2
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6593      	str	r3, [r2, #88]	@ 0x58
 8005e02:	e005      	b.n	8005e10 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	3714      	adds	r7, #20
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr
 8005e20:	40020010 	.word	0x40020010
 8005e24:	40020028 	.word	0x40020028
 8005e28:	40020040 	.word	0x40020040
 8005e2c:	40020058 	.word	0x40020058
 8005e30:	40020070 	.word	0x40020070
 8005e34:	40020088 	.word	0x40020088
 8005e38:	400200a0 	.word	0x400200a0
 8005e3c:	400200b8 	.word	0x400200b8
 8005e40:	40020410 	.word	0x40020410
 8005e44:	40020428 	.word	0x40020428
 8005e48:	40020440 	.word	0x40020440
 8005e4c:	40020458 	.word	0x40020458
 8005e50:	40020470 	.word	0x40020470
 8005e54:	40020488 	.word	0x40020488
 8005e58:	400204a0 	.word	0x400204a0
 8005e5c:	400204b8 	.word	0x400204b8
 8005e60:	aaaaaaab 	.word	0xaaaaaaab
 8005e64:	0800d360 	.word	0x0800d360
 8005e68:	fffffc00 	.word	0xfffffc00

08005e6c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b085      	sub	sp, #20
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e74:	2300      	movs	r3, #0
 8005e76:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d120      	bne.n	8005ec2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e84:	2b03      	cmp	r3, #3
 8005e86:	d858      	bhi.n	8005f3a <DMA_CheckFifoParam+0xce>
 8005e88:	a201      	add	r2, pc, #4	@ (adr r2, 8005e90 <DMA_CheckFifoParam+0x24>)
 8005e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e8e:	bf00      	nop
 8005e90:	08005ea1 	.word	0x08005ea1
 8005e94:	08005eb3 	.word	0x08005eb3
 8005e98:	08005ea1 	.word	0x08005ea1
 8005e9c:	08005f3b 	.word	0x08005f3b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d048      	beq.n	8005f3e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005eb0:	e045      	b.n	8005f3e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005eba:	d142      	bne.n	8005f42 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005ec0:	e03f      	b.n	8005f42 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	699b      	ldr	r3, [r3, #24]
 8005ec6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005eca:	d123      	bne.n	8005f14 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d838      	bhi.n	8005f46 <DMA_CheckFifoParam+0xda>
 8005ed4:	a201      	add	r2, pc, #4	@ (adr r2, 8005edc <DMA_CheckFifoParam+0x70>)
 8005ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eda:	bf00      	nop
 8005edc:	08005eed 	.word	0x08005eed
 8005ee0:	08005ef3 	.word	0x08005ef3
 8005ee4:	08005eed 	.word	0x08005eed
 8005ee8:	08005f05 	.word	0x08005f05
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	73fb      	strb	r3, [r7, #15]
        break;
 8005ef0:	e030      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ef6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d025      	beq.n	8005f4a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f02:	e022      	b.n	8005f4a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f08:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005f0c:	d11f      	bne.n	8005f4e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005f12:	e01c      	b.n	8005f4e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d902      	bls.n	8005f22 <DMA_CheckFifoParam+0xb6>
 8005f1c:	2b03      	cmp	r3, #3
 8005f1e:	d003      	beq.n	8005f28 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005f20:	e018      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	73fb      	strb	r3, [r7, #15]
        break;
 8005f26:	e015      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d00e      	beq.n	8005f52 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005f34:	2301      	movs	r3, #1
 8005f36:	73fb      	strb	r3, [r7, #15]
    break;
 8005f38:	e00b      	b.n	8005f52 <DMA_CheckFifoParam+0xe6>
        break;
 8005f3a:	bf00      	nop
 8005f3c:	e00a      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        break;
 8005f3e:	bf00      	nop
 8005f40:	e008      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        break;
 8005f42:	bf00      	nop
 8005f44:	e006      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        break;
 8005f46:	bf00      	nop
 8005f48:	e004      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        break;
 8005f4a:	bf00      	nop
 8005f4c:	e002      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
        break;
 8005f4e:	bf00      	nop
 8005f50:	e000      	b.n	8005f54 <DMA_CheckFifoParam+0xe8>
    break;
 8005f52:	bf00      	nop
    }
  }

  return status;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f60:	4770      	bx	lr
 8005f62:	bf00      	nop

08005f64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f64:	b480      	push	{r7}
 8005f66:	b085      	sub	sp, #20
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a38      	ldr	r2, [pc, #224]	@ (8006058 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d022      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a36      	ldr	r2, [pc, #216]	@ (800605c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d01d      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a35      	ldr	r2, [pc, #212]	@ (8006060 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d018      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a33      	ldr	r2, [pc, #204]	@ (8006064 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d013      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a32      	ldr	r2, [pc, #200]	@ (8006068 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d00e      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a30      	ldr	r2, [pc, #192]	@ (800606c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d009      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4a2f      	ldr	r2, [pc, #188]	@ (8006070 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005fb4:	4293      	cmp	r3, r2
 8005fb6:	d004      	beq.n	8005fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a2d      	ldr	r2, [pc, #180]	@ (8006074 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d101      	bne.n	8005fc6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e000      	b.n	8005fc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d01a      	beq.n	8006002 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	3b08      	subs	r3, #8
 8005fd4:	4a28      	ldr	r2, [pc, #160]	@ (8006078 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fda:	091b      	lsrs	r3, r3, #4
 8005fdc:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	4b26      	ldr	r3, [pc, #152]	@ (800607c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005fe2:	4413      	add	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a24      	ldr	r2, [pc, #144]	@ (8006080 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005ff0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	f003 031f 	and.w	r3, r3, #31
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	409a      	lsls	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006000:	e024      	b.n	800604c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	b2db      	uxtb	r3, r3
 8006008:	3b10      	subs	r3, #16
 800600a:	4a1e      	ldr	r2, [pc, #120]	@ (8006084 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800600c:	fba2 2303 	umull	r2, r3, r2, r3
 8006010:	091b      	lsrs	r3, r3, #4
 8006012:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4a1c      	ldr	r2, [pc, #112]	@ (8006088 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d806      	bhi.n	800602a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	4a1b      	ldr	r2, [pc, #108]	@ (800608c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d902      	bls.n	800602a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3308      	adds	r3, #8
 8006028:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	4b18      	ldr	r3, [pc, #96]	@ (8006090 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800602e:	4413      	add	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	461a      	mov	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a16      	ldr	r2, [pc, #88]	@ (8006094 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800603c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f003 031f 	and.w	r3, r3, #31
 8006044:	2201      	movs	r2, #1
 8006046:	409a      	lsls	r2, r3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800604c:	bf00      	nop
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr
 8006058:	58025408 	.word	0x58025408
 800605c:	5802541c 	.word	0x5802541c
 8006060:	58025430 	.word	0x58025430
 8006064:	58025444 	.word	0x58025444
 8006068:	58025458 	.word	0x58025458
 800606c:	5802546c 	.word	0x5802546c
 8006070:	58025480 	.word	0x58025480
 8006074:	58025494 	.word	0x58025494
 8006078:	cccccccd 	.word	0xcccccccd
 800607c:	16009600 	.word	0x16009600
 8006080:	58025880 	.word	0x58025880
 8006084:	aaaaaaab 	.word	0xaaaaaaab
 8006088:	400204b8 	.word	0x400204b8
 800608c:	4002040f 	.word	0x4002040f
 8006090:	10008200 	.word	0x10008200
 8006094:	40020880 	.word	0x40020880

08006098 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006098:	b480      	push	{r7}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d04a      	beq.n	8006144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d847      	bhi.n	8006144 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a25      	ldr	r2, [pc, #148]	@ (8006150 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d022      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a24      	ldr	r2, [pc, #144]	@ (8006154 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d01d      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a22      	ldr	r2, [pc, #136]	@ (8006158 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d018      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a21      	ldr	r2, [pc, #132]	@ (800615c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d013      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a1f      	ldr	r2, [pc, #124]	@ (8006160 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d00e      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a1e      	ldr	r2, [pc, #120]	@ (8006164 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d009      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a1c      	ldr	r2, [pc, #112]	@ (8006168 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d004      	beq.n	8006104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a1b      	ldr	r2, [pc, #108]	@ (800616c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d101      	bne.n	8006108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006104:	2301      	movs	r3, #1
 8006106:	e000      	b.n	800610a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8006108:	2300      	movs	r3, #0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d00a      	beq.n	8006124 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800610e:	68fa      	ldr	r2, [r7, #12]
 8006110:	4b17      	ldr	r3, [pc, #92]	@ (8006170 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006112:	4413      	add	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	461a      	mov	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	4a15      	ldr	r2, [pc, #84]	@ (8006174 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006120:	671a      	str	r2, [r3, #112]	@ 0x70
 8006122:	e009      	b.n	8006138 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	4b14      	ldr	r3, [pc, #80]	@ (8006178 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	461a      	mov	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a11      	ldr	r2, [pc, #68]	@ (800617c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8006136:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	3b01      	subs	r3, #1
 800613c:	2201      	movs	r2, #1
 800613e:	409a      	lsls	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006144:	bf00      	nop
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr
 8006150:	58025408 	.word	0x58025408
 8006154:	5802541c 	.word	0x5802541c
 8006158:	58025430 	.word	0x58025430
 800615c:	58025444 	.word	0x58025444
 8006160:	58025458 	.word	0x58025458
 8006164:	5802546c 	.word	0x5802546c
 8006168:	58025480 	.word	0x58025480
 800616c:	58025494 	.word	0x58025494
 8006170:	1600963f 	.word	0x1600963f
 8006174:	58025940 	.word	0x58025940
 8006178:	1000823f 	.word	0x1000823f
 800617c:	40020940 	.word	0x40020940

08006180 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006180:	b480      	push	{r7}
 8006182:	b089      	sub	sp, #36	@ 0x24
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
 8006188:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800618a:	2300      	movs	r3, #0
 800618c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800618e:	4b86      	ldr	r3, [pc, #536]	@ (80063a8 <HAL_GPIO_Init+0x228>)
 8006190:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006192:	e18c      	b.n	80064ae <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	2101      	movs	r1, #1
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	fa01 f303 	lsl.w	r3, r1, r3
 80061a0:	4013      	ands	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f000 817e 	beq.w	80064a8 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061ac:	683b      	ldr	r3, [r7, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f003 0303 	and.w	r3, r3, #3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d005      	beq.n	80061c4 <HAL_GPIO_Init+0x44>
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	f003 0303 	and.w	r3, r3, #3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d130      	bne.n	8006226 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	689b      	ldr	r3, [r3, #8]
 80061c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80061ca:	69fb      	ldr	r3, [r7, #28]
 80061cc:	005b      	lsls	r3, r3, #1
 80061ce:	2203      	movs	r2, #3
 80061d0:	fa02 f303 	lsl.w	r3, r2, r3
 80061d4:	43db      	mvns	r3, r3
 80061d6:	69ba      	ldr	r2, [r7, #24]
 80061d8:	4013      	ands	r3, r2
 80061da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	68da      	ldr	r2, [r3, #12]
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	fa02 f303 	lsl.w	r3, r2, r3
 80061e8:	69ba      	ldr	r2, [r7, #24]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	69ba      	ldr	r2, [r7, #24]
 80061f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80061fa:	2201      	movs	r2, #1
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006202:	43db      	mvns	r3, r3
 8006204:	69ba      	ldr	r2, [r7, #24]
 8006206:	4013      	ands	r3, r2
 8006208:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	091b      	lsrs	r3, r3, #4
 8006210:	f003 0201 	and.w	r2, r3, #1
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	fa02 f303 	lsl.w	r3, r2, r3
 800621a:	69ba      	ldr	r2, [r7, #24]
 800621c:	4313      	orrs	r3, r2
 800621e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	69ba      	ldr	r2, [r7, #24]
 8006224:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006226:	683b      	ldr	r3, [r7, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	f003 0303 	and.w	r3, r3, #3
 800622e:	2b03      	cmp	r3, #3
 8006230:	d017      	beq.n	8006262 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006238:	69fb      	ldr	r3, [r7, #28]
 800623a:	005b      	lsls	r3, r3, #1
 800623c:	2203      	movs	r2, #3
 800623e:	fa02 f303 	lsl.w	r3, r2, r3
 8006242:	43db      	mvns	r3, r3
 8006244:	69ba      	ldr	r2, [r7, #24]
 8006246:	4013      	ands	r3, r2
 8006248:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	689a      	ldr	r2, [r3, #8]
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	fa02 f303 	lsl.w	r3, r2, r3
 8006256:	69ba      	ldr	r2, [r7, #24]
 8006258:	4313      	orrs	r3, r2
 800625a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	69ba      	ldr	r2, [r7, #24]
 8006260:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b02      	cmp	r3, #2
 800626c:	d123      	bne.n	80062b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	08da      	lsrs	r2, r3, #3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	3208      	adds	r2, #8
 8006276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800627a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	f003 0307 	and.w	r3, r3, #7
 8006282:	009b      	lsls	r3, r3, #2
 8006284:	220f      	movs	r2, #15
 8006286:	fa02 f303 	lsl.w	r3, r2, r3
 800628a:	43db      	mvns	r3, r3
 800628c:	69ba      	ldr	r2, [r7, #24]
 800628e:	4013      	ands	r3, r2
 8006290:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	69fb      	ldr	r3, [r7, #28]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	fa02 f303 	lsl.w	r3, r2, r3
 80062a2:	69ba      	ldr	r2, [r7, #24]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	08da      	lsrs	r2, r3, #3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	3208      	adds	r2, #8
 80062b0:	69b9      	ldr	r1, [r7, #24]
 80062b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	2203      	movs	r2, #3
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	43db      	mvns	r3, r3
 80062c8:	69ba      	ldr	r2, [r7, #24]
 80062ca:	4013      	ands	r3, r2
 80062cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	f003 0203 	and.w	r2, r3, #3
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	005b      	lsls	r3, r3, #1
 80062da:	fa02 f303 	lsl.w	r3, r2, r3
 80062de:	69ba      	ldr	r2, [r7, #24]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	69ba      	ldr	r2, [r7, #24]
 80062e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f000 80d8 	beq.w	80064a8 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062f8:	4b2c      	ldr	r3, [pc, #176]	@ (80063ac <HAL_GPIO_Init+0x22c>)
 80062fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062fe:	4a2b      	ldr	r2, [pc, #172]	@ (80063ac <HAL_GPIO_Init+0x22c>)
 8006300:	f043 0302 	orr.w	r3, r3, #2
 8006304:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006308:	4b28      	ldr	r3, [pc, #160]	@ (80063ac <HAL_GPIO_Init+0x22c>)
 800630a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	60fb      	str	r3, [r7, #12]
 8006314:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006316:	4a26      	ldr	r2, [pc, #152]	@ (80063b0 <HAL_GPIO_Init+0x230>)
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	089b      	lsrs	r3, r3, #2
 800631c:	3302      	adds	r3, #2
 800631e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	f003 0303 	and.w	r3, r3, #3
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	220f      	movs	r2, #15
 800632e:	fa02 f303 	lsl.w	r3, r2, r3
 8006332:	43db      	mvns	r3, r3
 8006334:	69ba      	ldr	r2, [r7, #24]
 8006336:	4013      	ands	r3, r2
 8006338:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a1d      	ldr	r2, [pc, #116]	@ (80063b4 <HAL_GPIO_Init+0x234>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d04a      	beq.n	80063d8 <HAL_GPIO_Init+0x258>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a1c      	ldr	r2, [pc, #112]	@ (80063b8 <HAL_GPIO_Init+0x238>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d02b      	beq.n	80063a2 <HAL_GPIO_Init+0x222>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a1b      	ldr	r2, [pc, #108]	@ (80063bc <HAL_GPIO_Init+0x23c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d025      	beq.n	800639e <HAL_GPIO_Init+0x21e>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a1a      	ldr	r2, [pc, #104]	@ (80063c0 <HAL_GPIO_Init+0x240>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d01f      	beq.n	800639a <HAL_GPIO_Init+0x21a>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a19      	ldr	r2, [pc, #100]	@ (80063c4 <HAL_GPIO_Init+0x244>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d019      	beq.n	8006396 <HAL_GPIO_Init+0x216>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a18      	ldr	r2, [pc, #96]	@ (80063c8 <HAL_GPIO_Init+0x248>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d013      	beq.n	8006392 <HAL_GPIO_Init+0x212>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a17      	ldr	r2, [pc, #92]	@ (80063cc <HAL_GPIO_Init+0x24c>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d00d      	beq.n	800638e <HAL_GPIO_Init+0x20e>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	4a16      	ldr	r2, [pc, #88]	@ (80063d0 <HAL_GPIO_Init+0x250>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d007      	beq.n	800638a <HAL_GPIO_Init+0x20a>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	4a15      	ldr	r2, [pc, #84]	@ (80063d4 <HAL_GPIO_Init+0x254>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d101      	bne.n	8006386 <HAL_GPIO_Init+0x206>
 8006382:	2309      	movs	r3, #9
 8006384:	e029      	b.n	80063da <HAL_GPIO_Init+0x25a>
 8006386:	230a      	movs	r3, #10
 8006388:	e027      	b.n	80063da <HAL_GPIO_Init+0x25a>
 800638a:	2307      	movs	r3, #7
 800638c:	e025      	b.n	80063da <HAL_GPIO_Init+0x25a>
 800638e:	2306      	movs	r3, #6
 8006390:	e023      	b.n	80063da <HAL_GPIO_Init+0x25a>
 8006392:	2305      	movs	r3, #5
 8006394:	e021      	b.n	80063da <HAL_GPIO_Init+0x25a>
 8006396:	2304      	movs	r3, #4
 8006398:	e01f      	b.n	80063da <HAL_GPIO_Init+0x25a>
 800639a:	2303      	movs	r3, #3
 800639c:	e01d      	b.n	80063da <HAL_GPIO_Init+0x25a>
 800639e:	2302      	movs	r3, #2
 80063a0:	e01b      	b.n	80063da <HAL_GPIO_Init+0x25a>
 80063a2:	2301      	movs	r3, #1
 80063a4:	e019      	b.n	80063da <HAL_GPIO_Init+0x25a>
 80063a6:	bf00      	nop
 80063a8:	58000080 	.word	0x58000080
 80063ac:	58024400 	.word	0x58024400
 80063b0:	58000400 	.word	0x58000400
 80063b4:	58020000 	.word	0x58020000
 80063b8:	58020400 	.word	0x58020400
 80063bc:	58020800 	.word	0x58020800
 80063c0:	58020c00 	.word	0x58020c00
 80063c4:	58021000 	.word	0x58021000
 80063c8:	58021400 	.word	0x58021400
 80063cc:	58021800 	.word	0x58021800
 80063d0:	58021c00 	.word	0x58021c00
 80063d4:	58022400 	.word	0x58022400
 80063d8:	2300      	movs	r3, #0
 80063da:	69fa      	ldr	r2, [r7, #28]
 80063dc:	f002 0203 	and.w	r2, r2, #3
 80063e0:	0092      	lsls	r2, r2, #2
 80063e2:	4093      	lsls	r3, r2
 80063e4:	69ba      	ldr	r2, [r7, #24]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80063ea:	4938      	ldr	r1, [pc, #224]	@ (80064cc <HAL_GPIO_Init+0x34c>)
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	089b      	lsrs	r3, r3, #2
 80063f0:	3302      	adds	r3, #2
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80063f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	43db      	mvns	r3, r3
 8006404:	69ba      	ldr	r2, [r7, #24]
 8006406:	4013      	ands	r3, r2
 8006408:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006416:	69ba      	ldr	r2, [r7, #24]
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	4313      	orrs	r3, r2
 800641c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800641e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006422:	69bb      	ldr	r3, [r7, #24]
 8006424:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006426:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	43db      	mvns	r3, r3
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	4013      	ands	r3, r2
 8006436:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006444:	69ba      	ldr	r2, [r7, #24]
 8006446:	693b      	ldr	r3, [r7, #16]
 8006448:	4313      	orrs	r3, r2
 800644a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800644c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006450:	69bb      	ldr	r3, [r7, #24]
 8006452:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006454:	697b      	ldr	r3, [r7, #20]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800645a:	693b      	ldr	r3, [r7, #16]
 800645c:	43db      	mvns	r3, r3
 800645e:	69ba      	ldr	r2, [r7, #24]
 8006460:	4013      	ands	r3, r2
 8006462:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d003      	beq.n	8006478 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	4313      	orrs	r3, r2
 8006476:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	69ba      	ldr	r2, [r7, #24]
 800647c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	43db      	mvns	r3, r3
 8006488:	69ba      	ldr	r2, [r7, #24]
 800648a:	4013      	ands	r3, r2
 800648c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006496:	2b00      	cmp	r3, #0
 8006498:	d003      	beq.n	80064a2 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800649a:	69ba      	ldr	r2, [r7, #24]
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	4313      	orrs	r3, r2
 80064a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	3301      	adds	r3, #1
 80064ac:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	fa22 f303 	lsr.w	r3, r2, r3
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f47f ae6b 	bne.w	8006194 <HAL_GPIO_Init+0x14>
  }
}
 80064be:	bf00      	nop
 80064c0:	bf00      	nop
 80064c2:	3724      	adds	r7, #36	@ 0x24
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	58000400 	.word	0x58000400

080064d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80064d0:	b480      	push	{r7}
 80064d2:	b083      	sub	sp, #12
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	460b      	mov	r3, r1
 80064da:	807b      	strh	r3, [r7, #2]
 80064dc:	4613      	mov	r3, r2
 80064de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80064e0:	787b      	ldrb	r3, [r7, #1]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80064e6:	887a      	ldrh	r2, [r7, #2]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80064ec:	e003      	b.n	80064f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80064ee:	887b      	ldrh	r3, [r7, #2]
 80064f0:	041a      	lsls	r2, r3, #16
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	619a      	str	r2, [r3, #24]
}
 80064f6:	bf00      	nop
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
	...

08006504 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b082      	sub	sp, #8
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d101      	bne.n	8006516 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e08b      	b.n	800662e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800651c:	b2db      	uxtb	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	d106      	bne.n	8006530 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800652a:	6878      	ldr	r0, [r7, #4]
 800652c:	f7fb f926 	bl	800177c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2224      	movs	r2, #36	@ 0x24
 8006534:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f022 0201 	bic.w	r2, r2, #1
 8006546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006554:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	689a      	ldr	r2, [r3, #8]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006564:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d107      	bne.n	800657e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	689a      	ldr	r2, [r3, #8]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800657a:	609a      	str	r2, [r3, #8]
 800657c:	e006      	b.n	800658c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689a      	ldr	r2, [r3, #8]
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800658a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	68db      	ldr	r3, [r3, #12]
 8006590:	2b02      	cmp	r3, #2
 8006592:	d108      	bne.n	80065a6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	685a      	ldr	r2, [r3, #4]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065a2:	605a      	str	r2, [r3, #4]
 80065a4:	e007      	b.n	80065b6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065b4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	6859      	ldr	r1, [r3, #4]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006638 <HAL_I2C_Init+0x134>)
 80065c2:	430b      	orrs	r3, r1
 80065c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68da      	ldr	r2, [r3, #12]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80065d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	691a      	ldr	r2, [r3, #16]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	695b      	ldr	r3, [r3, #20]
 80065de:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	430a      	orrs	r2, r1
 80065ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	69d9      	ldr	r1, [r3, #28]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a1a      	ldr	r2, [r3, #32]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	430a      	orrs	r2, r1
 80065fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f042 0201 	orr.w	r2, r2, #1
 800660e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3708      	adds	r7, #8
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	02008000 	.word	0x02008000

0800663c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800664c:	b2db      	uxtb	r3, r3
 800664e:	2b20      	cmp	r3, #32
 8006650:	d138      	bne.n	80066c4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006658:	2b01      	cmp	r3, #1
 800665a:	d101      	bne.n	8006660 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800665c:	2302      	movs	r3, #2
 800665e:	e032      	b.n	80066c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2201      	movs	r2, #1
 8006664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2224      	movs	r2, #36	@ 0x24
 800666c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 0201 	bic.w	r2, r2, #1
 800667e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800668e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6819      	ldr	r1, [r3, #0]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	683a      	ldr	r2, [r7, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0201 	orr.w	r2, r2, #1
 80066ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2220      	movs	r2, #32
 80066b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80066c0:	2300      	movs	r3, #0
 80066c2:	e000      	b.n	80066c6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80066c4:	2302      	movs	r3, #2
  }
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	370c      	adds	r7, #12
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b085      	sub	sp, #20
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
 80066da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d139      	bne.n	800675c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d101      	bne.n	80066f6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066f2:	2302      	movs	r3, #2
 80066f4:	e033      	b.n	800675e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2224      	movs	r2, #36	@ 0x24
 8006702:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f022 0201 	bic.w	r2, r2, #1
 8006714:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006724:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	021b      	lsls	r3, r3, #8
 800672a:	68fa      	ldr	r2, [r7, #12]
 800672c:	4313      	orrs	r3, r2
 800672e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68fa      	ldr	r2, [r7, #12]
 8006736:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f042 0201 	orr.w	r2, r2, #1
 8006746:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2220      	movs	r2, #32
 800674c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2200      	movs	r2, #0
 8006754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006758:	2300      	movs	r3, #0
 800675a:	e000      	b.n	800675e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800675c:	2302      	movs	r3, #2
  }
}
 800675e:	4618      	mov	r0, r3
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
	...

0800676c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b084      	sub	sp, #16
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006774:	4b19      	ldr	r3, [pc, #100]	@ (80067dc <HAL_PWREx_ConfigSupply+0x70>)
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	f003 0304 	and.w	r3, r3, #4
 800677c:	2b04      	cmp	r3, #4
 800677e:	d00a      	beq.n	8006796 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006780:	4b16      	ldr	r3, [pc, #88]	@ (80067dc <HAL_PWREx_ConfigSupply+0x70>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	f003 0307 	and.w	r3, r3, #7
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	429a      	cmp	r2, r3
 800678c:	d001      	beq.n	8006792 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800678e:	2301      	movs	r3, #1
 8006790:	e01f      	b.n	80067d2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006792:	2300      	movs	r3, #0
 8006794:	e01d      	b.n	80067d2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006796:	4b11      	ldr	r3, [pc, #68]	@ (80067dc <HAL_PWREx_ConfigSupply+0x70>)
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	f023 0207 	bic.w	r2, r3, #7
 800679e:	490f      	ldr	r1, [pc, #60]	@ (80067dc <HAL_PWREx_ConfigSupply+0x70>)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	4313      	orrs	r3, r2
 80067a4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80067a6:	f7fb fc43 	bl	8002030 <HAL_GetTick>
 80067aa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067ac:	e009      	b.n	80067c2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80067ae:	f7fb fc3f 	bl	8002030 <HAL_GetTick>
 80067b2:	4602      	mov	r2, r0
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	1ad3      	subs	r3, r2, r3
 80067b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067bc:	d901      	bls.n	80067c2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e007      	b.n	80067d2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80067c2:	4b06      	ldr	r3, [pc, #24]	@ (80067dc <HAL_PWREx_ConfigSupply+0x70>)
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067ce:	d1ee      	bne.n	80067ae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	58024800 	.word	0x58024800

080067e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b08c      	sub	sp, #48	@ 0x30
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e3c8      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 8087 	beq.w	800690e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006800:	4b88      	ldr	r3, [pc, #544]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006802:	691b      	ldr	r3, [r3, #16]
 8006804:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006808:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800680a:	4b86      	ldr	r3, [pc, #536]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800680c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006812:	2b10      	cmp	r3, #16
 8006814:	d007      	beq.n	8006826 <HAL_RCC_OscConfig+0x46>
 8006816:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006818:	2b18      	cmp	r3, #24
 800681a:	d110      	bne.n	800683e <HAL_RCC_OscConfig+0x5e>
 800681c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d10b      	bne.n	800683e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006826:	4b7f      	ldr	r3, [pc, #508]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d06c      	beq.n	800690c <HAL_RCC_OscConfig+0x12c>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d168      	bne.n	800690c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e3a2      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006846:	d106      	bne.n	8006856 <HAL_RCC_OscConfig+0x76>
 8006848:	4b76      	ldr	r3, [pc, #472]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a75      	ldr	r2, [pc, #468]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800684e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	e02e      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10c      	bne.n	8006878 <HAL_RCC_OscConfig+0x98>
 800685e:	4b71      	ldr	r3, [pc, #452]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a70      	ldr	r2, [pc, #448]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006864:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	4b6e      	ldr	r3, [pc, #440]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a6d      	ldr	r2, [pc, #436]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006870:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006874:	6013      	str	r3, [r2, #0]
 8006876:	e01d      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006880:	d10c      	bne.n	800689c <HAL_RCC_OscConfig+0xbc>
 8006882:	4b68      	ldr	r3, [pc, #416]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a67      	ldr	r2, [pc, #412]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	4b65      	ldr	r3, [pc, #404]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a64      	ldr	r2, [pc, #400]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006894:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	e00b      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 800689c:	4b61      	ldr	r3, [pc, #388]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a60      	ldr	r2, [pc, #384]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80068a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	4b5e      	ldr	r3, [pc, #376]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a5d      	ldr	r2, [pc, #372]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80068ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80068b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d013      	beq.n	80068e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068bc:	f7fb fbb8 	bl	8002030 <HAL_GetTick>
 80068c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068c4:	f7fb fbb4 	bl	8002030 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b64      	cmp	r3, #100	@ 0x64
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e356      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80068d6:	4b53      	ldr	r3, [pc, #332]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0xe4>
 80068e2:	e014      	b.n	800690e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e4:	f7fb fba4 	bl	8002030 <HAL_GetTick>
 80068e8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fb fba0 	bl	8002030 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b64      	cmp	r3, #100	@ 0x64
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e342      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80068fe:	4b49      	ldr	r3, [pc, #292]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x10c>
 800690a:	e000      	b.n	800690e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	f000 808c 	beq.w	8006a34 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800691c:	4b41      	ldr	r3, [pc, #260]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006924:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006926:	4b3f      	ldr	r3, [pc, #252]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006928:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d007      	beq.n	8006942 <HAL_RCC_OscConfig+0x162>
 8006932:	6a3b      	ldr	r3, [r7, #32]
 8006934:	2b18      	cmp	r3, #24
 8006936:	d137      	bne.n	80069a8 <HAL_RCC_OscConfig+0x1c8>
 8006938:	69fb      	ldr	r3, [r7, #28]
 800693a:	f003 0303 	and.w	r3, r3, #3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d132      	bne.n	80069a8 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006942:	4b38      	ldr	r3, [pc, #224]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0304 	and.w	r3, r3, #4
 800694a:	2b00      	cmp	r3, #0
 800694c:	d005      	beq.n	800695a <HAL_RCC_OscConfig+0x17a>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	68db      	ldr	r3, [r3, #12]
 8006952:	2b00      	cmp	r3, #0
 8006954:	d101      	bne.n	800695a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e314      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800695a:	4b32      	ldr	r3, [pc, #200]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f023 0219 	bic.w	r2, r3, #25
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	492f      	ldr	r1, [pc, #188]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006968:	4313      	orrs	r3, r2
 800696a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696c:	f7fb fb60 	bl	8002030 <HAL_GetTick>
 8006970:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006972:	e008      	b.n	8006986 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006974:	f7fb fb5c 	bl	8002030 <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b02      	cmp	r3, #2
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e2fe      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006986:	4b27      	ldr	r3, [pc, #156]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0304 	and.w	r3, r3, #4
 800698e:	2b00      	cmp	r3, #0
 8006990:	d0f0      	beq.n	8006974 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006992:	4b24      	ldr	r3, [pc, #144]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006994:	685b      	ldr	r3, [r3, #4]
 8006996:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	061b      	lsls	r3, r3, #24
 80069a0:	4920      	ldr	r1, [pc, #128]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069a2:	4313      	orrs	r3, r2
 80069a4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069a6:	e045      	b.n	8006a34 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d026      	beq.n	80069fe <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80069b0:	4b1c      	ldr	r3, [pc, #112]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f023 0219 	bic.w	r2, r3, #25
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68db      	ldr	r3, [r3, #12]
 80069bc:	4919      	ldr	r1, [pc, #100]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069be:	4313      	orrs	r3, r2
 80069c0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c2:	f7fb fb35 	bl	8002030 <HAL_GetTick>
 80069c6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069c8:	e008      	b.n	80069dc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ca:	f7fb fb31 	bl	8002030 <HAL_GetTick>
 80069ce:	4602      	mov	r2, r0
 80069d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069d2:	1ad3      	subs	r3, r2, r3
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	d901      	bls.n	80069dc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80069d8:	2303      	movs	r3, #3
 80069da:	e2d3      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80069dc:	4b11      	ldr	r3, [pc, #68]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d0f0      	beq.n	80069ca <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069e8:	4b0e      	ldr	r3, [pc, #56]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069ea:	685b      	ldr	r3, [r3, #4]
 80069ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	061b      	lsls	r3, r3, #24
 80069f6:	490b      	ldr	r1, [pc, #44]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 80069f8:	4313      	orrs	r3, r2
 80069fa:	604b      	str	r3, [r1, #4]
 80069fc:	e01a      	b.n	8006a34 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069fe:	4b09      	ldr	r3, [pc, #36]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a08      	ldr	r2, [pc, #32]	@ (8006a24 <HAL_RCC_OscConfig+0x244>)
 8006a04:	f023 0301 	bic.w	r3, r3, #1
 8006a08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0a:	f7fb fb11 	bl	8002030 <HAL_GetTick>
 8006a0e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a10:	e00a      	b.n	8006a28 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a12:	f7fb fb0d 	bl	8002030 <HAL_GetTick>
 8006a16:	4602      	mov	r2, r0
 8006a18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1a:	1ad3      	subs	r3, r2, r3
 8006a1c:	2b02      	cmp	r3, #2
 8006a1e:	d903      	bls.n	8006a28 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006a20:	2303      	movs	r3, #3
 8006a22:	e2af      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
 8006a24:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006a28:	4b96      	ldr	r3, [pc, #600]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f003 0304 	and.w	r3, r3, #4
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1ee      	bne.n	8006a12 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d06a      	beq.n	8006b16 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006a40:	4b90      	ldr	r3, [pc, #576]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a48:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006a4a:	4b8e      	ldr	r3, [pc, #568]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006a50:	69bb      	ldr	r3, [r7, #24]
 8006a52:	2b08      	cmp	r3, #8
 8006a54:	d007      	beq.n	8006a66 <HAL_RCC_OscConfig+0x286>
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b18      	cmp	r3, #24
 8006a5a:	d11b      	bne.n	8006a94 <HAL_RCC_OscConfig+0x2b4>
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f003 0303 	and.w	r3, r3, #3
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d116      	bne.n	8006a94 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a66:	4b87      	ldr	r3, [pc, #540]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d005      	beq.n	8006a7e <HAL_RCC_OscConfig+0x29e>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	69db      	ldr	r3, [r3, #28]
 8006a76:	2b80      	cmp	r3, #128	@ 0x80
 8006a78:	d001      	beq.n	8006a7e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e282      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006a7e:	4b81      	ldr	r3, [pc, #516]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	061b      	lsls	r3, r3, #24
 8006a8c:	497d      	ldr	r1, [pc, #500]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006a92:	e040      	b.n	8006b16 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d023      	beq.n	8006ae4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006a9c:	4b79      	ldr	r3, [pc, #484]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a78      	ldr	r2, [pc, #480]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006aa2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa8:	f7fb fac2 	bl	8002030 <HAL_GetTick>
 8006aac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006aae:	e008      	b.n	8006ac2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006ab0:	f7fb fabe 	bl	8002030 <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e260      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006ac2:	4b70      	ldr	r3, [pc, #448]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d0f0      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006ace:	4b6d      	ldr	r3, [pc, #436]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006ad0:	68db      	ldr	r3, [r3, #12]
 8006ad2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	061b      	lsls	r3, r3, #24
 8006adc:	4969      	ldr	r1, [pc, #420]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60cb      	str	r3, [r1, #12]
 8006ae2:	e018      	b.n	8006b16 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006ae4:	4b67      	ldr	r3, [pc, #412]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a66      	ldr	r2, [pc, #408]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006aea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006af0:	f7fb fa9e 	bl	8002030 <HAL_GetTick>
 8006af4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006af6:	e008      	b.n	8006b0a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006af8:	f7fb fa9a 	bl	8002030 <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d901      	bls.n	8006b0a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e23c      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006b0a:	4b5e      	ldr	r3, [pc, #376]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1f0      	bne.n	8006af8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 0308 	and.w	r3, r3, #8
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d036      	beq.n	8006b90 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d019      	beq.n	8006b5e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006b2a:	4b56      	ldr	r3, [pc, #344]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b2e:	4a55      	ldr	r2, [pc, #340]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b30:	f043 0301 	orr.w	r3, r3, #1
 8006b34:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b36:	f7fb fa7b 	bl	8002030 <HAL_GetTick>
 8006b3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006b3c:	e008      	b.n	8006b50 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b3e:	f7fb fa77 	bl	8002030 <HAL_GetTick>
 8006b42:	4602      	mov	r2, r0
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	1ad3      	subs	r3, r2, r3
 8006b48:	2b02      	cmp	r3, #2
 8006b4a:	d901      	bls.n	8006b50 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e219      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006b50:	4b4c      	ldr	r3, [pc, #304]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b54:	f003 0302 	and.w	r3, r3, #2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d0f0      	beq.n	8006b3e <HAL_RCC_OscConfig+0x35e>
 8006b5c:	e018      	b.n	8006b90 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b5e:	4b49      	ldr	r3, [pc, #292]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b62:	4a48      	ldr	r2, [pc, #288]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b64:	f023 0301 	bic.w	r3, r3, #1
 8006b68:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b6a:	f7fb fa61 	bl	8002030 <HAL_GetTick>
 8006b6e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b70:	e008      	b.n	8006b84 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006b72:	f7fb fa5d 	bl	8002030 <HAL_GetTick>
 8006b76:	4602      	mov	r2, r0
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	1ad3      	subs	r3, r2, r3
 8006b7c:	2b02      	cmp	r3, #2
 8006b7e:	d901      	bls.n	8006b84 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8006b80:	2303      	movs	r3, #3
 8006b82:	e1ff      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006b84:	4b3f      	ldr	r3, [pc, #252]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006b86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006b88:	f003 0302 	and.w	r3, r3, #2
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1f0      	bne.n	8006b72 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 0320 	and.w	r3, r3, #32
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d036      	beq.n	8006c0a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	699b      	ldr	r3, [r3, #24]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d019      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006ba4:	4b37      	ldr	r3, [pc, #220]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a36      	ldr	r2, [pc, #216]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006baa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006bae:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006bb0:	f7fb fa3e 	bl	8002030 <HAL_GetTick>
 8006bb4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006bb8:	f7fb fa3a 	bl	8002030 <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e1dc      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006bca:	4b2e      	ldr	r3, [pc, #184]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d0f0      	beq.n	8006bb8 <HAL_RCC_OscConfig+0x3d8>
 8006bd6:	e018      	b.n	8006c0a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006bd8:	4b2a      	ldr	r3, [pc, #168]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a29      	ldr	r2, [pc, #164]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006bde:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006be2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006be4:	f7fb fa24 	bl	8002030 <HAL_GetTick>
 8006be8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006bea:	e008      	b.n	8006bfe <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006bec:	f7fb fa20 	bl	8002030 <HAL_GetTick>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bf4:	1ad3      	subs	r3, r2, r3
 8006bf6:	2b02      	cmp	r3, #2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e1c2      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006bfe:	4b21      	ldr	r3, [pc, #132]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1f0      	bne.n	8006bec <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0304 	and.w	r3, r3, #4
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	f000 8086 	beq.w	8006d24 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006c18:	4b1b      	ldr	r3, [pc, #108]	@ (8006c88 <HAL_RCC_OscConfig+0x4a8>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4a1a      	ldr	r2, [pc, #104]	@ (8006c88 <HAL_RCC_OscConfig+0x4a8>)
 8006c1e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c22:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c24:	f7fb fa04 	bl	8002030 <HAL_GetTick>
 8006c28:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c2a:	e008      	b.n	8006c3e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c2c:	f7fb fa00 	bl	8002030 <HAL_GetTick>
 8006c30:	4602      	mov	r2, r0
 8006c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b64      	cmp	r3, #100	@ 0x64
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e1a2      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006c3e:	4b12      	ldr	r3, [pc, #72]	@ (8006c88 <HAL_RCC_OscConfig+0x4a8>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d0f0      	beq.n	8006c2c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	2b01      	cmp	r3, #1
 8006c50:	d106      	bne.n	8006c60 <HAL_RCC_OscConfig+0x480>
 8006c52:	4b0c      	ldr	r3, [pc, #48]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c56:	4a0b      	ldr	r2, [pc, #44]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c58:	f043 0301 	orr.w	r3, r3, #1
 8006c5c:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c5e:	e032      	b.n	8006cc6 <HAL_RCC_OscConfig+0x4e6>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d111      	bne.n	8006c8c <HAL_RCC_OscConfig+0x4ac>
 8006c68:	4b06      	ldr	r3, [pc, #24]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c6c:	4a05      	ldr	r2, [pc, #20]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c6e:	f023 0301 	bic.w	r3, r3, #1
 8006c72:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c74:	4b03      	ldr	r3, [pc, #12]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c78:	4a02      	ldr	r2, [pc, #8]	@ (8006c84 <HAL_RCC_OscConfig+0x4a4>)
 8006c7a:	f023 0304 	bic.w	r3, r3, #4
 8006c7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006c80:	e021      	b.n	8006cc6 <HAL_RCC_OscConfig+0x4e6>
 8006c82:	bf00      	nop
 8006c84:	58024400 	.word	0x58024400
 8006c88:	58024800 	.word	0x58024800
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	689b      	ldr	r3, [r3, #8]
 8006c90:	2b05      	cmp	r3, #5
 8006c92:	d10c      	bne.n	8006cae <HAL_RCC_OscConfig+0x4ce>
 8006c94:	4b83      	ldr	r3, [pc, #524]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006c98:	4a82      	ldr	r2, [pc, #520]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006c9a:	f043 0304 	orr.w	r3, r3, #4
 8006c9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006ca0:	4b80      	ldr	r3, [pc, #512]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ca4:	4a7f      	ldr	r2, [pc, #508]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006ca6:	f043 0301 	orr.w	r3, r3, #1
 8006caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cac:	e00b      	b.n	8006cc6 <HAL_RCC_OscConfig+0x4e6>
 8006cae:	4b7d      	ldr	r3, [pc, #500]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cb2:	4a7c      	ldr	r2, [pc, #496]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006cb4:	f023 0301 	bic.w	r3, r3, #1
 8006cb8:	6713      	str	r3, [r2, #112]	@ 0x70
 8006cba:	4b7a      	ldr	r3, [pc, #488]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cbe:	4a79      	ldr	r2, [pc, #484]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006cc0:	f023 0304 	bic.w	r3, r3, #4
 8006cc4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d015      	beq.n	8006cfa <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cce:	f7fb f9af 	bl	8002030 <HAL_GetTick>
 8006cd2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cd4:	e00a      	b.n	8006cec <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006cd6:	f7fb f9ab 	bl	8002030 <HAL_GetTick>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cde:	1ad3      	subs	r3, r2, r3
 8006ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d901      	bls.n	8006cec <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8006ce8:	2303      	movs	r3, #3
 8006cea:	e14b      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006cec:	4b6d      	ldr	r3, [pc, #436]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006cee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006cf0:	f003 0302 	and.w	r3, r3, #2
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d0ee      	beq.n	8006cd6 <HAL_RCC_OscConfig+0x4f6>
 8006cf8:	e014      	b.n	8006d24 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cfa:	f7fb f999 	bl	8002030 <HAL_GetTick>
 8006cfe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006d00:	e00a      	b.n	8006d18 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d02:	f7fb f995 	bl	8002030 <HAL_GetTick>
 8006d06:	4602      	mov	r2, r0
 8006d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0a:	1ad3      	subs	r3, r2, r3
 8006d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e135      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006d18:	4b62      	ldr	r3, [pc, #392]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d1c:	f003 0302 	and.w	r3, r3, #2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d1ee      	bne.n	8006d02 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	f000 812a 	beq.w	8006f82 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8006d2e:	4b5d      	ldr	r3, [pc, #372]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d30:	691b      	ldr	r3, [r3, #16]
 8006d32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d36:	2b18      	cmp	r3, #24
 8006d38:	f000 80ba 	beq.w	8006eb0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	f040 8095 	bne.w	8006e70 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d46:	4b57      	ldr	r3, [pc, #348]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a56      	ldr	r2, [pc, #344]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d52:	f7fb f96d 	bl	8002030 <HAL_GetTick>
 8006d56:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d58:	e008      	b.n	8006d6c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d5a:	f7fb f969 	bl	8002030 <HAL_GetTick>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	2b02      	cmp	r3, #2
 8006d66:	d901      	bls.n	8006d6c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8006d68:	2303      	movs	r3, #3
 8006d6a:	e10b      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006d6c:	4b4d      	ldr	r3, [pc, #308]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1f0      	bne.n	8006d5a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d78:	4b4a      	ldr	r3, [pc, #296]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d7a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006d7c:	4b4a      	ldr	r3, [pc, #296]	@ (8006ea8 <HAL_RCC_OscConfig+0x6c8>)
 8006d7e:	4013      	ands	r3, r2
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8006d84:	687a      	ldr	r2, [r7, #4]
 8006d86:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d88:	0112      	lsls	r2, r2, #4
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	4945      	ldr	r1, [pc, #276]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	628b      	str	r3, [r1, #40]	@ 0x28
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d96:	3b01      	subs	r3, #1
 8006d98:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006da0:	3b01      	subs	r3, #1
 8006da2:	025b      	lsls	r3, r3, #9
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	431a      	orrs	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dac:	3b01      	subs	r3, #1
 8006dae:	041b      	lsls	r3, r3, #16
 8006db0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006db4:	431a      	orrs	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dba:	3b01      	subs	r3, #1
 8006dbc:	061b      	lsls	r3, r3, #24
 8006dbe:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006dc2:	4938      	ldr	r1, [pc, #224]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006dc8:	4b36      	ldr	r3, [pc, #216]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dcc:	4a35      	ldr	r2, [pc, #212]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dce:	f023 0301 	bic.w	r3, r3, #1
 8006dd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006dd4:	4b33      	ldr	r3, [pc, #204]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006dd8:	4b34      	ldr	r3, [pc, #208]	@ (8006eac <HAL_RCC_OscConfig+0x6cc>)
 8006dda:	4013      	ands	r3, r2
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006de0:	00d2      	lsls	r2, r2, #3
 8006de2:	4930      	ldr	r1, [pc, #192]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006de8:	4b2e      	ldr	r3, [pc, #184]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dec:	f023 020c 	bic.w	r2, r3, #12
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df4:	492b      	ldr	r1, [pc, #172]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006df6:	4313      	orrs	r3, r2
 8006df8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006dfa:	4b2a      	ldr	r3, [pc, #168]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dfe:	f023 0202 	bic.w	r2, r3, #2
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e06:	4927      	ldr	r1, [pc, #156]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006e0c:	4b25      	ldr	r3, [pc, #148]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e10:	4a24      	ldr	r2, [pc, #144]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e18:	4b22      	ldr	r3, [pc, #136]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1c:	4a21      	ldr	r2, [pc, #132]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006e24:	4b1f      	ldr	r3, [pc, #124]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e28:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e2a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e2e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8006e30:	4b1c      	ldr	r3, [pc, #112]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e34:	4a1b      	ldr	r2, [pc, #108]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e36:	f043 0301 	orr.w	r3, r3, #1
 8006e3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e3c:	4b19      	ldr	r3, [pc, #100]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a18      	ldr	r2, [pc, #96]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e42:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e48:	f7fb f8f2 	bl	8002030 <HAL_GetTick>
 8006e4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006e4e:	e008      	b.n	8006e62 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e50:	f7fb f8ee 	bl	8002030 <HAL_GetTick>
 8006e54:	4602      	mov	r2, r0
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	1ad3      	subs	r3, r2, r3
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e090      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006e62:	4b10      	ldr	r3, [pc, #64]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d0f0      	beq.n	8006e50 <HAL_RCC_OscConfig+0x670>
 8006e6e:	e088      	b.n	8006f82 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e70:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a0b      	ldr	r2, [pc, #44]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e7a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e7c:	f7fb f8d8 	bl	8002030 <HAL_GetTick>
 8006e80:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e82:	e008      	b.n	8006e96 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e84:	f7fb f8d4 	bl	8002030 <HAL_GetTick>
 8006e88:	4602      	mov	r2, r0
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e8c:	1ad3      	subs	r3, r2, r3
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	d901      	bls.n	8006e96 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8006e92:	2303      	movs	r3, #3
 8006e94:	e076      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006e96:	4b03      	ldr	r3, [pc, #12]	@ (8006ea4 <HAL_RCC_OscConfig+0x6c4>)
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d1f0      	bne.n	8006e84 <HAL_RCC_OscConfig+0x6a4>
 8006ea2:	e06e      	b.n	8006f82 <HAL_RCC_OscConfig+0x7a2>
 8006ea4:	58024400 	.word	0x58024400
 8006ea8:	fffffc0c 	.word	0xfffffc0c
 8006eac:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006eb0:	4b36      	ldr	r3, [pc, #216]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006eb6:	4b35      	ldr	r3, [pc, #212]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eba:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d031      	beq.n	8006f28 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ec4:	693b      	ldr	r3, [r7, #16]
 8006ec6:	f003 0203 	and.w	r2, r3, #3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d12a      	bne.n	8006f28 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	091b      	lsrs	r3, r3, #4
 8006ed6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d122      	bne.n	8006f28 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eec:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d11a      	bne.n	8006f28 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	0a5b      	lsrs	r3, r3, #9
 8006ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006efe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d111      	bne.n	8006f28 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	0c1b      	lsrs	r3, r3, #16
 8006f08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f10:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d108      	bne.n	8006f28 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	0e1b      	lsrs	r3, r3, #24
 8006f1a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f22:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d001      	beq.n	8006f2c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e02b      	b.n	8006f84 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006f2c:	4b17      	ldr	r3, [pc, #92]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f30:	08db      	lsrs	r3, r3, #3
 8006f32:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f36:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006f3c:	693a      	ldr	r2, [r7, #16]
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d01f      	beq.n	8006f82 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006f42:	4b12      	ldr	r3, [pc, #72]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f46:	4a11      	ldr	r2, [pc, #68]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f48:	f023 0301 	bic.w	r3, r3, #1
 8006f4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006f4e:	f7fb f86f 	bl	8002030 <HAL_GetTick>
 8006f52:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006f54:	bf00      	nop
 8006f56:	f7fb f86b 	bl	8002030 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d0f9      	beq.n	8006f56 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006f62:	4b0a      	ldr	r3, [pc, #40]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f64:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006f66:	4b0a      	ldr	r3, [pc, #40]	@ (8006f90 <HAL_RCC_OscConfig+0x7b0>)
 8006f68:	4013      	ands	r3, r2
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006f6e:	00d2      	lsls	r2, r2, #3
 8006f70:	4906      	ldr	r1, [pc, #24]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f72:	4313      	orrs	r3, r2
 8006f74:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8006f76:	4b05      	ldr	r3, [pc, #20]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f7a:	4a04      	ldr	r2, [pc, #16]	@ (8006f8c <HAL_RCC_OscConfig+0x7ac>)
 8006f7c:	f043 0301 	orr.w	r3, r3, #1
 8006f80:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8006f82:	2300      	movs	r3, #0
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3730      	adds	r7, #48	@ 0x30
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	58024400 	.word	0x58024400
 8006f90:	ffff0007 	.word	0xffff0007

08006f94 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b086      	sub	sp, #24
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d101      	bne.n	8006fa8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e19c      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006fa8:	4b8a      	ldr	r3, [pc, #552]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f003 030f 	and.w	r3, r3, #15
 8006fb0:	683a      	ldr	r2, [r7, #0]
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d910      	bls.n	8006fd8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fb6:	4b87      	ldr	r3, [pc, #540]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f023 020f 	bic.w	r2, r3, #15
 8006fbe:	4985      	ldr	r1, [pc, #532]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	4313      	orrs	r3, r2
 8006fc4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fc6:	4b83      	ldr	r3, [pc, #524]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f003 030f 	and.w	r3, r3, #15
 8006fce:	683a      	ldr	r2, [r7, #0]
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d001      	beq.n	8006fd8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e184      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f003 0304 	and.w	r3, r3, #4
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d010      	beq.n	8007006 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	691a      	ldr	r2, [r3, #16]
 8006fe8:	4b7b      	ldr	r3, [pc, #492]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8006fea:	699b      	ldr	r3, [r3, #24]
 8006fec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	d908      	bls.n	8007006 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006ff4:	4b78      	ldr	r3, [pc, #480]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	691b      	ldr	r3, [r3, #16]
 8007000:	4975      	ldr	r1, [pc, #468]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007002:	4313      	orrs	r3, r2
 8007004:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0308 	and.w	r3, r3, #8
 800700e:	2b00      	cmp	r3, #0
 8007010:	d010      	beq.n	8007034 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	695a      	ldr	r2, [r3, #20]
 8007016:	4b70      	ldr	r3, [pc, #448]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800701e:	429a      	cmp	r2, r3
 8007020:	d908      	bls.n	8007034 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007022:	4b6d      	ldr	r3, [pc, #436]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007024:	69db      	ldr	r3, [r3, #28]
 8007026:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	496a      	ldr	r1, [pc, #424]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007030:	4313      	orrs	r3, r2
 8007032:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 0310 	and.w	r3, r3, #16
 800703c:	2b00      	cmp	r3, #0
 800703e:	d010      	beq.n	8007062 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	699a      	ldr	r2, [r3, #24]
 8007044:	4b64      	ldr	r3, [pc, #400]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007046:	69db      	ldr	r3, [r3, #28]
 8007048:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800704c:	429a      	cmp	r2, r3
 800704e:	d908      	bls.n	8007062 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007050:	4b61      	ldr	r3, [pc, #388]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007052:	69db      	ldr	r3, [r3, #28]
 8007054:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	495e      	ldr	r1, [pc, #376]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 800705e:	4313      	orrs	r3, r2
 8007060:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b00      	cmp	r3, #0
 800706c:	d010      	beq.n	8007090 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69da      	ldr	r2, [r3, #28]
 8007072:	4b59      	ldr	r3, [pc, #356]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007074:	6a1b      	ldr	r3, [r3, #32]
 8007076:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800707a:	429a      	cmp	r2, r3
 800707c:	d908      	bls.n	8007090 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800707e:	4b56      	ldr	r3, [pc, #344]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	69db      	ldr	r3, [r3, #28]
 800708a:	4953      	ldr	r1, [pc, #332]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 800708c:	4313      	orrs	r3, r2
 800708e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d010      	beq.n	80070be <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	68da      	ldr	r2, [r3, #12]
 80070a0:	4b4d      	ldr	r3, [pc, #308]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	f003 030f 	and.w	r3, r3, #15
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d908      	bls.n	80070be <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80070ac:	4b4a      	ldr	r3, [pc, #296]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	f023 020f 	bic.w	r2, r3, #15
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	4947      	ldr	r1, [pc, #284]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070ba:	4313      	orrs	r3, r2
 80070bc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d055      	beq.n	8007176 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80070ca:	4b43      	ldr	r3, [pc, #268]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070cc:	699b      	ldr	r3, [r3, #24]
 80070ce:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	4940      	ldr	r1, [pc, #256]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d107      	bne.n	80070f4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80070e4:	4b3c      	ldr	r3, [pc, #240]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d121      	bne.n	8007134 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e0f6      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	2b03      	cmp	r3, #3
 80070fa:	d107      	bne.n	800710c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80070fc:	4b36      	ldr	r3, [pc, #216]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007104:	2b00      	cmp	r3, #0
 8007106:	d115      	bne.n	8007134 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	e0ea      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	2b01      	cmp	r3, #1
 8007112:	d107      	bne.n	8007124 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007114:	4b30      	ldr	r3, [pc, #192]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800711c:	2b00      	cmp	r3, #0
 800711e:	d109      	bne.n	8007134 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007120:	2301      	movs	r3, #1
 8007122:	e0de      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007124:	4b2c      	ldr	r3, [pc, #176]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f003 0304 	and.w	r3, r3, #4
 800712c:	2b00      	cmp	r3, #0
 800712e:	d101      	bne.n	8007134 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007130:	2301      	movs	r3, #1
 8007132:	e0d6      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007134:	4b28      	ldr	r3, [pc, #160]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	f023 0207 	bic.w	r2, r3, #7
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	4925      	ldr	r1, [pc, #148]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007142:	4313      	orrs	r3, r2
 8007144:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007146:	f7fa ff73 	bl	8002030 <HAL_GetTick>
 800714a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800714c:	e00a      	b.n	8007164 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800714e:	f7fa ff6f 	bl	8002030 <HAL_GetTick>
 8007152:	4602      	mov	r2, r0
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800715c:	4293      	cmp	r3, r2
 800715e:	d901      	bls.n	8007164 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e0be      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007164:	4b1c      	ldr	r3, [pc, #112]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007166:	691b      	ldr	r3, [r3, #16]
 8007168:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	685b      	ldr	r3, [r3, #4]
 8007170:	00db      	lsls	r3, r3, #3
 8007172:	429a      	cmp	r2, r3
 8007174:	d1eb      	bne.n	800714e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0302 	and.w	r3, r3, #2
 800717e:	2b00      	cmp	r3, #0
 8007180:	d010      	beq.n	80071a4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	68da      	ldr	r2, [r3, #12]
 8007186:	4b14      	ldr	r3, [pc, #80]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	f003 030f 	and.w	r3, r3, #15
 800718e:	429a      	cmp	r2, r3
 8007190:	d208      	bcs.n	80071a4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007192:	4b11      	ldr	r3, [pc, #68]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	f023 020f 	bic.w	r2, r3, #15
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	68db      	ldr	r3, [r3, #12]
 800719e:	490e      	ldr	r1, [pc, #56]	@ (80071d8 <HAL_RCC_ClockConfig+0x244>)
 80071a0:	4313      	orrs	r3, r2
 80071a2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80071a4:	4b0b      	ldr	r3, [pc, #44]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f003 030f 	and.w	r3, r3, #15
 80071ac:	683a      	ldr	r2, [r7, #0]
 80071ae:	429a      	cmp	r2, r3
 80071b0:	d214      	bcs.n	80071dc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071b2:	4b08      	ldr	r3, [pc, #32]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f023 020f 	bic.w	r2, r3, #15
 80071ba:	4906      	ldr	r1, [pc, #24]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	4313      	orrs	r3, r2
 80071c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071c2:	4b04      	ldr	r3, [pc, #16]	@ (80071d4 <HAL_RCC_ClockConfig+0x240>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 030f 	and.w	r3, r3, #15
 80071ca:	683a      	ldr	r2, [r7, #0]
 80071cc:	429a      	cmp	r2, r3
 80071ce:	d005      	beq.n	80071dc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80071d0:	2301      	movs	r3, #1
 80071d2:	e086      	b.n	80072e2 <HAL_RCC_ClockConfig+0x34e>
 80071d4:	52002000 	.word	0x52002000
 80071d8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f003 0304 	and.w	r3, r3, #4
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d010      	beq.n	800720a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	691a      	ldr	r2, [r3, #16]
 80071ec:	4b3f      	ldr	r3, [pc, #252]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 80071ee:	699b      	ldr	r3, [r3, #24]
 80071f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80071f4:	429a      	cmp	r2, r3
 80071f6:	d208      	bcs.n	800720a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80071f8:	4b3c      	ldr	r3, [pc, #240]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 80071fa:	699b      	ldr	r3, [r3, #24]
 80071fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	691b      	ldr	r3, [r3, #16]
 8007204:	4939      	ldr	r1, [pc, #228]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007206:	4313      	orrs	r3, r2
 8007208:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f003 0308 	and.w	r3, r3, #8
 8007212:	2b00      	cmp	r3, #0
 8007214:	d010      	beq.n	8007238 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	695a      	ldr	r2, [r3, #20]
 800721a:	4b34      	ldr	r3, [pc, #208]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007222:	429a      	cmp	r2, r3
 8007224:	d208      	bcs.n	8007238 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007226:	4b31      	ldr	r3, [pc, #196]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007228:	69db      	ldr	r3, [r3, #28]
 800722a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	492e      	ldr	r1, [pc, #184]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007234:	4313      	orrs	r3, r2
 8007236:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f003 0310 	and.w	r3, r3, #16
 8007240:	2b00      	cmp	r3, #0
 8007242:	d010      	beq.n	8007266 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	699a      	ldr	r2, [r3, #24]
 8007248:	4b28      	ldr	r3, [pc, #160]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 800724a:	69db      	ldr	r3, [r3, #28]
 800724c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007250:	429a      	cmp	r2, r3
 8007252:	d208      	bcs.n	8007266 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007254:	4b25      	ldr	r3, [pc, #148]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007256:	69db      	ldr	r3, [r3, #28]
 8007258:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	4922      	ldr	r1, [pc, #136]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007262:	4313      	orrs	r3, r2
 8007264:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f003 0320 	and.w	r3, r3, #32
 800726e:	2b00      	cmp	r3, #0
 8007270:	d010      	beq.n	8007294 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	69da      	ldr	r2, [r3, #28]
 8007276:	4b1d      	ldr	r3, [pc, #116]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007278:	6a1b      	ldr	r3, [r3, #32]
 800727a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800727e:	429a      	cmp	r2, r3
 8007280:	d208      	bcs.n	8007294 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007282:	4b1a      	ldr	r3, [pc, #104]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007284:	6a1b      	ldr	r3, [r3, #32]
 8007286:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	69db      	ldr	r3, [r3, #28]
 800728e:	4917      	ldr	r1, [pc, #92]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 8007290:	4313      	orrs	r3, r2
 8007292:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007294:	f000 f834 	bl	8007300 <HAL_RCC_GetSysClockFreq>
 8007298:	4602      	mov	r2, r0
 800729a:	4b14      	ldr	r3, [pc, #80]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 800729c:	699b      	ldr	r3, [r3, #24]
 800729e:	0a1b      	lsrs	r3, r3, #8
 80072a0:	f003 030f 	and.w	r3, r3, #15
 80072a4:	4912      	ldr	r1, [pc, #72]	@ (80072f0 <HAL_RCC_ClockConfig+0x35c>)
 80072a6:	5ccb      	ldrb	r3, [r1, r3]
 80072a8:	f003 031f 	and.w	r3, r3, #31
 80072ac:	fa22 f303 	lsr.w	r3, r2, r3
 80072b0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80072b2:	4b0e      	ldr	r3, [pc, #56]	@ (80072ec <HAL_RCC_ClockConfig+0x358>)
 80072b4:	699b      	ldr	r3, [r3, #24]
 80072b6:	f003 030f 	and.w	r3, r3, #15
 80072ba:	4a0d      	ldr	r2, [pc, #52]	@ (80072f0 <HAL_RCC_ClockConfig+0x35c>)
 80072bc:	5cd3      	ldrb	r3, [r2, r3]
 80072be:	f003 031f 	and.w	r3, r3, #31
 80072c2:	693a      	ldr	r2, [r7, #16]
 80072c4:	fa22 f303 	lsr.w	r3, r2, r3
 80072c8:	4a0a      	ldr	r2, [pc, #40]	@ (80072f4 <HAL_RCC_ClockConfig+0x360>)
 80072ca:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80072cc:	4a0a      	ldr	r2, [pc, #40]	@ (80072f8 <HAL_RCC_ClockConfig+0x364>)
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80072d2:	4b0a      	ldr	r3, [pc, #40]	@ (80072fc <HAL_RCC_ClockConfig+0x368>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7fa fe60 	bl	8001f9c <HAL_InitTick>
 80072dc:	4603      	mov	r3, r0
 80072de:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80072e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3718      	adds	r7, #24
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	58024400 	.word	0x58024400
 80072f0:	0800d350 	.word	0x0800d350
 80072f4:	24000004 	.word	0x24000004
 80072f8:	24000000 	.word	0x24000000
 80072fc:	24000008 	.word	0x24000008

08007300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007300:	b480      	push	{r7}
 8007302:	b089      	sub	sp, #36	@ 0x24
 8007304:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007306:	4bb3      	ldr	r3, [pc, #716]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800730e:	2b18      	cmp	r3, #24
 8007310:	f200 8155 	bhi.w	80075be <HAL_RCC_GetSysClockFreq+0x2be>
 8007314:	a201      	add	r2, pc, #4	@ (adr r2, 800731c <HAL_RCC_GetSysClockFreq+0x1c>)
 8007316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800731a:	bf00      	nop
 800731c:	08007381 	.word	0x08007381
 8007320:	080075bf 	.word	0x080075bf
 8007324:	080075bf 	.word	0x080075bf
 8007328:	080075bf 	.word	0x080075bf
 800732c:	080075bf 	.word	0x080075bf
 8007330:	080075bf 	.word	0x080075bf
 8007334:	080075bf 	.word	0x080075bf
 8007338:	080075bf 	.word	0x080075bf
 800733c:	080073a7 	.word	0x080073a7
 8007340:	080075bf 	.word	0x080075bf
 8007344:	080075bf 	.word	0x080075bf
 8007348:	080075bf 	.word	0x080075bf
 800734c:	080075bf 	.word	0x080075bf
 8007350:	080075bf 	.word	0x080075bf
 8007354:	080075bf 	.word	0x080075bf
 8007358:	080075bf 	.word	0x080075bf
 800735c:	080073ad 	.word	0x080073ad
 8007360:	080075bf 	.word	0x080075bf
 8007364:	080075bf 	.word	0x080075bf
 8007368:	080075bf 	.word	0x080075bf
 800736c:	080075bf 	.word	0x080075bf
 8007370:	080075bf 	.word	0x080075bf
 8007374:	080075bf 	.word	0x080075bf
 8007378:	080075bf 	.word	0x080075bf
 800737c:	080073b3 	.word	0x080073b3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007380:	4b94      	ldr	r3, [pc, #592]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f003 0320 	and.w	r3, r3, #32
 8007388:	2b00      	cmp	r3, #0
 800738a:	d009      	beq.n	80073a0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800738c:	4b91      	ldr	r3, [pc, #580]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	08db      	lsrs	r3, r3, #3
 8007392:	f003 0303 	and.w	r3, r3, #3
 8007396:	4a90      	ldr	r2, [pc, #576]	@ (80075d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007398:	fa22 f303 	lsr.w	r3, r2, r3
 800739c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800739e:	e111      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80073a0:	4b8d      	ldr	r3, [pc, #564]	@ (80075d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80073a2:	61bb      	str	r3, [r7, #24]
      break;
 80073a4:	e10e      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80073a6:	4b8d      	ldr	r3, [pc, #564]	@ (80075dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80073a8:	61bb      	str	r3, [r7, #24]
      break;
 80073aa:	e10b      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80073ac:	4b8c      	ldr	r3, [pc, #560]	@ (80075e0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80073ae:	61bb      	str	r3, [r7, #24]
      break;
 80073b0:	e108      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80073b2:	4b88      	ldr	r3, [pc, #544]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073b6:	f003 0303 	and.w	r3, r3, #3
 80073ba:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80073bc:	4b85      	ldr	r3, [pc, #532]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073c0:	091b      	lsrs	r3, r3, #4
 80073c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073c6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80073c8:	4b82      	ldr	r3, [pc, #520]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80073d2:	4b80      	ldr	r3, [pc, #512]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80073d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073d6:	08db      	lsrs	r3, r3, #3
 80073d8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073dc:	68fa      	ldr	r2, [r7, #12]
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	ee07 3a90 	vmov	s15, r3
 80073e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073ea:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80073ee:	693b      	ldr	r3, [r7, #16]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 80e1 	beq.w	80075b8 <HAL_RCC_GetSysClockFreq+0x2b8>
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	2b02      	cmp	r3, #2
 80073fa:	f000 8083 	beq.w	8007504 <HAL_RCC_GetSysClockFreq+0x204>
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	2b02      	cmp	r3, #2
 8007402:	f200 80a1 	bhi.w	8007548 <HAL_RCC_GetSysClockFreq+0x248>
 8007406:	697b      	ldr	r3, [r7, #20]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d003      	beq.n	8007414 <HAL_RCC_GetSysClockFreq+0x114>
 800740c:	697b      	ldr	r3, [r7, #20]
 800740e:	2b01      	cmp	r3, #1
 8007410:	d056      	beq.n	80074c0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8007412:	e099      	b.n	8007548 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007414:	4b6f      	ldr	r3, [pc, #444]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f003 0320 	and.w	r3, r3, #32
 800741c:	2b00      	cmp	r3, #0
 800741e:	d02d      	beq.n	800747c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007420:	4b6c      	ldr	r3, [pc, #432]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	08db      	lsrs	r3, r3, #3
 8007426:	f003 0303 	and.w	r3, r3, #3
 800742a:	4a6b      	ldr	r2, [pc, #428]	@ (80075d8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800742c:	fa22 f303 	lsr.w	r3, r2, r3
 8007430:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	ee07 3a90 	vmov	s15, r3
 8007438:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	ee07 3a90 	vmov	s15, r3
 8007442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800744a:	4b62      	ldr	r3, [pc, #392]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800744c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007452:	ee07 3a90 	vmov	s15, r3
 8007456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800745a:	ed97 6a02 	vldr	s12, [r7, #8]
 800745e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80075e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800746a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800746e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007476:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800747a:	e087      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	ee07 3a90 	vmov	s15, r3
 8007482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007486:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80075e8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800748a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800748e:	4b51      	ldr	r3, [pc, #324]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007496:	ee07 3a90 	vmov	s15, r3
 800749a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800749e:	ed97 6a02 	vldr	s12, [r7, #8]
 80074a2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80075e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80074a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80074be:	e065      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ca:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80075ec <HAL_RCC_GetSysClockFreq+0x2ec>
 80074ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074d2:	4b40      	ldr	r3, [pc, #256]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80074d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074da:	ee07 3a90 	vmov	s15, r3
 80074de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80074e6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80075e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80074ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007502:	e043      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	ee07 3a90 	vmov	s15, r3
 800750a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800750e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80075f0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8007512:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007516:	4b2f      	ldr	r3, [pc, #188]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800751a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800751e:	ee07 3a90 	vmov	s15, r3
 8007522:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007526:	ed97 6a02 	vldr	s12, [r7, #8]
 800752a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80075e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800752e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007532:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007536:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800753a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800753e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007542:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007546:	e021      	b.n	800758c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	ee07 3a90 	vmov	s15, r3
 800754e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007552:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80075ec <HAL_RCC_GetSysClockFreq+0x2ec>
 8007556:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800755a:	4b1e      	ldr	r3, [pc, #120]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800755c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800755e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007562:	ee07 3a90 	vmov	s15, r3
 8007566:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800756a:	ed97 6a02 	vldr	s12, [r7, #8]
 800756e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80075e4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007572:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007576:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800757a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800757e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007582:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007586:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800758a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800758c:	4b11      	ldr	r3, [pc, #68]	@ (80075d4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800758e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007590:	0a5b      	lsrs	r3, r3, #9
 8007592:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007596:	3301      	adds	r3, #1
 8007598:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	ee07 3a90 	vmov	s15, r3
 80075a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80075a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80075a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075b0:	ee17 3a90 	vmov	r3, s15
 80075b4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80075b6:	e005      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	61bb      	str	r3, [r7, #24]
      break;
 80075bc:	e002      	b.n	80075c4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80075be:	4b07      	ldr	r3, [pc, #28]	@ (80075dc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80075c0:	61bb      	str	r3, [r7, #24]
      break;
 80075c2:	bf00      	nop
  }

  return sysclockfreq;
 80075c4:	69bb      	ldr	r3, [r7, #24]
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3724      	adds	r7, #36	@ 0x24
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	58024400 	.word	0x58024400
 80075d8:	03d09000 	.word	0x03d09000
 80075dc:	003d0900 	.word	0x003d0900
 80075e0:	016e3600 	.word	0x016e3600
 80075e4:	46000000 	.word	0x46000000
 80075e8:	4c742400 	.word	0x4c742400
 80075ec:	4a742400 	.word	0x4a742400
 80075f0:	4bb71b00 	.word	0x4bb71b00

080075f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80075fa:	f7ff fe81 	bl	8007300 <HAL_RCC_GetSysClockFreq>
 80075fe:	4602      	mov	r2, r0
 8007600:	4b10      	ldr	r3, [pc, #64]	@ (8007644 <HAL_RCC_GetHCLKFreq+0x50>)
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	0a1b      	lsrs	r3, r3, #8
 8007606:	f003 030f 	and.w	r3, r3, #15
 800760a:	490f      	ldr	r1, [pc, #60]	@ (8007648 <HAL_RCC_GetHCLKFreq+0x54>)
 800760c:	5ccb      	ldrb	r3, [r1, r3]
 800760e:	f003 031f 	and.w	r3, r3, #31
 8007612:	fa22 f303 	lsr.w	r3, r2, r3
 8007616:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007618:	4b0a      	ldr	r3, [pc, #40]	@ (8007644 <HAL_RCC_GetHCLKFreq+0x50>)
 800761a:	699b      	ldr	r3, [r3, #24]
 800761c:	f003 030f 	and.w	r3, r3, #15
 8007620:	4a09      	ldr	r2, [pc, #36]	@ (8007648 <HAL_RCC_GetHCLKFreq+0x54>)
 8007622:	5cd3      	ldrb	r3, [r2, r3]
 8007624:	f003 031f 	and.w	r3, r3, #31
 8007628:	687a      	ldr	r2, [r7, #4]
 800762a:	fa22 f303 	lsr.w	r3, r2, r3
 800762e:	4a07      	ldr	r2, [pc, #28]	@ (800764c <HAL_RCC_GetHCLKFreq+0x58>)
 8007630:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007632:	4a07      	ldr	r2, [pc, #28]	@ (8007650 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007638:	4b04      	ldr	r3, [pc, #16]	@ (800764c <HAL_RCC_GetHCLKFreq+0x58>)
 800763a:	681b      	ldr	r3, [r3, #0]
}
 800763c:	4618      	mov	r0, r3
 800763e:	3708      	adds	r7, #8
 8007640:	46bd      	mov	sp, r7
 8007642:	bd80      	pop	{r7, pc}
 8007644:	58024400 	.word	0x58024400
 8007648:	0800d350 	.word	0x0800d350
 800764c:	24000004 	.word	0x24000004
 8007650:	24000000 	.word	0x24000000

08007654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007658:	f7ff ffcc 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 800765c:	4602      	mov	r2, r0
 800765e:	4b06      	ldr	r3, [pc, #24]	@ (8007678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007660:	69db      	ldr	r3, [r3, #28]
 8007662:	091b      	lsrs	r3, r3, #4
 8007664:	f003 0307 	and.w	r3, r3, #7
 8007668:	4904      	ldr	r1, [pc, #16]	@ (800767c <HAL_RCC_GetPCLK1Freq+0x28>)
 800766a:	5ccb      	ldrb	r3, [r1, r3]
 800766c:	f003 031f 	and.w	r3, r3, #31
 8007670:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007674:	4618      	mov	r0, r3
 8007676:	bd80      	pop	{r7, pc}
 8007678:	58024400 	.word	0x58024400
 800767c:	0800d350 	.word	0x0800d350

08007680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007684:	f7ff ffb6 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 8007688:	4602      	mov	r2, r0
 800768a:	4b06      	ldr	r3, [pc, #24]	@ (80076a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800768c:	69db      	ldr	r3, [r3, #28]
 800768e:	0a1b      	lsrs	r3, r3, #8
 8007690:	f003 0307 	and.w	r3, r3, #7
 8007694:	4904      	ldr	r1, [pc, #16]	@ (80076a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007696:	5ccb      	ldrb	r3, [r1, r3]
 8007698:	f003 031f 	and.w	r3, r3, #31
 800769c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	bd80      	pop	{r7, pc}
 80076a4:	58024400 	.word	0x58024400
 80076a8:	0800d350 	.word	0x0800d350

080076ac <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80076b0:	b0c6      	sub	sp, #280	@ 0x118
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80076b8:	2300      	movs	r3, #0
 80076ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80076be:	2300      	movs	r3, #0
 80076c0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076cc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80076d0:	2500      	movs	r5, #0
 80076d2:	ea54 0305 	orrs.w	r3, r4, r5
 80076d6:	d049      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80076d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076de:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076e2:	d02f      	beq.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80076e4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80076e8:	d828      	bhi.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80076ea:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076ee:	d01a      	beq.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80076f0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80076f4:	d822      	bhi.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d003      	beq.n	8007702 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80076fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076fe:	d007      	beq.n	8007710 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007700:	e01c      	b.n	800773c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007702:	4bab      	ldr	r3, [pc, #684]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007706:	4aaa      	ldr	r2, [pc, #680]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007708:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800770c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800770e:	e01a      	b.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007714:	3308      	adds	r3, #8
 8007716:	2102      	movs	r1, #2
 8007718:	4618      	mov	r0, r3
 800771a:	f002 fa49 	bl	8009bb0 <RCCEx_PLL2_Config>
 800771e:	4603      	mov	r3, r0
 8007720:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007724:	e00f      	b.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007726:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800772a:	3328      	adds	r3, #40	@ 0x28
 800772c:	2102      	movs	r1, #2
 800772e:	4618      	mov	r0, r3
 8007730:	f002 faf0 	bl	8009d14 <RCCEx_PLL3_Config>
 8007734:	4603      	mov	r3, r0
 8007736:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800773a:	e004      	b.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007742:	e000      	b.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007744:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007746:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10a      	bne.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800774e:	4b98      	ldr	r3, [pc, #608]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007752:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800775a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800775c:	4a94      	ldr	r2, [pc, #592]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800775e:	430b      	orrs	r3, r1
 8007760:	6513      	str	r3, [r2, #80]	@ 0x50
 8007762:	e003      	b.n	800776c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007764:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007768:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800776c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007774:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007778:	f04f 0900 	mov.w	r9, #0
 800777c:	ea58 0309 	orrs.w	r3, r8, r9
 8007780:	d047      	beq.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007782:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007788:	2b04      	cmp	r3, #4
 800778a:	d82a      	bhi.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800778c:	a201      	add	r2, pc, #4	@ (adr r2, 8007794 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800778e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007792:	bf00      	nop
 8007794:	080077a9 	.word	0x080077a9
 8007798:	080077b7 	.word	0x080077b7
 800779c:	080077cd 	.word	0x080077cd
 80077a0:	080077eb 	.word	0x080077eb
 80077a4:	080077eb 	.word	0x080077eb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077a8:	4b81      	ldr	r3, [pc, #516]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80077aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ac:	4a80      	ldr	r2, [pc, #512]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80077ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80077b4:	e01a      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077ba:	3308      	adds	r3, #8
 80077bc:	2100      	movs	r1, #0
 80077be:	4618      	mov	r0, r3
 80077c0:	f002 f9f6 	bl	8009bb0 <RCCEx_PLL2_Config>
 80077c4:	4603      	mov	r3, r0
 80077c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80077ca:	e00f      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80077cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d0:	3328      	adds	r3, #40	@ 0x28
 80077d2:	2100      	movs	r1, #0
 80077d4:	4618      	mov	r0, r3
 80077d6:	f002 fa9d 	bl	8009d14 <RCCEx_PLL3_Config>
 80077da:	4603      	mov	r3, r0
 80077dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80077e0:	e004      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80077e2:	2301      	movs	r3, #1
 80077e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80077e8:	e000      	b.n	80077ec <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80077ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077ec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d10a      	bne.n	800780a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80077f4:	4b6e      	ldr	r3, [pc, #440]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80077f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077f8:	f023 0107 	bic.w	r1, r3, #7
 80077fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007802:	4a6b      	ldr	r2, [pc, #428]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007804:	430b      	orrs	r3, r1
 8007806:	6513      	str	r3, [r2, #80]	@ 0x50
 8007808:	e003      	b.n	8007812 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800780a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800780e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800781a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800781e:	f04f 0b00 	mov.w	fp, #0
 8007822:	ea5a 030b 	orrs.w	r3, sl, fp
 8007826:	d05b      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800782c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007830:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007834:	d03b      	beq.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007836:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800783a:	d834      	bhi.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800783c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007840:	d037      	beq.n	80078b2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007842:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007846:	d82e      	bhi.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007848:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800784c:	d033      	beq.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800784e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007852:	d828      	bhi.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007854:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007858:	d01a      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800785a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800785e:	d822      	bhi.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007860:	2b00      	cmp	r3, #0
 8007862:	d003      	beq.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007864:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007868:	d007      	beq.n	800787a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800786a:	e01c      	b.n	80078a6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800786c:	4b50      	ldr	r3, [pc, #320]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800786e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007870:	4a4f      	ldr	r2, [pc, #316]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007872:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007876:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007878:	e01e      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800787a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800787e:	3308      	adds	r3, #8
 8007880:	2100      	movs	r1, #0
 8007882:	4618      	mov	r0, r3
 8007884:	f002 f994 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007888:	4603      	mov	r3, r0
 800788a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800788e:	e013      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007894:	3328      	adds	r3, #40	@ 0x28
 8007896:	2100      	movs	r1, #0
 8007898:	4618      	mov	r0, r3
 800789a:	f002 fa3b 	bl	8009d14 <RCCEx_PLL3_Config>
 800789e:	4603      	mov	r3, r0
 80078a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80078a4:	e008      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80078a6:	2301      	movs	r3, #1
 80078a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80078ac:	e004      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80078ae:	bf00      	nop
 80078b0:	e002      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80078b2:	bf00      	nop
 80078b4:	e000      	b.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80078b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d10b      	bne.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80078c0:	4b3b      	ldr	r3, [pc, #236]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80078c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078c4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80078c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078cc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80078d0:	4a37      	ldr	r2, [pc, #220]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80078d2:	430b      	orrs	r3, r1
 80078d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80078d6:	e003      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80078dc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80078e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80078ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80078f0:	2300      	movs	r3, #0
 80078f2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80078f6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80078fa:	460b      	mov	r3, r1
 80078fc:	4313      	orrs	r3, r2
 80078fe:	d05d      	beq.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007904:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007908:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800790c:	d03b      	beq.n	8007986 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800790e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007912:	d834      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007914:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007918:	d037      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800791a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800791e:	d82e      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007920:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007924:	d033      	beq.n	800798e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8007926:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800792a:	d828      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800792c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007930:	d01a      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8007932:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007936:	d822      	bhi.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007938:	2b00      	cmp	r3, #0
 800793a:	d003      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x298>
 800793c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007940:	d007      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007942:	e01c      	b.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007944:	4b1a      	ldr	r3, [pc, #104]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007946:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007948:	4a19      	ldr	r2, [pc, #100]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800794a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800794e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007950:	e01e      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007952:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007956:	3308      	adds	r3, #8
 8007958:	2100      	movs	r1, #0
 800795a:	4618      	mov	r0, r3
 800795c:	f002 f928 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007960:	4603      	mov	r3, r0
 8007962:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007966:	e013      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800796c:	3328      	adds	r3, #40	@ 0x28
 800796e:	2100      	movs	r1, #0
 8007970:	4618      	mov	r0, r3
 8007972:	f002 f9cf 	bl	8009d14 <RCCEx_PLL3_Config>
 8007976:	4603      	mov	r3, r0
 8007978:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800797c:	e008      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800797e:	2301      	movs	r3, #1
 8007980:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007984:	e004      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007986:	bf00      	nop
 8007988:	e002      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800798a:	bf00      	nop
 800798c:	e000      	b.n	8007990 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800798e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007990:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007994:	2b00      	cmp	r3, #0
 8007996:	d10d      	bne.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007998:	4b05      	ldr	r3, [pc, #20]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800799a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800799c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80079a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079a4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80079a8:	4a01      	ldr	r2, [pc, #4]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80079aa:	430b      	orrs	r3, r1
 80079ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80079ae:	e005      	b.n	80079bc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80079b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80079b8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80079bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80079c8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80079cc:	2300      	movs	r3, #0
 80079ce:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80079d2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80079d6:	460b      	mov	r3, r1
 80079d8:	4313      	orrs	r3, r2
 80079da:	d03a      	beq.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80079dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80079e2:	2b30      	cmp	r3, #48	@ 0x30
 80079e4:	d01f      	beq.n	8007a26 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80079e6:	2b30      	cmp	r3, #48	@ 0x30
 80079e8:	d819      	bhi.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x372>
 80079ea:	2b20      	cmp	r3, #32
 80079ec:	d00c      	beq.n	8007a08 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80079ee:	2b20      	cmp	r3, #32
 80079f0:	d815      	bhi.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x372>
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d019      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80079f6:	2b10      	cmp	r3, #16
 80079f8:	d111      	bne.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80079fa:	4baa      	ldr	r3, [pc, #680]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80079fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fe:	4aa9      	ldr	r2, [pc, #676]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007a04:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007a06:	e011      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a0c:	3308      	adds	r3, #8
 8007a0e:	2102      	movs	r1, #2
 8007a10:	4618      	mov	r0, r3
 8007a12:	f002 f8cd 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007a16:	4603      	mov	r3, r0
 8007a18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007a1c:	e006      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007a24:	e002      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007a26:	bf00      	nop
 8007a28:	e000      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007a2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d10a      	bne.n	8007a4a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007a34:	4b9b      	ldr	r3, [pc, #620]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a38:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a42:	4a98      	ldr	r2, [pc, #608]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007a44:	430b      	orrs	r3, r1
 8007a46:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007a48:	e003      	b.n	8007a52 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007a4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007a52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007a5e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a62:	2300      	movs	r3, #0
 8007a64:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007a68:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007a6c:	460b      	mov	r3, r1
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	d051      	beq.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a7c:	d035      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007a7e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007a82:	d82e      	bhi.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007a84:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a88:	d031      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007a8a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007a8e:	d828      	bhi.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007a90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a94:	d01a      	beq.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007a96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a9a:	d822      	bhi.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d003      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007aa0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aa4:	d007      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007aa6:	e01c      	b.n	8007ae2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007aa8:	4b7e      	ldr	r3, [pc, #504]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aac:	4a7d      	ldr	r2, [pc, #500]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007aae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007ab2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007ab4:	e01c      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007ab6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aba:	3308      	adds	r3, #8
 8007abc:	2100      	movs	r1, #0
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f002 f876 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007aca:	e011      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ad0:	3328      	adds	r3, #40	@ 0x28
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f002 f91d 	bl	8009d14 <RCCEx_PLL3_Config>
 8007ada:	4603      	mov	r3, r0
 8007adc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007ae0:	e006      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ae8:	e002      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007aea:	bf00      	nop
 8007aec:	e000      	b.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007aee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007af0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10a      	bne.n	8007b0e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007af8:	4b6a      	ldr	r3, [pc, #424]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007afc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b06:	4a67      	ldr	r2, [pc, #412]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007b08:	430b      	orrs	r3, r1
 8007b0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8007b0c:	e003      	b.n	8007b16 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007b12:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007b16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007b22:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007b26:	2300      	movs	r3, #0
 8007b28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007b2c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007b30:	460b      	mov	r3, r1
 8007b32:	4313      	orrs	r3, r2
 8007b34:	d053      	beq.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b40:	d033      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8007b42:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007b46:	d82c      	bhi.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007b48:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b4c:	d02f      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007b4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007b52:	d826      	bhi.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007b54:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b58:	d02b      	beq.n	8007bb2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007b5a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007b5e:	d820      	bhi.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007b60:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b64:	d012      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8007b66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007b6a:	d81a      	bhi.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d022      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8007b70:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007b74:	d115      	bne.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b76:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7a:	3308      	adds	r3, #8
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	4618      	mov	r0, r3
 8007b80:	f002 f816 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007b84:	4603      	mov	r3, r0
 8007b86:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007b8a:	e015      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b90:	3328      	adds	r3, #40	@ 0x28
 8007b92:	2101      	movs	r1, #1
 8007b94:	4618      	mov	r0, r3
 8007b96:	f002 f8bd 	bl	8009d14 <RCCEx_PLL3_Config>
 8007b9a:	4603      	mov	r3, r0
 8007b9c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007ba0:	e00a      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ba8:	e006      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007baa:	bf00      	nop
 8007bac:	e004      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007bae:	bf00      	nop
 8007bb0:	e002      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007bb2:	bf00      	nop
 8007bb4:	e000      	b.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8007bb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d10a      	bne.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007bc0:	4b38      	ldr	r3, [pc, #224]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007bc2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bc4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007bc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bce:	4a35      	ldr	r2, [pc, #212]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007bd0:	430b      	orrs	r3, r1
 8007bd2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007bd4:	e003      	b.n	8007bde <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bd6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bda:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8007bde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007bea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007bee:	2300      	movs	r3, #0
 8007bf0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007bf4:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007bf8:	460b      	mov	r3, r1
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	d058      	beq.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c02:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c0a:	d033      	beq.n	8007c74 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8007c0c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007c10:	d82c      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c16:	d02f      	beq.n	8007c78 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8007c18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007c1c:	d826      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007c1e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c22:	d02b      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8007c24:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007c28:	d820      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007c2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c2e:	d012      	beq.n	8007c56 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8007c30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007c34:	d81a      	bhi.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d022      	beq.n	8007c80 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007c3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007c3e:	d115      	bne.n	8007c6c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c44:	3308      	adds	r3, #8
 8007c46:	2101      	movs	r1, #1
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f001 ffb1 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007c4e:	4603      	mov	r3, r0
 8007c50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007c54:	e015      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c5a:	3328      	adds	r3, #40	@ 0x28
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f002 f858 	bl	8009d14 <RCCEx_PLL3_Config>
 8007c64:	4603      	mov	r3, r0
 8007c66:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007c6a:	e00a      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c72:	e006      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007c74:	bf00      	nop
 8007c76:	e004      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007c78:	bf00      	nop
 8007c7a:	e002      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007c7c:	bf00      	nop
 8007c7e:	e000      	b.n	8007c82 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8007c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d10e      	bne.n	8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007c8a:	4b06      	ldr	r3, [pc, #24]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007c8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c96:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007c9a:	4a02      	ldr	r2, [pc, #8]	@ (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007c9c:	430b      	orrs	r3, r1
 8007c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007ca0:	e006      	b.n	8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8007ca2:	bf00      	nop
 8007ca4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ca8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cac:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007cbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007cc6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007cca:	460b      	mov	r3, r1
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	d037      	beq.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007cda:	d00e      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8007cdc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ce0:	d816      	bhi.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d018      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8007ce6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007cea:	d111      	bne.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cec:	4bc4      	ldr	r3, [pc, #784]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cf0:	4ac3      	ldr	r2, [pc, #780]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007cf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007cf8:	e00f      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cfe:	3308      	adds	r3, #8
 8007d00:	2101      	movs	r1, #1
 8007d02:	4618      	mov	r0, r3
 8007d04:	f001 ff54 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8007d0e:	e004      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d10:	2301      	movs	r3, #1
 8007d12:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d16:	e000      	b.n	8007d1a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8007d18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d1a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d10a      	bne.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007d22:	4bb7      	ldr	r3, [pc, #732]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d26:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007d2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d2e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d30:	4ab3      	ldr	r2, [pc, #716]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007d32:	430b      	orrs	r3, r1
 8007d34:	6513      	str	r3, [r2, #80]	@ 0x50
 8007d36:	e003      	b.n	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d48:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8007d4c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d50:	2300      	movs	r3, #0
 8007d52:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d56:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	4313      	orrs	r3, r2
 8007d5e:	d039      	beq.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007d66:	2b03      	cmp	r3, #3
 8007d68:	d81c      	bhi.n	8007da4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8007d6a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d70 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8007d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d70:	08007dad 	.word	0x08007dad
 8007d74:	08007d81 	.word	0x08007d81
 8007d78:	08007d8f 	.word	0x08007d8f
 8007d7c:	08007dad 	.word	0x08007dad
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d80:	4b9f      	ldr	r3, [pc, #636]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d84:	4a9e      	ldr	r2, [pc, #632]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007d86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007d8c:	e00f      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007d8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d92:	3308      	adds	r3, #8
 8007d94:	2102      	movs	r1, #2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f001 ff0a 	bl	8009bb0 <RCCEx_PLL2_Config>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007da2:	e004      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007da4:	2301      	movs	r3, #1
 8007da6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007daa:	e000      	b.n	8007dae <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8007dac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007dae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d10a      	bne.n	8007dcc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007db6:	4b92      	ldr	r3, [pc, #584]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dba:	f023 0103 	bic.w	r1, r3, #3
 8007dbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dc4:	4a8e      	ldr	r2, [pc, #568]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007dc6:	430b      	orrs	r3, r1
 8007dc8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007dca:	e003      	b.n	8007dd4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007dcc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007dd0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ddc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007de0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007de4:	2300      	movs	r3, #0
 8007de6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007dea:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007dee:	460b      	mov	r3, r1
 8007df0:	4313      	orrs	r3, r2
 8007df2:	f000 8099 	beq.w	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007df6:	4b83      	ldr	r3, [pc, #524]	@ (8008004 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a82      	ldr	r2, [pc, #520]	@ (8008004 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007dfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007e00:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007e02:	f7fa f915 	bl	8002030 <HAL_GetTick>
 8007e06:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e0a:	e00b      	b.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007e0c:	f7fa f910 	bl	8002030 <HAL_GetTick>
 8007e10:	4602      	mov	r2, r0
 8007e12:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007e16:	1ad3      	subs	r3, r2, r3
 8007e18:	2b64      	cmp	r3, #100	@ 0x64
 8007e1a:	d903      	bls.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8007e1c:	2303      	movs	r3, #3
 8007e1e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e22:	e005      	b.n	8007e30 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007e24:	4b77      	ldr	r3, [pc, #476]	@ (8008004 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d0ed      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8007e30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d173      	bne.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007e38:	4b71      	ldr	r3, [pc, #452]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e3a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e40:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007e44:	4053      	eors	r3, r2
 8007e46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d015      	beq.n	8007e7a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007e4e:	4b6c      	ldr	r3, [pc, #432]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e56:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007e5a:	4b69      	ldr	r3, [pc, #420]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e5e:	4a68      	ldr	r2, [pc, #416]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e60:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007e64:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007e66:	4b66      	ldr	r3, [pc, #408]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007e6a:	4a65      	ldr	r2, [pc, #404]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e70:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007e72:	4a63      	ldr	r2, [pc, #396]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007e74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007e78:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8007e7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e7e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e86:	d118      	bne.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e88:	f7fa f8d2 	bl	8002030 <HAL_GetTick>
 8007e8c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007e90:	e00d      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007e92:	f7fa f8cd 	bl	8002030 <HAL_GetTick>
 8007e96:	4602      	mov	r2, r0
 8007e98:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8007e9c:	1ad2      	subs	r2, r2, r3
 8007e9e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d903      	bls.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8007ea6:	2303      	movs	r3, #3
 8007ea8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8007eac:	e005      	b.n	8007eba <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007eae:	4b54      	ldr	r3, [pc, #336]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007eb2:	f003 0302 	and.w	r3, r3, #2
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d0eb      	beq.n	8007e92 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8007eba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d129      	bne.n	8007f16 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007eca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ece:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ed2:	d10e      	bne.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8007ed4:	4b4a      	ldr	r3, [pc, #296]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8007edc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007ee4:	091a      	lsrs	r2, r3, #4
 8007ee6:	4b48      	ldr	r3, [pc, #288]	@ (8008008 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8007ee8:	4013      	ands	r3, r2
 8007eea:	4a45      	ldr	r2, [pc, #276]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007eec:	430b      	orrs	r3, r1
 8007eee:	6113      	str	r3, [r2, #16]
 8007ef0:	e005      	b.n	8007efe <HAL_RCCEx_PeriphCLKConfig+0x852>
 8007ef2:	4b43      	ldr	r3, [pc, #268]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ef4:	691b      	ldr	r3, [r3, #16]
 8007ef6:	4a42      	ldr	r2, [pc, #264]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007ef8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007efc:	6113      	str	r3, [r2, #16]
 8007efe:	4b40      	ldr	r3, [pc, #256]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007f00:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007f02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f0e:	4a3c      	ldr	r2, [pc, #240]	@ (8008000 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8007f10:	430b      	orrs	r3, r1
 8007f12:	6713      	str	r3, [r2, #112]	@ 0x70
 8007f14:	e008      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007f16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8007f1e:	e003      	b.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f24:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f30:	f002 0301 	and.w	r3, r2, #1
 8007f34:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007f38:	2300      	movs	r3, #0
 8007f3a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007f3e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007f42:	460b      	mov	r3, r1
 8007f44:	4313      	orrs	r3, r2
 8007f46:	f000 808f 	beq.w	8008068 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007f4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f50:	2b28      	cmp	r3, #40	@ 0x28
 8007f52:	d871      	bhi.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8007f54:	a201      	add	r2, pc, #4	@ (adr r2, 8007f5c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8007f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5a:	bf00      	nop
 8007f5c:	08008041 	.word	0x08008041
 8007f60:	08008039 	.word	0x08008039
 8007f64:	08008039 	.word	0x08008039
 8007f68:	08008039 	.word	0x08008039
 8007f6c:	08008039 	.word	0x08008039
 8007f70:	08008039 	.word	0x08008039
 8007f74:	08008039 	.word	0x08008039
 8007f78:	08008039 	.word	0x08008039
 8007f7c:	0800800d 	.word	0x0800800d
 8007f80:	08008039 	.word	0x08008039
 8007f84:	08008039 	.word	0x08008039
 8007f88:	08008039 	.word	0x08008039
 8007f8c:	08008039 	.word	0x08008039
 8007f90:	08008039 	.word	0x08008039
 8007f94:	08008039 	.word	0x08008039
 8007f98:	08008039 	.word	0x08008039
 8007f9c:	08008023 	.word	0x08008023
 8007fa0:	08008039 	.word	0x08008039
 8007fa4:	08008039 	.word	0x08008039
 8007fa8:	08008039 	.word	0x08008039
 8007fac:	08008039 	.word	0x08008039
 8007fb0:	08008039 	.word	0x08008039
 8007fb4:	08008039 	.word	0x08008039
 8007fb8:	08008039 	.word	0x08008039
 8007fbc:	08008041 	.word	0x08008041
 8007fc0:	08008039 	.word	0x08008039
 8007fc4:	08008039 	.word	0x08008039
 8007fc8:	08008039 	.word	0x08008039
 8007fcc:	08008039 	.word	0x08008039
 8007fd0:	08008039 	.word	0x08008039
 8007fd4:	08008039 	.word	0x08008039
 8007fd8:	08008039 	.word	0x08008039
 8007fdc:	08008041 	.word	0x08008041
 8007fe0:	08008039 	.word	0x08008039
 8007fe4:	08008039 	.word	0x08008039
 8007fe8:	08008039 	.word	0x08008039
 8007fec:	08008039 	.word	0x08008039
 8007ff0:	08008039 	.word	0x08008039
 8007ff4:	08008039 	.word	0x08008039
 8007ff8:	08008039 	.word	0x08008039
 8007ffc:	08008041 	.word	0x08008041
 8008000:	58024400 	.word	0x58024400
 8008004:	58024800 	.word	0x58024800
 8008008:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800800c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008010:	3308      	adds	r3, #8
 8008012:	2101      	movs	r1, #1
 8008014:	4618      	mov	r0, r3
 8008016:	f001 fdcb 	bl	8009bb0 <RCCEx_PLL2_Config>
 800801a:	4603      	mov	r3, r0
 800801c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008020:	e00f      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008022:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008026:	3328      	adds	r3, #40	@ 0x28
 8008028:	2101      	movs	r1, #1
 800802a:	4618      	mov	r0, r3
 800802c:	f001 fe72 	bl	8009d14 <RCCEx_PLL3_Config>
 8008030:	4603      	mov	r3, r0
 8008032:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8008036:	e004      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008038:	2301      	movs	r3, #1
 800803a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800803e:	e000      	b.n	8008042 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8008040:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008042:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008046:	2b00      	cmp	r3, #0
 8008048:	d10a      	bne.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800804a:	4bbf      	ldr	r3, [pc, #764]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800804c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800804e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008052:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008056:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008058:	4abb      	ldr	r2, [pc, #748]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800805a:	430b      	orrs	r3, r1
 800805c:	6553      	str	r3, [r2, #84]	@ 0x54
 800805e:	e003      	b.n	8008068 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008060:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008064:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008070:	f002 0302 	and.w	r3, r2, #2
 8008074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008078:	2300      	movs	r3, #0
 800807a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800807e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8008082:	460b      	mov	r3, r1
 8008084:	4313      	orrs	r3, r2
 8008086:	d041      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008088:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800808e:	2b05      	cmp	r3, #5
 8008090:	d824      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8008092:	a201      	add	r2, pc, #4	@ (adr r2, 8008098 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8008094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008098:	080080e5 	.word	0x080080e5
 800809c:	080080b1 	.word	0x080080b1
 80080a0:	080080c7 	.word	0x080080c7
 80080a4:	080080e5 	.word	0x080080e5
 80080a8:	080080e5 	.word	0x080080e5
 80080ac:	080080e5 	.word	0x080080e5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80080b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080b4:	3308      	adds	r3, #8
 80080b6:	2101      	movs	r1, #1
 80080b8:	4618      	mov	r0, r3
 80080ba:	f001 fd79 	bl	8009bb0 <RCCEx_PLL2_Config>
 80080be:	4603      	mov	r3, r0
 80080c0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80080c4:	e00f      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80080c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ca:	3328      	adds	r3, #40	@ 0x28
 80080cc:	2101      	movs	r1, #1
 80080ce:	4618      	mov	r0, r3
 80080d0:	f001 fe20 	bl	8009d14 <RCCEx_PLL3_Config>
 80080d4:	4603      	mov	r3, r0
 80080d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80080da:	e004      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80080e2:	e000      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80080e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10a      	bne.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80080ee:	4b96      	ldr	r3, [pc, #600]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80080f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080f2:	f023 0107 	bic.w	r1, r3, #7
 80080f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080fa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080fc:	4a92      	ldr	r2, [pc, #584]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80080fe:	430b      	orrs	r3, r1
 8008100:	6553      	str	r3, [r2, #84]	@ 0x54
 8008102:	e003      	b.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008104:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008108:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800810c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008114:	f002 0304 	and.w	r3, r2, #4
 8008118:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800811c:	2300      	movs	r3, #0
 800811e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008122:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008126:	460b      	mov	r3, r1
 8008128:	4313      	orrs	r3, r2
 800812a:	d044      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800812c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008134:	2b05      	cmp	r3, #5
 8008136:	d825      	bhi.n	8008184 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8008138:	a201      	add	r2, pc, #4	@ (adr r2, 8008140 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800813a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813e:	bf00      	nop
 8008140:	0800818d 	.word	0x0800818d
 8008144:	08008159 	.word	0x08008159
 8008148:	0800816f 	.word	0x0800816f
 800814c:	0800818d 	.word	0x0800818d
 8008150:	0800818d 	.word	0x0800818d
 8008154:	0800818d 	.word	0x0800818d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815c:	3308      	adds	r3, #8
 800815e:	2101      	movs	r1, #1
 8008160:	4618      	mov	r0, r3
 8008162:	f001 fd25 	bl	8009bb0 <RCCEx_PLL2_Config>
 8008166:	4603      	mov	r3, r0
 8008168:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800816c:	e00f      	b.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800816e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008172:	3328      	adds	r3, #40	@ 0x28
 8008174:	2101      	movs	r1, #1
 8008176:	4618      	mov	r0, r3
 8008178:	f001 fdcc 	bl	8009d14 <RCCEx_PLL3_Config>
 800817c:	4603      	mov	r3, r0
 800817e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008182:	e004      	b.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800818a:	e000      	b.n	800818e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800818c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800818e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008192:	2b00      	cmp	r3, #0
 8008194:	d10b      	bne.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008196:	4b6c      	ldr	r3, [pc, #432]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800819a:	f023 0107 	bic.w	r1, r3, #7
 800819e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081a6:	4a68      	ldr	r2, [pc, #416]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80081a8:	430b      	orrs	r3, r1
 80081aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80081ac:	e003      	b.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081b2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80081b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081be:	f002 0320 	and.w	r3, r2, #32
 80081c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80081c6:	2300      	movs	r3, #0
 80081c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80081cc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80081d0:	460b      	mov	r3, r1
 80081d2:	4313      	orrs	r3, r2
 80081d4:	d055      	beq.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80081d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081e2:	d033      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80081e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081e8:	d82c      	bhi.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80081ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081ee:	d02f      	beq.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 80081f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081f4:	d826      	bhi.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80081f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80081fa:	d02b      	beq.n	8008254 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80081fc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008200:	d820      	bhi.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008202:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008206:	d012      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8008208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800820c:	d81a      	bhi.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800820e:	2b00      	cmp	r3, #0
 8008210:	d022      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8008212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008216:	d115      	bne.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800821c:	3308      	adds	r3, #8
 800821e:	2100      	movs	r1, #0
 8008220:	4618      	mov	r0, r3
 8008222:	f001 fcc5 	bl	8009bb0 <RCCEx_PLL2_Config>
 8008226:	4603      	mov	r3, r0
 8008228:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800822c:	e015      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800822e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008232:	3328      	adds	r3, #40	@ 0x28
 8008234:	2102      	movs	r1, #2
 8008236:	4618      	mov	r0, r3
 8008238:	f001 fd6c 	bl	8009d14 <RCCEx_PLL3_Config>
 800823c:	4603      	mov	r3, r0
 800823e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8008242:	e00a      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800824a:	e006      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800824c:	bf00      	nop
 800824e:	e004      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008250:	bf00      	nop
 8008252:	e002      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008254:	bf00      	nop
 8008256:	e000      	b.n	800825a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008258:	bf00      	nop
    }

    if (ret == HAL_OK)
 800825a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10b      	bne.n	800827a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008262:	4b39      	ldr	r3, [pc, #228]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008264:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008266:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800826a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800826e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008272:	4a35      	ldr	r2, [pc, #212]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008274:	430b      	orrs	r3, r1
 8008276:	6553      	str	r3, [r2, #84]	@ 0x54
 8008278:	e003      	b.n	8008282 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800827a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800827e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008282:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800828e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008292:	2300      	movs	r3, #0
 8008294:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008298:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800829c:	460b      	mov	r3, r1
 800829e:	4313      	orrs	r3, r2
 80082a0:	d058      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80082a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80082aa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80082ae:	d033      	beq.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80082b0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80082b4:	d82c      	bhi.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80082b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ba:	d02f      	beq.n	800831c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80082bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082c0:	d826      	bhi.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80082c2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80082c6:	d02b      	beq.n	8008320 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80082c8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80082cc:	d820      	bhi.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80082ce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082d2:	d012      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80082d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80082d8:	d81a      	bhi.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d022      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80082de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082e2:	d115      	bne.n	8008310 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80082e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e8:	3308      	adds	r3, #8
 80082ea:	2100      	movs	r1, #0
 80082ec:	4618      	mov	r0, r3
 80082ee:	f001 fc5f 	bl	8009bb0 <RCCEx_PLL2_Config>
 80082f2:	4603      	mov	r3, r0
 80082f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80082f8:	e015      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80082fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082fe:	3328      	adds	r3, #40	@ 0x28
 8008300:	2102      	movs	r1, #2
 8008302:	4618      	mov	r0, r3
 8008304:	f001 fd06 	bl	8009d14 <RCCEx_PLL3_Config>
 8008308:	4603      	mov	r3, r0
 800830a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800830e:	e00a      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008310:	2301      	movs	r3, #1
 8008312:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008316:	e006      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008318:	bf00      	nop
 800831a:	e004      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800831c:	bf00      	nop
 800831e:	e002      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008320:	bf00      	nop
 8008322:	e000      	b.n	8008326 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8008324:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008326:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800832a:	2b00      	cmp	r3, #0
 800832c:	d10e      	bne.n	800834c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800832e:	4b06      	ldr	r3, [pc, #24]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008332:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8008336:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800833a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800833e:	4a02      	ldr	r2, [pc, #8]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008340:	430b      	orrs	r3, r1
 8008342:	6593      	str	r3, [r2, #88]	@ 0x58
 8008344:	e006      	b.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8008346:	bf00      	nop
 8008348:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800834c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008350:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8008354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008360:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008364:	2300      	movs	r3, #0
 8008366:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800836a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800836e:	460b      	mov	r3, r1
 8008370:	4313      	orrs	r3, r2
 8008372:	d055      	beq.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8008374:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008378:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800837c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008380:	d033      	beq.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8008382:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008386:	d82c      	bhi.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008388:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800838c:	d02f      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800838e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008392:	d826      	bhi.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008394:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008398:	d02b      	beq.n	80083f2 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800839a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800839e:	d820      	bhi.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80083a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083a4:	d012      	beq.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80083a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083aa:	d81a      	bhi.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d022      	beq.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80083b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80083b4:	d115      	bne.n	80083e2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80083b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ba:	3308      	adds	r3, #8
 80083bc:	2100      	movs	r1, #0
 80083be:	4618      	mov	r0, r3
 80083c0:	f001 fbf6 	bl	8009bb0 <RCCEx_PLL2_Config>
 80083c4:	4603      	mov	r3, r0
 80083c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80083ca:	e015      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80083cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d0:	3328      	adds	r3, #40	@ 0x28
 80083d2:	2102      	movs	r1, #2
 80083d4:	4618      	mov	r0, r3
 80083d6:	f001 fc9d 	bl	8009d14 <RCCEx_PLL3_Config>
 80083da:	4603      	mov	r3, r0
 80083dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80083e0:	e00a      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80083e2:	2301      	movs	r3, #1
 80083e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80083e8:	e006      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80083ea:	bf00      	nop
 80083ec:	e004      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80083ee:	bf00      	nop
 80083f0:	e002      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80083f2:	bf00      	nop
 80083f4:	e000      	b.n	80083f8 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80083f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80083f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10b      	bne.n	8008418 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008400:	4ba0      	ldr	r3, [pc, #640]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008404:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8008408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800840c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008410:	4a9c      	ldr	r2, [pc, #624]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008412:	430b      	orrs	r3, r1
 8008414:	6593      	str	r3, [r2, #88]	@ 0x58
 8008416:	e003      	b.n	8008420 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008418:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800841c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008428:	f002 0308 	and.w	r3, r2, #8
 800842c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008430:	2300      	movs	r3, #0
 8008432:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008436:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800843a:	460b      	mov	r3, r1
 800843c:	4313      	orrs	r3, r2
 800843e:	d01e      	beq.n	800847e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8008440:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008444:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800844c:	d10c      	bne.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800844e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008452:	3328      	adds	r3, #40	@ 0x28
 8008454:	2102      	movs	r1, #2
 8008456:	4618      	mov	r0, r3
 8008458:	f001 fc5c 	bl	8009d14 <RCCEx_PLL3_Config>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d002      	beq.n	8008468 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008468:	4b86      	ldr	r3, [pc, #536]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800846a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800846c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008474:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008478:	4a82      	ldr	r2, [pc, #520]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800847a:	430b      	orrs	r3, r1
 800847c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800847e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008486:	f002 0310 	and.w	r3, r2, #16
 800848a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800848e:	2300      	movs	r3, #0
 8008490:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008494:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008498:	460b      	mov	r3, r1
 800849a:	4313      	orrs	r3, r2
 800849c:	d01e      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800849e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084aa:	d10c      	bne.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80084ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b0:	3328      	adds	r3, #40	@ 0x28
 80084b2:	2102      	movs	r1, #2
 80084b4:	4618      	mov	r0, r3
 80084b6:	f001 fc2d 	bl	8009d14 <RCCEx_PLL3_Config>
 80084ba:	4603      	mov	r3, r0
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d002      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80084c0:	2301      	movs	r3, #1
 80084c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80084c6:	4b6f      	ldr	r3, [pc, #444]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80084c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80084ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80084d6:	4a6b      	ldr	r2, [pc, #428]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80084d8:	430b      	orrs	r3, r1
 80084da:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80084dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084e4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80084e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80084ea:	2300      	movs	r3, #0
 80084ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80084ee:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80084f2:	460b      	mov	r3, r1
 80084f4:	4313      	orrs	r3, r2
 80084f6:	d03e      	beq.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80084f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084fc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008500:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008504:	d022      	beq.n	800854c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8008506:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800850a:	d81b      	bhi.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800850c:	2b00      	cmp	r3, #0
 800850e:	d003      	beq.n	8008518 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8008510:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008514:	d00b      	beq.n	800852e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8008516:	e015      	b.n	8008544 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800851c:	3308      	adds	r3, #8
 800851e:	2100      	movs	r1, #0
 8008520:	4618      	mov	r0, r3
 8008522:	f001 fb45 	bl	8009bb0 <RCCEx_PLL2_Config>
 8008526:	4603      	mov	r3, r0
 8008528:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800852c:	e00f      	b.n	800854e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800852e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008532:	3328      	adds	r3, #40	@ 0x28
 8008534:	2102      	movs	r1, #2
 8008536:	4618      	mov	r0, r3
 8008538:	f001 fbec 	bl	8009d14 <RCCEx_PLL3_Config>
 800853c:	4603      	mov	r3, r0
 800853e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008542:	e004      	b.n	800854e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008544:	2301      	movs	r3, #1
 8008546:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800854a:	e000      	b.n	800854e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800854c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800854e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008552:	2b00      	cmp	r3, #0
 8008554:	d10b      	bne.n	800856e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008556:	4b4b      	ldr	r3, [pc, #300]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800855a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800855e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008562:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008566:	4a47      	ldr	r2, [pc, #284]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008568:	430b      	orrs	r3, r1
 800856a:	6593      	str	r3, [r2, #88]	@ 0x58
 800856c:	e003      	b.n	8008576 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800856e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008572:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800857a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008582:	673b      	str	r3, [r7, #112]	@ 0x70
 8008584:	2300      	movs	r3, #0
 8008586:	677b      	str	r3, [r7, #116]	@ 0x74
 8008588:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800858c:	460b      	mov	r3, r1
 800858e:	4313      	orrs	r3, r2
 8008590:	d03b      	beq.n	800860a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008592:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008596:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800859a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800859e:	d01f      	beq.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80085a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80085a4:	d818      	bhi.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80085a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80085aa:	d003      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80085ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80085b0:	d007      	beq.n	80085c2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80085b2:	e011      	b.n	80085d8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80085b4:	4b33      	ldr	r3, [pc, #204]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80085b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085b8:	4a32      	ldr	r2, [pc, #200]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80085ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80085be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80085c0:	e00f      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80085c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085c6:	3328      	adds	r3, #40	@ 0x28
 80085c8:	2101      	movs	r1, #1
 80085ca:	4618      	mov	r0, r3
 80085cc:	f001 fba2 	bl	8009d14 <RCCEx_PLL3_Config>
 80085d0:	4603      	mov	r3, r0
 80085d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80085d6:	e004      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085d8:	2301      	movs	r3, #1
 80085da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80085de:	e000      	b.n	80085e2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80085e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d10b      	bne.n	8008602 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80085ea:	4b26      	ldr	r3, [pc, #152]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80085ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80085f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80085fa:	4a22      	ldr	r2, [pc, #136]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80085fc:	430b      	orrs	r3, r1
 80085fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8008600:	e003      	b.n	800860a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008602:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008606:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800860a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800860e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008612:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008616:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008618:	2300      	movs	r3, #0
 800861a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800861c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008620:	460b      	mov	r3, r1
 8008622:	4313      	orrs	r3, r2
 8008624:	d034      	beq.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800862a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800862c:	2b00      	cmp	r3, #0
 800862e:	d003      	beq.n	8008638 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008634:	d007      	beq.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008636:	e011      	b.n	800865c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008638:	4b12      	ldr	r3, [pc, #72]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800863a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863c:	4a11      	ldr	r2, [pc, #68]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800863e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008642:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008644:	e00e      	b.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800864a:	3308      	adds	r3, #8
 800864c:	2102      	movs	r1, #2
 800864e:	4618      	mov	r0, r3
 8008650:	f001 faae 	bl	8009bb0 <RCCEx_PLL2_Config>
 8008654:	4603      	mov	r3, r0
 8008656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800865a:	e003      	b.n	8008664 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800865c:	2301      	movs	r3, #1
 800865e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008664:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008668:	2b00      	cmp	r3, #0
 800866a:	d10d      	bne.n	8008688 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800866c:	4b05      	ldr	r3, [pc, #20]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800866e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008670:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800867a:	4a02      	ldr	r2, [pc, #8]	@ (8008684 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800867c:	430b      	orrs	r3, r1
 800867e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008680:	e006      	b.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008682:	bf00      	nop
 8008684:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008688:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800868c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008698:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800869c:	663b      	str	r3, [r7, #96]	@ 0x60
 800869e:	2300      	movs	r3, #0
 80086a0:	667b      	str	r3, [r7, #100]	@ 0x64
 80086a2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80086a6:	460b      	mov	r3, r1
 80086a8:	4313      	orrs	r3, r2
 80086aa:	d00c      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80086ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086b0:	3328      	adds	r3, #40	@ 0x28
 80086b2:	2102      	movs	r1, #2
 80086b4:	4618      	mov	r0, r3
 80086b6:	f001 fb2d 	bl	8009d14 <RCCEx_PLL3_Config>
 80086ba:	4603      	mov	r3, r0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80086c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ce:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80086d2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80086d4:	2300      	movs	r3, #0
 80086d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086d8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80086dc:	460b      	mov	r3, r1
 80086de:	4313      	orrs	r3, r2
 80086e0:	d036      	beq.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80086e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086ec:	d018      	beq.n	8008720 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80086ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80086f2:	d811      	bhi.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 80086f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086f8:	d014      	beq.n	8008724 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 80086fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80086fe:	d80b      	bhi.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008700:	2b00      	cmp	r3, #0
 8008702:	d011      	beq.n	8008728 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008704:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008708:	d106      	bne.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800870a:	4bb7      	ldr	r3, [pc, #732]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800870c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870e:	4ab6      	ldr	r2, [pc, #728]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008710:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008714:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008716:	e008      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008718:	2301      	movs	r3, #1
 800871a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800871e:	e004      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008720:	bf00      	nop
 8008722:	e002      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008724:	bf00      	nop
 8008726:	e000      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008728:	bf00      	nop
    }

    if (ret == HAL_OK)
 800872a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10a      	bne.n	8008748 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008732:	4bad      	ldr	r3, [pc, #692]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008734:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008736:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800873a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800873e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008740:	4aa9      	ldr	r2, [pc, #676]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008742:	430b      	orrs	r3, r1
 8008744:	6553      	str	r3, [r2, #84]	@ 0x54
 8008746:	e003      	b.n	8008750 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008748:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800874c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008758:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800875c:	653b      	str	r3, [r7, #80]	@ 0x50
 800875e:	2300      	movs	r3, #0
 8008760:	657b      	str	r3, [r7, #84]	@ 0x54
 8008762:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008766:	460b      	mov	r3, r1
 8008768:	4313      	orrs	r3, r2
 800876a:	d009      	beq.n	8008780 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800876c:	4b9e      	ldr	r3, [pc, #632]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800876e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008770:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008774:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800877a:	4a9b      	ldr	r2, [pc, #620]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800877c:	430b      	orrs	r3, r1
 800877e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008780:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008788:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800878c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800878e:	2300      	movs	r3, #0
 8008790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008792:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008796:	460b      	mov	r3, r1
 8008798:	4313      	orrs	r3, r2
 800879a:	d009      	beq.n	80087b0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800879c:	4b92      	ldr	r3, [pc, #584]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800879e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80087a0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80087a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80087aa:	4a8f      	ldr	r2, [pc, #572]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80087ac:	430b      	orrs	r3, r1
 80087ae:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80087b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087b8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80087bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80087be:	2300      	movs	r3, #0
 80087c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80087c2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80087c6:	460b      	mov	r3, r1
 80087c8:	4313      	orrs	r3, r2
 80087ca:	d00e      	beq.n	80087ea <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80087cc:	4b86      	ldr	r3, [pc, #536]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80087ce:	691b      	ldr	r3, [r3, #16]
 80087d0:	4a85      	ldr	r2, [pc, #532]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80087d2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80087d6:	6113      	str	r3, [r2, #16]
 80087d8:	4b83      	ldr	r3, [pc, #524]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80087da:	6919      	ldr	r1, [r3, #16]
 80087dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80087e4:	4a80      	ldr	r2, [pc, #512]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80087e6:	430b      	orrs	r3, r1
 80087e8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80087ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80087f2:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80087f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80087f8:	2300      	movs	r3, #0
 80087fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087fc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008800:	460b      	mov	r3, r1
 8008802:	4313      	orrs	r3, r2
 8008804:	d009      	beq.n	800881a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008806:	4b78      	ldr	r3, [pc, #480]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800880a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800880e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008814:	4a74      	ldr	r2, [pc, #464]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008816:	430b      	orrs	r3, r1
 8008818:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800881a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800881e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008822:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008826:	633b      	str	r3, [r7, #48]	@ 0x30
 8008828:	2300      	movs	r3, #0
 800882a:	637b      	str	r3, [r7, #52]	@ 0x34
 800882c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008830:	460b      	mov	r3, r1
 8008832:	4313      	orrs	r3, r2
 8008834:	d00a      	beq.n	800884c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008836:	4b6c      	ldr	r3, [pc, #432]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800883a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800883e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008846:	4a68      	ldr	r2, [pc, #416]	@ (80089e8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008848:	430b      	orrs	r3, r1
 800884a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800884c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008854:	2100      	movs	r1, #0
 8008856:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008858:	f003 0301 	and.w	r3, r3, #1
 800885c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800885e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008862:	460b      	mov	r3, r1
 8008864:	4313      	orrs	r3, r2
 8008866:	d011      	beq.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008868:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800886c:	3308      	adds	r3, #8
 800886e:	2100      	movs	r1, #0
 8008870:	4618      	mov	r0, r3
 8008872:	f001 f99d 	bl	8009bb0 <RCCEx_PLL2_Config>
 8008876:	4603      	mov	r3, r0
 8008878:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800887c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008880:	2b00      	cmp	r3, #0
 8008882:	d003      	beq.n	800888c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008884:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008888:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800888c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008894:	2100      	movs	r1, #0
 8008896:	6239      	str	r1, [r7, #32]
 8008898:	f003 0302 	and.w	r3, r3, #2
 800889c:	627b      	str	r3, [r7, #36]	@ 0x24
 800889e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80088a2:	460b      	mov	r3, r1
 80088a4:	4313      	orrs	r3, r2
 80088a6:	d011      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80088a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ac:	3308      	adds	r3, #8
 80088ae:	2101      	movs	r1, #1
 80088b0:	4618      	mov	r0, r3
 80088b2:	f001 f97d 	bl	8009bb0 <RCCEx_PLL2_Config>
 80088b6:	4603      	mov	r3, r0
 80088b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80088bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d003      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80088cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d4:	2100      	movs	r1, #0
 80088d6:	61b9      	str	r1, [r7, #24]
 80088d8:	f003 0304 	and.w	r3, r3, #4
 80088dc:	61fb      	str	r3, [r7, #28]
 80088de:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80088e2:	460b      	mov	r3, r1
 80088e4:	4313      	orrs	r3, r2
 80088e6:	d011      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80088e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ec:	3308      	adds	r3, #8
 80088ee:	2102      	movs	r1, #2
 80088f0:	4618      	mov	r0, r3
 80088f2:	f001 f95d 	bl	8009bb0 <RCCEx_PLL2_Config>
 80088f6:	4603      	mov	r3, r0
 80088f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80088fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008900:	2b00      	cmp	r3, #0
 8008902:	d003      	beq.n	800890c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008904:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008908:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800890c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008914:	2100      	movs	r1, #0
 8008916:	6139      	str	r1, [r7, #16]
 8008918:	f003 0308 	and.w	r3, r3, #8
 800891c:	617b      	str	r3, [r7, #20]
 800891e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008922:	460b      	mov	r3, r1
 8008924:	4313      	orrs	r3, r2
 8008926:	d011      	beq.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008928:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892c:	3328      	adds	r3, #40	@ 0x28
 800892e:	2100      	movs	r1, #0
 8008930:	4618      	mov	r0, r3
 8008932:	f001 f9ef 	bl	8009d14 <RCCEx_PLL3_Config>
 8008936:	4603      	mov	r3, r0
 8008938:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800893c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008940:	2b00      	cmp	r3, #0
 8008942:	d003      	beq.n	800894c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008944:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008948:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800894c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008954:	2100      	movs	r1, #0
 8008956:	60b9      	str	r1, [r7, #8]
 8008958:	f003 0310 	and.w	r3, r3, #16
 800895c:	60fb      	str	r3, [r7, #12]
 800895e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008962:	460b      	mov	r3, r1
 8008964:	4313      	orrs	r3, r2
 8008966:	d011      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008968:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800896c:	3328      	adds	r3, #40	@ 0x28
 800896e:	2101      	movs	r1, #1
 8008970:	4618      	mov	r0, r3
 8008972:	f001 f9cf 	bl	8009d14 <RCCEx_PLL3_Config>
 8008976:	4603      	mov	r3, r0
 8008978:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800897c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008980:	2b00      	cmp	r3, #0
 8008982:	d003      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008984:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008988:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800898c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008994:	2100      	movs	r1, #0
 8008996:	6039      	str	r1, [r7, #0]
 8008998:	f003 0320 	and.w	r3, r3, #32
 800899c:	607b      	str	r3, [r7, #4]
 800899e:	e9d7 1200 	ldrd	r1, r2, [r7]
 80089a2:	460b      	mov	r3, r1
 80089a4:	4313      	orrs	r3, r2
 80089a6:	d011      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80089a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089ac:	3328      	adds	r3, #40	@ 0x28
 80089ae:	2102      	movs	r1, #2
 80089b0:	4618      	mov	r0, r3
 80089b2:	f001 f9af 	bl	8009d14 <RCCEx_PLL3_Config>
 80089b6:	4603      	mov	r3, r0
 80089b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80089bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d003      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089c4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089c8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 80089cc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 80089d4:	2300      	movs	r3, #0
 80089d6:	e000      	b.n	80089da <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
}
 80089da:	4618      	mov	r0, r3
 80089dc:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80089e0:	46bd      	mov	sp, r7
 80089e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80089e6:	bf00      	nop
 80089e8:	58024400 	.word	0x58024400

080089ec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b090      	sub	sp, #64	@ 0x40
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80089f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089fa:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80089fe:	430b      	orrs	r3, r1
 8008a00:	f040 8094 	bne.w	8008b2c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008a04:	4b9b      	ldr	r3, [pc, #620]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a08:	f003 0307 	and.w	r3, r3, #7
 8008a0c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a10:	2b04      	cmp	r3, #4
 8008a12:	f200 8087 	bhi.w	8008b24 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008a16:	a201      	add	r2, pc, #4	@ (adr r2, 8008a1c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a1c:	08008a31 	.word	0x08008a31
 8008a20:	08008a59 	.word	0x08008a59
 8008a24:	08008a81 	.word	0x08008a81
 8008a28:	08008b1d 	.word	0x08008b1d
 8008a2c:	08008aa9 	.word	0x08008aa9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a30:	4b90      	ldr	r3, [pc, #576]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a38:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a3c:	d108      	bne.n	8008a50 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 ff62 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a4c:	f000 bc93 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a50:	2300      	movs	r3, #0
 8008a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a54:	f000 bc8f 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008a58:	4b86      	ldr	r3, [pc, #536]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008a60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008a64:	d108      	bne.n	8008a78 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008a66:	f107 0318 	add.w	r3, r7, #24
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	f000 fca6 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008a70:	69bb      	ldr	r3, [r7, #24]
 8008a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a74:	f000 bc7f 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a7c:	f000 bc7b 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008a80:	4b7c      	ldr	r3, [pc, #496]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a8c:	d108      	bne.n	8008aa0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008a8e:	f107 030c 	add.w	r3, r7, #12
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 fde6 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a9c:	f000 bc6b 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa4:	f000 bc67 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008aa8:	4b72      	ldr	r3, [pc, #456]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008aaa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008aac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ab0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ab2:	4b70      	ldr	r3, [pc, #448]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f003 0304 	and.w	r3, r3, #4
 8008aba:	2b04      	cmp	r3, #4
 8008abc:	d10c      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008abe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d109      	bne.n	8008ad8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008ac4:	4b6b      	ldr	r3, [pc, #428]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	08db      	lsrs	r3, r3, #3
 8008aca:	f003 0303 	and.w	r3, r3, #3
 8008ace:	4a6a      	ldr	r2, [pc, #424]	@ (8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008ad0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ad4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ad6:	e01f      	b.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008ad8:	4b66      	ldr	r3, [pc, #408]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ae0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ae4:	d106      	bne.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008ae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ae8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008aec:	d102      	bne.n	8008af4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008aee:	4b63      	ldr	r3, [pc, #396]	@ (8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008af2:	e011      	b.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008af4:	4b5f      	ldr	r3, [pc, #380]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008afc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b00:	d106      	bne.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008b02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b08:	d102      	bne.n	8008b10 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b0a:	4b5d      	ldr	r3, [pc, #372]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008b0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b0e:	e003      	b.n	8008b18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008b10:	2300      	movs	r3, #0
 8008b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008b14:	f000 bc2f 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008b18:	f000 bc2d 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008b1c:	4b59      	ldr	r3, [pc, #356]	@ (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008b1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b20:	f000 bc29 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b28:	f000 bc25 	b.w	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008b2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b30:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008b34:	430b      	orrs	r3, r1
 8008b36:	f040 80a7 	bne.w	8008c88 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008b3a:	4b4e      	ldr	r3, [pc, #312]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b3e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008b42:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008b44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b4a:	d054      	beq.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b4e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008b52:	f200 808b 	bhi.w	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b58:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008b5c:	f000 8083 	beq.w	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8008b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b62:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008b66:	f200 8081 	bhi.w	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b70:	d02f      	beq.n	8008bd2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008b78:	d878      	bhi.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d004      	beq.n	8008b8a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8008b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008b86:	d012      	beq.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8008b88:	e070      	b.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008b8a:	4b3a      	ldr	r3, [pc, #232]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008b92:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008b96:	d107      	bne.n	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008b98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 feb5 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ba6:	e3e6      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bac:	e3e3      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bae:	4b31      	ldr	r3, [pc, #196]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008bb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008bba:	d107      	bne.n	8008bcc <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bbc:	f107 0318 	add.w	r3, r7, #24
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f000 fbfb 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bca:	e3d4      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bcc:	2300      	movs	r3, #0
 8008bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bd0:	e3d1      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008bd2:	4b28      	ldr	r3, [pc, #160]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008bda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008bde:	d107      	bne.n	8008bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008be0:	f107 030c 	add.w	r3, r7, #12
 8008be4:	4618      	mov	r0, r3
 8008be6:	f000 fd3d 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008bee:	e3c2      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bf4:	e3bf      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008bf6:	4b1f      	ldr	r3, [pc, #124]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bfa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008bfe:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c00:	4b1c      	ldr	r3, [pc, #112]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	f003 0304 	and.w	r3, r3, #4
 8008c08:	2b04      	cmp	r3, #4
 8008c0a:	d10c      	bne.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8008c0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d109      	bne.n	8008c26 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c12:	4b18      	ldr	r3, [pc, #96]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	08db      	lsrs	r3, r3, #3
 8008c18:	f003 0303 	and.w	r3, r3, #3
 8008c1c:	4a16      	ldr	r2, [pc, #88]	@ (8008c78 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c24:	e01e      	b.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c26:	4b13      	ldr	r3, [pc, #76]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c32:	d106      	bne.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8008c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c3a:	d102      	bne.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c40:	e010      	b.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c42:	4b0c      	ldr	r3, [pc, #48]	@ (8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c4e:	d106      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8008c50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c56:	d102      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008c58:	4b09      	ldr	r3, [pc, #36]	@ (8008c80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008c5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c5c:	e002      	b.n	8008c64 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008c5e:	2300      	movs	r3, #0
 8008c60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008c62:	e388      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c64:	e387      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008c66:	4b07      	ldr	r3, [pc, #28]	@ (8008c84 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c6a:	e384      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c70:	e381      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008c72:	bf00      	nop
 8008c74:	58024400 	.word	0x58024400
 8008c78:	03d09000 	.word	0x03d09000
 8008c7c:	003d0900 	.word	0x003d0900
 8008c80:	016e3600 	.word	0x016e3600
 8008c84:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008c88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c8c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008c90:	430b      	orrs	r3, r1
 8008c92:	f040 809c 	bne.w	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008c96:	4b9e      	ldr	r3, [pc, #632]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c9a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008c9e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ca2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008ca6:	d054      	beq.n	8008d52 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8008ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008caa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008cae:	f200 808b 	bhi.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008cb8:	f000 8083 	beq.w	8008dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8008cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cbe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008cc2:	f200 8081 	bhi.w	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ccc:	d02f      	beq.n	8008d2e <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008cd4:	d878      	bhi.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8008cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d004      	beq.n	8008ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008ce2:	d012      	beq.n	8008d0a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008ce4:	e070      	b.n	8008dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ce6:	4b8a      	ldr	r3, [pc, #552]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008cf2:	d107      	bne.n	8008d04 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008cf4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	f000 fe07 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d02:	e338      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d04:	2300      	movs	r3, #0
 8008d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d08:	e335      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d0a:	4b81      	ldr	r3, [pc, #516]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d16:	d107      	bne.n	8008d28 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d18:	f107 0318 	add.w	r3, r7, #24
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f000 fb4d 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d26:	e326      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d28:	2300      	movs	r3, #0
 8008d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d2c:	e323      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d2e:	4b78      	ldr	r3, [pc, #480]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d36:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d3a:	d107      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d3c:	f107 030c 	add.w	r3, r7, #12
 8008d40:	4618      	mov	r0, r3
 8008d42:	f000 fc8f 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d4a:	e314      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d50:	e311      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d52:	4b6f      	ldr	r3, [pc, #444]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d56:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d5a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d5c:	4b6c      	ldr	r3, [pc, #432]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f003 0304 	and.w	r3, r3, #4
 8008d64:	2b04      	cmp	r3, #4
 8008d66:	d10c      	bne.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8008d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d109      	bne.n	8008d82 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d6e:	4b68      	ldr	r3, [pc, #416]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	08db      	lsrs	r3, r3, #3
 8008d74:	f003 0303 	and.w	r3, r3, #3
 8008d78:	4a66      	ldr	r2, [pc, #408]	@ (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8008d7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d80:	e01e      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d82:	4b63      	ldr	r3, [pc, #396]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d8e:	d106      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d96:	d102      	bne.n	8008d9e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008d98:	4b5f      	ldr	r3, [pc, #380]	@ (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008d9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d9c:	e010      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008d9e:	4b5c      	ldr	r3, [pc, #368]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008da6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008daa:	d106      	bne.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8008dac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008db2:	d102      	bne.n	8008dba <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008db4:	4b59      	ldr	r3, [pc, #356]	@ (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008db6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008db8:	e002      	b.n	8008dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008dbe:	e2da      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008dc0:	e2d9      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008dc2:	4b57      	ldr	r3, [pc, #348]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dc6:	e2d6      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dcc:	e2d3      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008dce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dd2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008dd6:	430b      	orrs	r3, r1
 8008dd8:	f040 80a7 	bne.w	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008ddc:	4b4c      	ldr	r3, [pc, #304]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008dde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008de0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008de4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008de8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008dec:	d055      	beq.n	8008e9a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8008dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008df0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008df4:	f200 8096 	bhi.w	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dfa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008dfe:	f000 8084 	beq.w	8008f0a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8008e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008e08:	f200 808c 	bhi.w	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e12:	d030      	beq.n	8008e76 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8008e14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e1a:	f200 8083 	bhi.w	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8008e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d004      	beq.n	8008e2e <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8008e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e2a:	d012      	beq.n	8008e52 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 8008e2c:	e07a      	b.n	8008f24 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e2e:	4b38      	ldr	r3, [pc, #224]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e36:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e3a:	d107      	bne.n	8008e4c <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e40:	4618      	mov	r0, r3
 8008e42:	f000 fd63 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e4a:	e294      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e50:	e291      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e52:	4b2f      	ldr	r3, [pc, #188]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e5e:	d107      	bne.n	8008e70 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e60:	f107 0318 	add.w	r3, r7, #24
 8008e64:	4618      	mov	r0, r3
 8008e66:	f000 faa9 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e6e:	e282      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e70:	2300      	movs	r3, #0
 8008e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e74:	e27f      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008e76:	4b26      	ldr	r3, [pc, #152]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e82:	d107      	bne.n	8008e94 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e84:	f107 030c 	add.w	r3, r7, #12
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f000 fbeb 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e92:	e270      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008e94:	2300      	movs	r3, #0
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e98:	e26d      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ea2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f003 0304 	and.w	r3, r3, #4
 8008eac:	2b04      	cmp	r3, #4
 8008eae:	d10c      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8008eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d109      	bne.n	8008eca <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008eb6:	4b16      	ldr	r3, [pc, #88]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	08db      	lsrs	r3, r3, #3
 8008ebc:	f003 0303 	and.w	r3, r3, #3
 8008ec0:	4a14      	ldr	r2, [pc, #80]	@ (8008f14 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8008ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8008ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ec8:	e01e      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008eca:	4b11      	ldr	r3, [pc, #68]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ed6:	d106      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8008ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ede:	d102      	bne.n	8008ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8008f18 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8008ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ee4:	e010      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8008f10 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008eee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008ef2:	d106      	bne.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8008ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008efa:	d102      	bne.n	8008f02 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008efc:	4b07      	ldr	r3, [pc, #28]	@ (8008f1c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f00:	e002      	b.n	8008f08 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008f02:	2300      	movs	r3, #0
 8008f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008f06:	e236      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008f08:	e235      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008f0a:	4b05      	ldr	r3, [pc, #20]	@ (8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f0e:	e232      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008f10:	58024400 	.word	0x58024400
 8008f14:	03d09000 	.word	0x03d09000
 8008f18:	003d0900 	.word	0x003d0900
 8008f1c:	016e3600 	.word	0x016e3600
 8008f20:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8008f24:	2300      	movs	r3, #0
 8008f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f28:	e225      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008f2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f2e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008f32:	430b      	orrs	r3, r1
 8008f34:	f040 8085 	bne.w	8009042 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008f38:	4b9c      	ldr	r3, [pc, #624]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f3c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008f40:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f48:	d06b      	beq.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 8008f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008f50:	d874      	bhi.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f54:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008f58:	d056      	beq.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8008f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008f60:	d86c      	bhi.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008f68:	d03b      	beq.n	8008fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008f70:	d864      	bhi.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f78:	d021      	beq.n	8008fbe <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f80:	d85c      	bhi.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8008f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d004      	beq.n	8008f92 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8008f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008f8e:	d004      	beq.n	8008f9a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8008f90:	e054      	b.n	800903c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008f92:	f7fe fb5f 	bl	8007654 <HAL_RCC_GetPCLK1Freq>
 8008f96:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f98:	e1ed      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f9a:	4b84      	ldr	r3, [pc, #528]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fa2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fa6:	d107      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fa8:	f107 0318 	add.w	r3, r7, #24
 8008fac:	4618      	mov	r0, r3
 8008fae:	f000 fa05 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fb6:	e1de      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fbc:	e1db      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008fbe:	4b7b      	ldr	r3, [pc, #492]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fca:	d107      	bne.n	8008fdc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fcc:	f107 030c 	add.w	r3, r7, #12
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	f000 fb47 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008fd6:	693b      	ldr	r3, [r7, #16]
 8008fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fda:	e1cc      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008fdc:	2300      	movs	r3, #0
 8008fde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe0:	e1c9      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008fe2:	4b72      	ldr	r3, [pc, #456]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f003 0304 	and.w	r3, r3, #4
 8008fea:	2b04      	cmp	r3, #4
 8008fec:	d109      	bne.n	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008fee:	4b6f      	ldr	r3, [pc, #444]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	08db      	lsrs	r3, r3, #3
 8008ff4:	f003 0303 	and.w	r3, r3, #3
 8008ff8:	4a6d      	ldr	r2, [pc, #436]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8008ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8008ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009000:	e1b9      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009002:	2300      	movs	r3, #0
 8009004:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009006:	e1b6      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009008:	4b68      	ldr	r3, [pc, #416]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009010:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009014:	d102      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8009016:	4b67      	ldr	r3, [pc, #412]	@ (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8009018:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800901a:	e1ac      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800901c:	2300      	movs	r3, #0
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009020:	e1a9      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009022:	4b62      	ldr	r3, [pc, #392]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800902a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800902e:	d102      	bne.n	8009036 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 8009030:	4b61      	ldr	r3, [pc, #388]	@ (80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009034:	e19f      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009036:	2300      	movs	r3, #0
 8009038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800903a:	e19c      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800903c:	2300      	movs	r3, #0
 800903e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009040:	e199      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8009042:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009046:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800904a:	430b      	orrs	r3, r1
 800904c:	d173      	bne.n	8009136 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800904e:	4b57      	ldr	r3, [pc, #348]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009052:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009056:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800905a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800905e:	d02f      	beq.n	80090c0 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8009060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009062:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009066:	d863      	bhi.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8009068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800906a:	2b00      	cmp	r3, #0
 800906c:	d004      	beq.n	8009078 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800906e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009074:	d012      	beq.n	800909c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8009076:	e05b      	b.n	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009078:	4b4c      	ldr	r3, [pc, #304]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009084:	d107      	bne.n	8009096 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009086:	f107 0318 	add.w	r3, r7, #24
 800908a:	4618      	mov	r0, r3
 800908c:	f000 f996 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009094:	e16f      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009096:	2300      	movs	r3, #0
 8009098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800909a:	e16c      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800909c:	4b43      	ldr	r3, [pc, #268]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80090a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090a8:	d107      	bne.n	80090ba <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090aa:	f107 030c 	add.w	r3, r7, #12
 80090ae:	4618      	mov	r0, r3
 80090b0:	f000 fad8 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80090b8:	e15d      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80090ba:	2300      	movs	r3, #0
 80090bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090be:	e15a      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80090c0:	4b3a      	ldr	r3, [pc, #232]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80090c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090c4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80090c8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090ca:	4b38      	ldr	r3, [pc, #224]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 0304 	and.w	r3, r3, #4
 80090d2:	2b04      	cmp	r3, #4
 80090d4:	d10c      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 80090d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d109      	bne.n	80090f0 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090dc:	4b33      	ldr	r3, [pc, #204]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	08db      	lsrs	r3, r3, #3
 80090e2:	f003 0303 	and.w	r3, r3, #3
 80090e6:	4a32      	ldr	r2, [pc, #200]	@ (80091b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80090e8:	fa22 f303 	lsr.w	r3, r2, r3
 80090ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090ee:	e01e      	b.n	800912e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090f0:	4b2e      	ldr	r3, [pc, #184]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090fc:	d106      	bne.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80090fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009104:	d102      	bne.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009106:	4b2b      	ldr	r3, [pc, #172]	@ (80091b4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8009108:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800910a:	e010      	b.n	800912e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800910c:	4b27      	ldr	r3, [pc, #156]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009114:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009118:	d106      	bne.n	8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800911a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800911c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009120:	d102      	bne.n	8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009122:	4b25      	ldr	r3, [pc, #148]	@ (80091b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8009124:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009126:	e002      	b.n	800912e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009128:	2300      	movs	r3, #0
 800912a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800912c:	e123      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800912e:	e122      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009130:	2300      	movs	r3, #0
 8009132:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009134:	e11f      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8009136:	e9d7 2300 	ldrd	r2, r3, [r7]
 800913a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800913e:	430b      	orrs	r3, r1
 8009140:	d13c      	bne.n	80091bc <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8009142:	4b1a      	ldr	r3, [pc, #104]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009146:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800914a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800914c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800914e:	2b00      	cmp	r3, #0
 8009150:	d004      	beq.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8009152:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009158:	d012      	beq.n	8009180 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800915a:	e023      	b.n	80091a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800915c:	4b13      	ldr	r3, [pc, #76]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009164:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009168:	d107      	bne.n	800917a <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800916a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800916e:	4618      	mov	r0, r3
 8009170:	f000 fbcc 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8009174:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009178:	e0fd      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800917a:	2300      	movs	r3, #0
 800917c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800917e:	e0fa      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009180:	4b0a      	ldr	r3, [pc, #40]	@ (80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009188:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800918c:	d107      	bne.n	800919e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800918e:	f107 0318 	add.w	r3, r7, #24
 8009192:	4618      	mov	r0, r3
 8009194:	f000 f912 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009198:	6a3b      	ldr	r3, [r7, #32]
 800919a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800919c:	e0eb      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800919e:	2300      	movs	r3, #0
 80091a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091a2:	e0e8      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80091a4:	2300      	movs	r3, #0
 80091a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091a8:	e0e5      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80091aa:	bf00      	nop
 80091ac:	58024400 	.word	0x58024400
 80091b0:	03d09000 	.word	0x03d09000
 80091b4:	003d0900 	.word	0x003d0900
 80091b8:	016e3600 	.word	0x016e3600
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80091bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091c0:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80091c4:	430b      	orrs	r3, r1
 80091c6:	f040 8085 	bne.w	80092d4 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 80091ca:	4b6d      	ldr	r3, [pc, #436]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80091cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091ce:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 80091d2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80091d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091da:	d06b      	beq.n	80092b4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80091dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80091e2:	d874      	bhi.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80091e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091ea:	d056      	beq.n	800929a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80091ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80091f2:	d86c      	bhi.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80091f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091f6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80091fa:	d03b      	beq.n	8009274 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80091fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091fe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009202:	d864      	bhi.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009206:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800920a:	d021      	beq.n	8009250 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800920c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009212:	d85c      	bhi.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8009214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009216:	2b00      	cmp	r3, #0
 8009218:	d004      	beq.n	8009224 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800921a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800921c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009220:	d004      	beq.n	800922c <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8009222:	e054      	b.n	80092ce <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009224:	f000 f8b4 	bl	8009390 <HAL_RCCEx_GetD3PCLK1Freq>
 8009228:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800922a:	e0a4      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800922c:	4b54      	ldr	r3, [pc, #336]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009234:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009238:	d107      	bne.n	800924a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800923a:	f107 0318 	add.w	r3, r7, #24
 800923e:	4618      	mov	r0, r3
 8009240:	f000 f8bc 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009248:	e095      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800924a:	2300      	movs	r3, #0
 800924c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800924e:	e092      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009250:	4b4b      	ldr	r3, [pc, #300]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800925c:	d107      	bne.n	800926e <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800925e:	f107 030c 	add.w	r3, r7, #12
 8009262:	4618      	mov	r0, r3
 8009264:	f000 f9fe 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800926c:	e083      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800926e:	2300      	movs	r3, #0
 8009270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009272:	e080      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8009274:	4b42      	ldr	r3, [pc, #264]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f003 0304 	and.w	r3, r3, #4
 800927c:	2b04      	cmp	r3, #4
 800927e:	d109      	bne.n	8009294 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009280:	4b3f      	ldr	r3, [pc, #252]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	08db      	lsrs	r3, r3, #3
 8009286:	f003 0303 	and.w	r3, r3, #3
 800928a:	4a3e      	ldr	r2, [pc, #248]	@ (8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800928c:	fa22 f303 	lsr.w	r3, r2, r3
 8009290:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009292:	e070      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009294:	2300      	movs	r3, #0
 8009296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009298:	e06d      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800929a:	4b39      	ldr	r3, [pc, #228]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092a6:	d102      	bne.n	80092ae <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 80092a8:	4b37      	ldr	r3, [pc, #220]	@ (8009388 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 80092aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092ac:	e063      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092ae:	2300      	movs	r3, #0
 80092b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092b2:	e060      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80092b4:	4b32      	ldr	r3, [pc, #200]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80092bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80092c0:	d102      	bne.n	80092c8 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 80092c2:	4b32      	ldr	r3, [pc, #200]	@ (800938c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80092c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092c6:	e056      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092c8:	2300      	movs	r3, #0
 80092ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092cc:	e053      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 80092ce:	2300      	movs	r3, #0
 80092d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d2:	e050      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80092d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092d8:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80092dc:	430b      	orrs	r3, r1
 80092de:	d148      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80092e0:	4b27      	ldr	r3, [pc, #156]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80092e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80092e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80092e8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80092ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f0:	d02a      	beq.n	8009348 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 80092f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092f8:	d838      	bhi.n	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80092fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d004      	beq.n	800930a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8009300:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009302:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009306:	d00d      	beq.n	8009324 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8009308:	e030      	b.n	800936c <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800930a:	4b1d      	ldr	r3, [pc, #116]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009312:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009316:	d102      	bne.n	800931e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8009318:	4b1c      	ldr	r3, [pc, #112]	@ (800938c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800931a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800931c:	e02b      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800931e:	2300      	movs	r3, #0
 8009320:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009322:	e028      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009324:	4b16      	ldr	r3, [pc, #88]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800932c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009330:	d107      	bne.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009332:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009336:	4618      	mov	r0, r3
 8009338:	f000 fae8 	bl	800990c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800933c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800933e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009340:	e019      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009342:	2300      	movs	r3, #0
 8009344:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009346:	e016      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009348:	4b0d      	ldr	r3, [pc, #52]	@ (8009380 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009350:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009354:	d107      	bne.n	8009366 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009356:	f107 0318 	add.w	r3, r7, #24
 800935a:	4618      	mov	r0, r3
 800935c:	f000 f82e 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009360:	69fb      	ldr	r3, [r7, #28]
 8009362:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009364:	e007      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009366:	2300      	movs	r3, #0
 8009368:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800936a:	e004      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009370:	e001      	b.n	8009376 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 8009372:	2300      	movs	r3, #0
 8009374:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009378:	4618      	mov	r0, r3
 800937a:	3740      	adds	r7, #64	@ 0x40
 800937c:	46bd      	mov	sp, r7
 800937e:	bd80      	pop	{r7, pc}
 8009380:	58024400 	.word	0x58024400
 8009384:	03d09000 	.word	0x03d09000
 8009388:	003d0900 	.word	0x003d0900
 800938c:	016e3600 	.word	0x016e3600

08009390 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009390:	b580      	push	{r7, lr}
 8009392:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009394:	f7fe f92e 	bl	80075f4 <HAL_RCC_GetHCLKFreq>
 8009398:	4602      	mov	r2, r0
 800939a:	4b06      	ldr	r3, [pc, #24]	@ (80093b4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800939c:	6a1b      	ldr	r3, [r3, #32]
 800939e:	091b      	lsrs	r3, r3, #4
 80093a0:	f003 0307 	and.w	r3, r3, #7
 80093a4:	4904      	ldr	r1, [pc, #16]	@ (80093b8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80093a6:	5ccb      	ldrb	r3, [r1, r3]
 80093a8:	f003 031f 	and.w	r3, r3, #31
 80093ac:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	bd80      	pop	{r7, pc}
 80093b4:	58024400 	.word	0x58024400
 80093b8:	0800d350 	.word	0x0800d350

080093bc <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80093bc:	b480      	push	{r7}
 80093be:	b089      	sub	sp, #36	@ 0x24
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80093c4:	4ba1      	ldr	r3, [pc, #644]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093c8:	f003 0303 	and.w	r3, r3, #3
 80093cc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80093ce:	4b9f      	ldr	r3, [pc, #636]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093d2:	0b1b      	lsrs	r3, r3, #12
 80093d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093d8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80093da:	4b9c      	ldr	r3, [pc, #624]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093de:	091b      	lsrs	r3, r3, #4
 80093e0:	f003 0301 	and.w	r3, r3, #1
 80093e4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80093e6:	4b99      	ldr	r3, [pc, #612]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80093e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093ea:	08db      	lsrs	r3, r3, #3
 80093ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	fb02 f303 	mul.w	r3, r2, r3
 80093f6:	ee07 3a90 	vmov	s15, r3
 80093fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	2b00      	cmp	r3, #0
 8009406:	f000 8111 	beq.w	800962c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	2b02      	cmp	r3, #2
 800940e:	f000 8083 	beq.w	8009518 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	2b02      	cmp	r3, #2
 8009416:	f200 80a1 	bhi.w	800955c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	2b00      	cmp	r3, #0
 800941e:	d003      	beq.n	8009428 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009420:	69bb      	ldr	r3, [r7, #24]
 8009422:	2b01      	cmp	r3, #1
 8009424:	d056      	beq.n	80094d4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8009426:	e099      	b.n	800955c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009428:	4b88      	ldr	r3, [pc, #544]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 0320 	and.w	r3, r3, #32
 8009430:	2b00      	cmp	r3, #0
 8009432:	d02d      	beq.n	8009490 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009434:	4b85      	ldr	r3, [pc, #532]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	08db      	lsrs	r3, r3, #3
 800943a:	f003 0303 	and.w	r3, r3, #3
 800943e:	4a84      	ldr	r2, [pc, #528]	@ (8009650 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009440:	fa22 f303 	lsr.w	r3, r2, r3
 8009444:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	ee07 3a90 	vmov	s15, r3
 800944c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	ee07 3a90 	vmov	s15, r3
 8009456:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800945a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800945e:	4b7b      	ldr	r3, [pc, #492]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009462:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009466:	ee07 3a90 	vmov	s15, r3
 800946a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800946e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009472:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009654 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009476:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800947a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800947e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009482:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800948a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800948e:	e087      	b.n	80095a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	ee07 3a90 	vmov	s15, r3
 8009496:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800949a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009658 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800949e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094a2:	4b6a      	ldr	r3, [pc, #424]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094aa:	ee07 3a90 	vmov	s15, r3
 80094ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80094b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009654 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80094ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094d2:	e065      	b.n	80095a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80094d4:	697b      	ldr	r3, [r7, #20]
 80094d6:	ee07 3a90 	vmov	s15, r3
 80094da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800965c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80094e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094e6:	4b59      	ldr	r3, [pc, #356]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ee:	ee07 3a90 	vmov	s15, r3
 80094f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80094fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009654 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80094fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009502:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009506:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800950a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800950e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009512:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009516:	e043      	b.n	80095a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	ee07 3a90 	vmov	s15, r3
 800951e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009522:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009660 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8009526:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800952a:	4b48      	ldr	r3, [pc, #288]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800952c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009532:	ee07 3a90 	vmov	s15, r3
 8009536:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800953a:	ed97 6a03 	vldr	s12, [r7, #12]
 800953e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009654 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009542:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009546:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800954a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800954e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009552:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009556:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800955a:	e021      	b.n	80095a0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	ee07 3a90 	vmov	s15, r3
 8009562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009566:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800965c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800956a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800956e:	4b37      	ldr	r3, [pc, #220]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009572:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009576:	ee07 3a90 	vmov	s15, r3
 800957a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800957e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009582:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009654 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009586:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800958a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800958e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009592:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800959a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800959e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80095a0:	4b2a      	ldr	r3, [pc, #168]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095a4:	0a5b      	lsrs	r3, r3, #9
 80095a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095aa:	ee07 3a90 	vmov	s15, r3
 80095ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80095be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095c6:	ee17 2a90 	vmov	r2, s15
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80095ce:	4b1f      	ldr	r3, [pc, #124]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095d2:	0c1b      	lsrs	r3, r3, #16
 80095d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095d8:	ee07 3a90 	vmov	s15, r3
 80095dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80095e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80095ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095f4:	ee17 2a90 	vmov	r2, s15
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80095fc:	4b13      	ldr	r3, [pc, #76]	@ (800964c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009600:	0e1b      	lsrs	r3, r3, #24
 8009602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009606:	ee07 3a90 	vmov	s15, r3
 800960a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800960e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009612:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009616:	edd7 6a07 	vldr	s13, [r7, #28]
 800961a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800961e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009622:	ee17 2a90 	vmov	r2, s15
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800962a:	e008      	b.n	800963e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2200      	movs	r2, #0
 8009630:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	609a      	str	r2, [r3, #8]
}
 800963e:	bf00      	nop
 8009640:	3724      	adds	r7, #36	@ 0x24
 8009642:	46bd      	mov	sp, r7
 8009644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009648:	4770      	bx	lr
 800964a:	bf00      	nop
 800964c:	58024400 	.word	0x58024400
 8009650:	03d09000 	.word	0x03d09000
 8009654:	46000000 	.word	0x46000000
 8009658:	4c742400 	.word	0x4c742400
 800965c:	4a742400 	.word	0x4a742400
 8009660:	4bb71b00 	.word	0x4bb71b00

08009664 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009664:	b480      	push	{r7}
 8009666:	b089      	sub	sp, #36	@ 0x24
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800966c:	4ba1      	ldr	r3, [pc, #644]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800966e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009670:	f003 0303 	and.w	r3, r3, #3
 8009674:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009676:	4b9f      	ldr	r3, [pc, #636]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009678:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800967a:	0d1b      	lsrs	r3, r3, #20
 800967c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009680:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009682:	4b9c      	ldr	r3, [pc, #624]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009686:	0a1b      	lsrs	r3, r3, #8
 8009688:	f003 0301 	and.w	r3, r3, #1
 800968c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800968e:	4b99      	ldr	r3, [pc, #612]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009692:	08db      	lsrs	r3, r3, #3
 8009694:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009698:	693a      	ldr	r2, [r7, #16]
 800969a:	fb02 f303 	mul.w	r3, r2, r3
 800969e:	ee07 3a90 	vmov	s15, r3
 80096a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	f000 8111 	beq.w	80098d4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	2b02      	cmp	r3, #2
 80096b6:	f000 8083 	beq.w	80097c0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80096ba:	69bb      	ldr	r3, [r7, #24]
 80096bc:	2b02      	cmp	r3, #2
 80096be:	f200 80a1 	bhi.w	8009804 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d003      	beq.n	80096d0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80096c8:	69bb      	ldr	r3, [r7, #24]
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d056      	beq.n	800977c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80096ce:	e099      	b.n	8009804 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80096d0:	4b88      	ldr	r3, [pc, #544]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f003 0320 	and.w	r3, r3, #32
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d02d      	beq.n	8009738 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80096dc:	4b85      	ldr	r3, [pc, #532]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	08db      	lsrs	r3, r3, #3
 80096e2:	f003 0303 	and.w	r3, r3, #3
 80096e6:	4a84      	ldr	r2, [pc, #528]	@ (80098f8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80096e8:	fa22 f303 	lsr.w	r3, r2, r3
 80096ec:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	ee07 3a90 	vmov	s15, r3
 80096f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	ee07 3a90 	vmov	s15, r3
 80096fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009702:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009706:	4b7b      	ldr	r3, [pc, #492]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800970e:	ee07 3a90 	vmov	s15, r3
 8009712:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009716:	ed97 6a03 	vldr	s12, [r7, #12]
 800971a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80098fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800971e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009722:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009726:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800972a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800972e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009732:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009736:	e087      	b.n	8009848 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	ee07 3a90 	vmov	s15, r3
 800973e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009742:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009900 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009746:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800974a:	4b6a      	ldr	r3, [pc, #424]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800974c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800974e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009752:	ee07 3a90 	vmov	s15, r3
 8009756:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800975a:	ed97 6a03 	vldr	s12, [r7, #12]
 800975e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80098fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009762:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009766:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800976a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800976e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009776:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800977a:	e065      	b.n	8009848 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	ee07 3a90 	vmov	s15, r3
 8009782:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009786:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009904 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800978a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800978e:	4b59      	ldr	r3, [pc, #356]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009796:	ee07 3a90 	vmov	s15, r3
 800979a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800979e:	ed97 6a03 	vldr	s12, [r7, #12]
 80097a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80098fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80097be:	e043      	b.n	8009848 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	ee07 3a90 	vmov	s15, r3
 80097c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009908 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80097ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097d2:	4b48      	ldr	r3, [pc, #288]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097da:	ee07 3a90 	vmov	s15, r3
 80097de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80097e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80098fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009802:	e021      	b.n	8009848 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	ee07 3a90 	vmov	s15, r3
 800980a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800980e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009904 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009816:	4b37      	ldr	r3, [pc, #220]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800981a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800981e:	ee07 3a90 	vmov	s15, r3
 8009822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009826:	ed97 6a03 	vldr	s12, [r7, #12]
 800982a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80098fc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800982e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800983a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800983e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009846:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009848:	4b2a      	ldr	r3, [pc, #168]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800984a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800984c:	0a5b      	lsrs	r3, r3, #9
 800984e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009852:	ee07 3a90 	vmov	s15, r3
 8009856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800985a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800985e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009862:	edd7 6a07 	vldr	s13, [r7, #28]
 8009866:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800986a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800986e:	ee17 2a90 	vmov	r2, s15
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009876:	4b1f      	ldr	r3, [pc, #124]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800987a:	0c1b      	lsrs	r3, r3, #16
 800987c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009880:	ee07 3a90 	vmov	s15, r3
 8009884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009888:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800988c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009890:	edd7 6a07 	vldr	s13, [r7, #28]
 8009894:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800989c:	ee17 2a90 	vmov	r2, s15
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80098a4:	4b13      	ldr	r3, [pc, #76]	@ (80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a8:	0e1b      	lsrs	r3, r3, #24
 80098aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098ae:	ee07 3a90 	vmov	s15, r3
 80098b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80098ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80098be:	edd7 6a07 	vldr	s13, [r7, #28]
 80098c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80098ca:	ee17 2a90 	vmov	r2, s15
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80098d2:	e008      	b.n	80098e6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	2200      	movs	r2, #0
 80098d8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2200      	movs	r2, #0
 80098de:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	2200      	movs	r2, #0
 80098e4:	609a      	str	r2, [r3, #8]
}
 80098e6:	bf00      	nop
 80098e8:	3724      	adds	r7, #36	@ 0x24
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr
 80098f2:	bf00      	nop
 80098f4:	58024400 	.word	0x58024400
 80098f8:	03d09000 	.word	0x03d09000
 80098fc:	46000000 	.word	0x46000000
 8009900:	4c742400 	.word	0x4c742400
 8009904:	4a742400 	.word	0x4a742400
 8009908:	4bb71b00 	.word	0x4bb71b00

0800990c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800990c:	b480      	push	{r7}
 800990e:	b089      	sub	sp, #36	@ 0x24
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009914:	4ba0      	ldr	r3, [pc, #640]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009918:	f003 0303 	and.w	r3, r3, #3
 800991c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800991e:	4b9e      	ldr	r3, [pc, #632]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009922:	091b      	lsrs	r3, r3, #4
 8009924:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009928:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800992a:	4b9b      	ldr	r3, [pc, #620]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800992c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800992e:	f003 0301 	and.w	r3, r3, #1
 8009932:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009934:	4b98      	ldr	r3, [pc, #608]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009938:	08db      	lsrs	r3, r3, #3
 800993a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800993e:	693a      	ldr	r2, [r7, #16]
 8009940:	fb02 f303 	mul.w	r3, r2, r3
 8009944:	ee07 3a90 	vmov	s15, r3
 8009948:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800994c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	2b00      	cmp	r3, #0
 8009954:	f000 8111 	beq.w	8009b7a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	2b02      	cmp	r3, #2
 800995c:	f000 8083 	beq.w	8009a66 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	2b02      	cmp	r3, #2
 8009964:	f200 80a1 	bhi.w	8009aaa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009968:	69bb      	ldr	r3, [r7, #24]
 800996a:	2b00      	cmp	r3, #0
 800996c:	d003      	beq.n	8009976 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	2b01      	cmp	r3, #1
 8009972:	d056      	beq.n	8009a22 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009974:	e099      	b.n	8009aaa <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009976:	4b88      	ldr	r3, [pc, #544]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	f003 0320 	and.w	r3, r3, #32
 800997e:	2b00      	cmp	r3, #0
 8009980:	d02d      	beq.n	80099de <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009982:	4b85      	ldr	r3, [pc, #532]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	08db      	lsrs	r3, r3, #3
 8009988:	f003 0303 	and.w	r3, r3, #3
 800998c:	4a83      	ldr	r2, [pc, #524]	@ (8009b9c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800998e:	fa22 f303 	lsr.w	r3, r2, r3
 8009992:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	ee07 3a90 	vmov	s15, r3
 800999a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800999e:	697b      	ldr	r3, [r7, #20]
 80099a0:	ee07 3a90 	vmov	s15, r3
 80099a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099ac:	4b7a      	ldr	r3, [pc, #488]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80099ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099b4:	ee07 3a90 	vmov	s15, r3
 80099b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099bc:	ed97 6a03 	vldr	s12, [r7, #12]
 80099c0:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009ba0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80099c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099d8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80099dc:	e087      	b.n	8009aee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	ee07 3a90 	vmov	s15, r3
 80099e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099e8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80099ec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099f0:	4b69      	ldr	r3, [pc, #420]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80099f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80099f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099f8:	ee07 3a90 	vmov	s15, r3
 80099fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a00:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a04:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009ba0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a08:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a14:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a1c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a20:	e065      	b.n	8009aee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009a22:	697b      	ldr	r3, [r7, #20]
 8009a24:	ee07 3a90 	vmov	s15, r3
 8009a28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a2c:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009ba8 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009a30:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a34:	4b58      	ldr	r3, [pc, #352]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a38:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a3c:	ee07 3a90 	vmov	s15, r3
 8009a40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a44:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a48:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009ba0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a4c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a50:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a54:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a58:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a60:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a64:	e043      	b.n	8009aee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	ee07 3a90 	vmov	s15, r3
 8009a6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a70:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009bac <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009a74:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a78:	4b47      	ldr	r3, [pc, #284]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a80:	ee07 3a90 	vmov	s15, r3
 8009a84:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a88:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a8c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009ba0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a90:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a94:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a98:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a9c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009aa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009aa4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009aa8:	e021      	b.n	8009aee <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	ee07 3a90 	vmov	s15, r3
 8009ab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ab4:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009ba4 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009ab8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009abc:	4b36      	ldr	r3, [pc, #216]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ac0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ac4:	ee07 3a90 	vmov	s15, r3
 8009ac8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009acc:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ad0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009ba0 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009ad4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ad8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009adc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ae0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ae4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ae8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009aec:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009aee:	4b2a      	ldr	r3, [pc, #168]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009af2:	0a5b      	lsrs	r3, r3, #9
 8009af4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009af8:	ee07 3a90 	vmov	s15, r3
 8009afc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b00:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009b04:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009b08:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b10:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b14:	ee17 2a90 	vmov	r2, s15
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b20:	0c1b      	lsrs	r3, r3, #16
 8009b22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b26:	ee07 3a90 	vmov	s15, r3
 8009b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b2e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009b32:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009b36:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b42:	ee17 2a90 	vmov	r2, s15
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009b4a:	4b13      	ldr	r3, [pc, #76]	@ (8009b98 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b4e:	0e1b      	lsrs	r3, r3, #24
 8009b50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b54:	ee07 3a90 	vmov	s15, r3
 8009b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b5c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009b60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009b64:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b70:	ee17 2a90 	vmov	r2, s15
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009b78:	e008      	b.n	8009b8c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	2200      	movs	r2, #0
 8009b7e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	609a      	str	r2, [r3, #8]
}
 8009b8c:	bf00      	nop
 8009b8e:	3724      	adds	r7, #36	@ 0x24
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr
 8009b98:	58024400 	.word	0x58024400
 8009b9c:	03d09000 	.word	0x03d09000
 8009ba0:	46000000 	.word	0x46000000
 8009ba4:	4c742400 	.word	0x4c742400
 8009ba8:	4a742400 	.word	0x4a742400
 8009bac:	4bb71b00 	.word	0x4bb71b00

08009bb0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	6078      	str	r0, [r7, #4]
 8009bb8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009bbe:	4b53      	ldr	r3, [pc, #332]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc2:	f003 0303 	and.w	r3, r3, #3
 8009bc6:	2b03      	cmp	r3, #3
 8009bc8:	d101      	bne.n	8009bce <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009bca:	2301      	movs	r3, #1
 8009bcc:	e099      	b.n	8009d02 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009bce:	4b4f      	ldr	r3, [pc, #316]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a4e      	ldr	r2, [pc, #312]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009bd4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009bd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009bda:	f7f8 fa29 	bl	8002030 <HAL_GetTick>
 8009bde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009be0:	e008      	b.n	8009bf4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009be2:	f7f8 fa25 	bl	8002030 <HAL_GetTick>
 8009be6:	4602      	mov	r2, r0
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	1ad3      	subs	r3, r2, r3
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	d901      	bls.n	8009bf4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009bf0:	2303      	movs	r3, #3
 8009bf2:	e086      	b.n	8009d02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009bf4:	4b45      	ldr	r3, [pc, #276]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d1f0      	bne.n	8009be2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009c00:	4b42      	ldr	r3, [pc, #264]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c04:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	031b      	lsls	r3, r3, #12
 8009c0e:	493f      	ldr	r1, [pc, #252]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c10:	4313      	orrs	r3, r2
 8009c12:	628b      	str	r3, [r1, #40]	@ 0x28
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	685b      	ldr	r3, [r3, #4]
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	689b      	ldr	r3, [r3, #8]
 8009c22:	3b01      	subs	r3, #1
 8009c24:	025b      	lsls	r3, r3, #9
 8009c26:	b29b      	uxth	r3, r3
 8009c28:	431a      	orrs	r2, r3
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	3b01      	subs	r3, #1
 8009c30:	041b      	lsls	r3, r3, #16
 8009c32:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009c36:	431a      	orrs	r2, r3
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	691b      	ldr	r3, [r3, #16]
 8009c3c:	3b01      	subs	r3, #1
 8009c3e:	061b      	lsls	r3, r3, #24
 8009c40:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009c44:	4931      	ldr	r1, [pc, #196]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c46:	4313      	orrs	r3, r2
 8009c48:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009c4a:	4b30      	ldr	r3, [pc, #192]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	695b      	ldr	r3, [r3, #20]
 8009c56:	492d      	ldr	r1, [pc, #180]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c58:	4313      	orrs	r3, r2
 8009c5a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009c5c:	4b2b      	ldr	r3, [pc, #172]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c60:	f023 0220 	bic.w	r2, r3, #32
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	4928      	ldr	r1, [pc, #160]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009c6e:	4b27      	ldr	r3, [pc, #156]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c72:	4a26      	ldr	r2, [pc, #152]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c74:	f023 0310 	bic.w	r3, r3, #16
 8009c78:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009c7a:	4b24      	ldr	r3, [pc, #144]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c7c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009c7e:	4b24      	ldr	r3, [pc, #144]	@ (8009d10 <RCCEx_PLL2_Config+0x160>)
 8009c80:	4013      	ands	r3, r2
 8009c82:	687a      	ldr	r2, [r7, #4]
 8009c84:	69d2      	ldr	r2, [r2, #28]
 8009c86:	00d2      	lsls	r2, r2, #3
 8009c88:	4920      	ldr	r1, [pc, #128]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c8a:	4313      	orrs	r3, r2
 8009c8c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009c8e:	4b1f      	ldr	r3, [pc, #124]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c92:	4a1e      	ldr	r2, [pc, #120]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009c94:	f043 0310 	orr.w	r3, r3, #16
 8009c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009c9a:	683b      	ldr	r3, [r7, #0]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d106      	bne.n	8009cae <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009ca0:	4b1a      	ldr	r3, [pc, #104]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca4:	4a19      	ldr	r2, [pc, #100]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009ca6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009caa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009cac:	e00f      	b.n	8009cce <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009cae:	683b      	ldr	r3, [r7, #0]
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d106      	bne.n	8009cc2 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009cb4:	4b15      	ldr	r3, [pc, #84]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb8:	4a14      	ldr	r2, [pc, #80]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009cbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009cc0:	e005      	b.n	8009cce <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009cc2:	4b12      	ldr	r3, [pc, #72]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cc6:	4a11      	ldr	r2, [pc, #68]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cc8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009ccc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009cce:	4b0f      	ldr	r3, [pc, #60]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cd4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009cd8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009cda:	f7f8 f9a9 	bl	8002030 <HAL_GetTick>
 8009cde:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009ce0:	e008      	b.n	8009cf4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009ce2:	f7f8 f9a5 	bl	8002030 <HAL_GetTick>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	1ad3      	subs	r3, r2, r3
 8009cec:	2b02      	cmp	r3, #2
 8009cee:	d901      	bls.n	8009cf4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009cf0:	2303      	movs	r3, #3
 8009cf2:	e006      	b.n	8009d02 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009cf4:	4b05      	ldr	r3, [pc, #20]	@ (8009d0c <RCCEx_PLL2_Config+0x15c>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d0f0      	beq.n	8009ce2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3710      	adds	r7, #16
 8009d06:	46bd      	mov	sp, r7
 8009d08:	bd80      	pop	{r7, pc}
 8009d0a:	bf00      	nop
 8009d0c:	58024400 	.word	0x58024400
 8009d10:	ffff0007 	.word	0xffff0007

08009d14 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b084      	sub	sp, #16
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
 8009d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009d1e:	2300      	movs	r3, #0
 8009d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d22:	4b53      	ldr	r3, [pc, #332]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d26:	f003 0303 	and.w	r3, r3, #3
 8009d2a:	2b03      	cmp	r3, #3
 8009d2c:	d101      	bne.n	8009d32 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e099      	b.n	8009e66 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009d32:	4b4f      	ldr	r3, [pc, #316]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a4e      	ldr	r2, [pc, #312]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d38:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d3e:	f7f8 f977 	bl	8002030 <HAL_GetTick>
 8009d42:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d44:	e008      	b.n	8009d58 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009d46:	f7f8 f973 	bl	8002030 <HAL_GetTick>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	68bb      	ldr	r3, [r7, #8]
 8009d4e:	1ad3      	subs	r3, r2, r3
 8009d50:	2b02      	cmp	r3, #2
 8009d52:	d901      	bls.n	8009d58 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009d54:	2303      	movs	r3, #3
 8009d56:	e086      	b.n	8009e66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d58:	4b45      	ldr	r3, [pc, #276]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d1f0      	bne.n	8009d46 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009d64:	4b42      	ldr	r3, [pc, #264]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d68:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	051b      	lsls	r3, r3, #20
 8009d72:	493f      	ldr	r1, [pc, #252]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009d74:	4313      	orrs	r3, r2
 8009d76:	628b      	str	r3, [r1, #40]	@ 0x28
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	685b      	ldr	r3, [r3, #4]
 8009d7c:	3b01      	subs	r3, #1
 8009d7e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	689b      	ldr	r3, [r3, #8]
 8009d86:	3b01      	subs	r3, #1
 8009d88:	025b      	lsls	r3, r3, #9
 8009d8a:	b29b      	uxth	r3, r3
 8009d8c:	431a      	orrs	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	3b01      	subs	r3, #1
 8009d94:	041b      	lsls	r3, r3, #16
 8009d96:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009d9a:	431a      	orrs	r2, r3
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	691b      	ldr	r3, [r3, #16]
 8009da0:	3b01      	subs	r3, #1
 8009da2:	061b      	lsls	r3, r3, #24
 8009da4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009da8:	4931      	ldr	r1, [pc, #196]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009daa:	4313      	orrs	r3, r2
 8009dac:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009dae:	4b30      	ldr	r3, [pc, #192]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009db2:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	695b      	ldr	r3, [r3, #20]
 8009dba:	492d      	ldr	r1, [pc, #180]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009dc0:	4b2b      	ldr	r3, [pc, #172]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dc4:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	699b      	ldr	r3, [r3, #24]
 8009dcc:	4928      	ldr	r1, [pc, #160]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dce:	4313      	orrs	r3, r2
 8009dd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009dd2:	4b27      	ldr	r3, [pc, #156]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd6:	4a26      	ldr	r2, [pc, #152]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ddc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009dde:	4b24      	ldr	r3, [pc, #144]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009de0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009de2:	4b24      	ldr	r3, [pc, #144]	@ (8009e74 <RCCEx_PLL3_Config+0x160>)
 8009de4:	4013      	ands	r3, r2
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	69d2      	ldr	r2, [r2, #28]
 8009dea:	00d2      	lsls	r2, r2, #3
 8009dec:	4920      	ldr	r1, [pc, #128]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009dee:	4313      	orrs	r3, r2
 8009df0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009df2:	4b1f      	ldr	r3, [pc, #124]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009df6:	4a1e      	ldr	r2, [pc, #120]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009df8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009dfc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d106      	bne.n	8009e12 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009e04:	4b1a      	ldr	r3, [pc, #104]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e08:	4a19      	ldr	r2, [pc, #100]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009e0e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e10:	e00f      	b.n	8009e32 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d106      	bne.n	8009e26 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009e18:	4b15      	ldr	r3, [pc, #84]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e1c:	4a14      	ldr	r2, [pc, #80]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e1e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009e22:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e24:	e005      	b.n	8009e32 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009e26:	4b12      	ldr	r3, [pc, #72]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e2a:	4a11      	ldr	r2, [pc, #68]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e2c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009e30:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009e32:	4b0f      	ldr	r3, [pc, #60]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	4a0e      	ldr	r2, [pc, #56]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e3e:	f7f8 f8f7 	bl	8002030 <HAL_GetTick>
 8009e42:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e44:	e008      	b.n	8009e58 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009e46:	f7f8 f8f3 	bl	8002030 <HAL_GetTick>
 8009e4a:	4602      	mov	r2, r0
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	1ad3      	subs	r3, r2, r3
 8009e50:	2b02      	cmp	r3, #2
 8009e52:	d901      	bls.n	8009e58 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009e54:	2303      	movs	r3, #3
 8009e56:	e006      	b.n	8009e66 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e58:	4b05      	ldr	r3, [pc, #20]	@ (8009e70 <RCCEx_PLL3_Config+0x15c>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d0f0      	beq.n	8009e46 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3710      	adds	r7, #16
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}
 8009e6e:	bf00      	nop
 8009e70:	58024400 	.word	0x58024400
 8009e74:	ffff0007 	.word	0xffff0007

08009e78 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	b084      	sub	sp, #16
 8009e7c:	af00      	add	r7, sp, #0
 8009e7e:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d101      	bne.n	8009e8a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009e86:	2301      	movs	r3, #1
 8009e88:	e10f      	b.n	800a0aa <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2200      	movs	r2, #0
 8009e8e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	4a87      	ldr	r2, [pc, #540]	@ (800a0b4 <HAL_SPI_Init+0x23c>)
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d00f      	beq.n	8009eba <HAL_SPI_Init+0x42>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a86      	ldr	r2, [pc, #536]	@ (800a0b8 <HAL_SPI_Init+0x240>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d00a      	beq.n	8009eba <HAL_SPI_Init+0x42>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a84      	ldr	r2, [pc, #528]	@ (800a0bc <HAL_SPI_Init+0x244>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d005      	beq.n	8009eba <HAL_SPI_Init+0x42>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	68db      	ldr	r3, [r3, #12]
 8009eb2:	2b0f      	cmp	r3, #15
 8009eb4:	d901      	bls.n	8009eba <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e0f7      	b.n	800a0aa <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	f000 f900 	bl	800a0c0 <SPI_GetPacketSize>
 8009ec0:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	681b      	ldr	r3, [r3, #0]
 8009ec6:	4a7b      	ldr	r2, [pc, #492]	@ (800a0b4 <HAL_SPI_Init+0x23c>)
 8009ec8:	4293      	cmp	r3, r2
 8009eca:	d00c      	beq.n	8009ee6 <HAL_SPI_Init+0x6e>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	4a79      	ldr	r2, [pc, #484]	@ (800a0b8 <HAL_SPI_Init+0x240>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d007      	beq.n	8009ee6 <HAL_SPI_Init+0x6e>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	4a78      	ldr	r2, [pc, #480]	@ (800a0bc <HAL_SPI_Init+0x244>)
 8009edc:	4293      	cmp	r3, r2
 8009ede:	d002      	beq.n	8009ee6 <HAL_SPI_Init+0x6e>
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2b08      	cmp	r3, #8
 8009ee4:	d811      	bhi.n	8009f0a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009eea:	4a72      	ldr	r2, [pc, #456]	@ (800a0b4 <HAL_SPI_Init+0x23c>)
 8009eec:	4293      	cmp	r3, r2
 8009eee:	d009      	beq.n	8009f04 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	4a70      	ldr	r2, [pc, #448]	@ (800a0b8 <HAL_SPI_Init+0x240>)
 8009ef6:	4293      	cmp	r3, r2
 8009ef8:	d004      	beq.n	8009f04 <HAL_SPI_Init+0x8c>
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	4a6f      	ldr	r2, [pc, #444]	@ (800a0bc <HAL_SPI_Init+0x244>)
 8009f00:	4293      	cmp	r3, r2
 8009f02:	d104      	bne.n	8009f0e <HAL_SPI_Init+0x96>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2b10      	cmp	r3, #16
 8009f08:	d901      	bls.n	8009f0e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e0cd      	b.n	800a0aa <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009f14:	b2db      	uxtb	r3, r3
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d106      	bne.n	8009f28 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2200      	movs	r2, #0
 8009f1e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f7f7 fc94 	bl	8001850 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	2202      	movs	r2, #2
 8009f2c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f022 0201 	bic.w	r2, r2, #1
 8009f3e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	689b      	ldr	r3, [r3, #8]
 8009f46:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009f4a:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	699b      	ldr	r3, [r3, #24]
 8009f50:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009f54:	d119      	bne.n	8009f8a <HAL_SPI_Init+0x112>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009f5e:	d103      	bne.n	8009f68 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d008      	beq.n	8009f7a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d10c      	bne.n	8009f8a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009f74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009f78:	d107      	bne.n	8009f8a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009f88:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	685b      	ldr	r3, [r3, #4]
 8009f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d00f      	beq.n	8009fb6 <HAL_SPI_Init+0x13e>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	68db      	ldr	r3, [r3, #12]
 8009f9a:	2b06      	cmp	r3, #6
 8009f9c:	d90b      	bls.n	8009fb6 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	430a      	orrs	r2, r1
 8009fb2:	601a      	str	r2, [r3, #0]
 8009fb4:	e007      	b.n	8009fc6 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	681a      	ldr	r2, [r3, #0]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009fc4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	69da      	ldr	r2, [r3, #28]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fce:	431a      	orrs	r2, r3
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	431a      	orrs	r2, r3
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fd8:	ea42 0103 	orr.w	r1, r2, r3
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	68da      	ldr	r2, [r3, #12]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	430a      	orrs	r2, r1
 8009fe6:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff0:	431a      	orrs	r2, r3
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ff6:	431a      	orrs	r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	699b      	ldr	r3, [r3, #24]
 8009ffc:	431a      	orrs	r2, r3
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	691b      	ldr	r3, [r3, #16]
 800a002:	431a      	orrs	r2, r3
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	695b      	ldr	r3, [r3, #20]
 800a008:	431a      	orrs	r2, r3
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6a1b      	ldr	r3, [r3, #32]
 800a00e:	431a      	orrs	r2, r3
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	431a      	orrs	r2, r3
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a01a:	431a      	orrs	r2, r3
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	431a      	orrs	r2, r3
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a026:	ea42 0103 	orr.w	r1, r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	430a      	orrs	r2, r1
 800a034:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d113      	bne.n	800a066 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a050:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	689b      	ldr	r3, [r3, #8]
 800a058:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a064:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f022 0201 	bic.w	r2, r2, #1
 800a074:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	685b      	ldr	r3, [r3, #4]
 800a07a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00a      	beq.n	800a098 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	430a      	orrs	r2, r1
 800a096:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	bf00      	nop
 800a0b4:	40013000 	.word	0x40013000
 800a0b8:	40003800 	.word	0x40003800
 800a0bc:	40003c00 	.word	0x40003c00

0800a0c0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b085      	sub	sp, #20
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0cc:	095b      	lsrs	r3, r3, #5
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a0da:	68bb      	ldr	r3, [r7, #8]
 800a0dc:	3307      	adds	r3, #7
 800a0de:	08db      	lsrs	r3, r3, #3
 800a0e0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	fb02 f303 	mul.w	r3, r2, r3
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3714      	adds	r7, #20
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr

0800a0f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b082      	sub	sp, #8
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d101      	bne.n	800a108 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a104:	2301      	movs	r3, #1
 800a106:	e049      	b.n	800a19c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a10e:	b2db      	uxtb	r3, r3
 800a110:	2b00      	cmp	r3, #0
 800a112:	d106      	bne.n	800a122 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a11c:	6878      	ldr	r0, [r7, #4]
 800a11e:	f7f7 fc9f 	bl	8001a60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2202      	movs	r2, #2
 800a126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	3304      	adds	r3, #4
 800a132:	4619      	mov	r1, r3
 800a134:	4610      	mov	r0, r2
 800a136:	f000 fc3d 	bl	800a9b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2201      	movs	r2, #1
 800a13e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2201      	movs	r2, #1
 800a146:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2201      	movs	r2, #1
 800a14e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	2201      	movs	r2, #1
 800a156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2201      	movs	r2, #1
 800a15e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2201      	movs	r2, #1
 800a166:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2201      	movs	r2, #1
 800a16e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	2201      	movs	r2, #1
 800a176:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2201      	movs	r2, #1
 800a17e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	2201      	movs	r2, #1
 800a186:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	2201      	movs	r2, #1
 800a18e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	2201      	movs	r2, #1
 800a196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a19a:	2300      	movs	r3, #0
}
 800a19c:	4618      	mov	r0, r3
 800a19e:	3708      	adds	r7, #8
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bd80      	pop	{r7, pc}

0800a1a4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800a1a4:	b480      	push	{r7}
 800a1a6:	b085      	sub	sp, #20
 800a1a8:	af00      	add	r7, sp, #0
 800a1aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1b2:	b2db      	uxtb	r3, r3
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d001      	beq.n	800a1bc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	e056      	b.n	800a26a <HAL_TIM_Base_Start+0xc6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2202      	movs	r2, #2
 800a1c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4a2b      	ldr	r2, [pc, #172]	@ (800a278 <HAL_TIM_Base_Start+0xd4>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d02c      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1d6:	d027      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	4a27      	ldr	r2, [pc, #156]	@ (800a27c <HAL_TIM_Base_Start+0xd8>)
 800a1de:	4293      	cmp	r3, r2
 800a1e0:	d022      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	4a26      	ldr	r2, [pc, #152]	@ (800a280 <HAL_TIM_Base_Start+0xdc>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d01d      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a24      	ldr	r2, [pc, #144]	@ (800a284 <HAL_TIM_Base_Start+0xe0>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d018      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a23      	ldr	r2, [pc, #140]	@ (800a288 <HAL_TIM_Base_Start+0xe4>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d013      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	4a21      	ldr	r2, [pc, #132]	@ (800a28c <HAL_TIM_Base_Start+0xe8>)
 800a206:	4293      	cmp	r3, r2
 800a208:	d00e      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	4a20      	ldr	r2, [pc, #128]	@ (800a290 <HAL_TIM_Base_Start+0xec>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d009      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a1e      	ldr	r2, [pc, #120]	@ (800a294 <HAL_TIM_Base_Start+0xf0>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d004      	beq.n	800a228 <HAL_TIM_Base_Start+0x84>
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	4a1d      	ldr	r2, [pc, #116]	@ (800a298 <HAL_TIM_Base_Start+0xf4>)
 800a224:	4293      	cmp	r3, r2
 800a226:	d115      	bne.n	800a254 <HAL_TIM_Base_Start+0xb0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	689a      	ldr	r2, [r3, #8]
 800a22e:	4b1b      	ldr	r3, [pc, #108]	@ (800a29c <HAL_TIM_Base_Start+0xf8>)
 800a230:	4013      	ands	r3, r2
 800a232:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2b06      	cmp	r3, #6
 800a238:	d015      	beq.n	800a266 <HAL_TIM_Base_Start+0xc2>
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a240:	d011      	beq.n	800a266 <HAL_TIM_Base_Start+0xc2>
    {
      __HAL_TIM_ENABLE(htim);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f042 0201 	orr.w	r2, r2, #1
 800a250:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a252:	e008      	b.n	800a266 <HAL_TIM_Base_Start+0xc2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	681a      	ldr	r2, [r3, #0]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f042 0201 	orr.w	r2, r2, #1
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	e000      	b.n	800a268 <HAL_TIM_Base_Start+0xc4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a266:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a268:	2300      	movs	r3, #0
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3714      	adds	r7, #20
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr
 800a276:	bf00      	nop
 800a278:	40010000 	.word	0x40010000
 800a27c:	40000400 	.word	0x40000400
 800a280:	40000800 	.word	0x40000800
 800a284:	40000c00 	.word	0x40000c00
 800a288:	40010400 	.word	0x40010400
 800a28c:	40001800 	.word	0x40001800
 800a290:	40014000 	.word	0x40014000
 800a294:	4000e000 	.word	0x4000e000
 800a298:	4000e400 	.word	0x4000e400
 800a29c:	00010007 	.word	0x00010007

0800a2a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b082      	sub	sp, #8
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d101      	bne.n	800a2b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a2ae:	2301      	movs	r3, #1
 800a2b0:	e049      	b.n	800a346 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2b8:	b2db      	uxtb	r3, r3
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d106      	bne.n	800a2cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a2c6:	6878      	ldr	r0, [r7, #4]
 800a2c8:	f000 f841 	bl	800a34e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2202      	movs	r2, #2
 800a2d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681a      	ldr	r2, [r3, #0]
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	3304      	adds	r3, #4
 800a2dc:	4619      	mov	r1, r3
 800a2de:	4610      	mov	r0, r2
 800a2e0:	f000 fb68 	bl	800a9b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	2201      	movs	r2, #1
 800a300:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	2201      	movs	r2, #1
 800a308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2201      	movs	r2, #1
 800a310:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	2201      	movs	r2, #1
 800a318:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2201      	movs	r2, #1
 800a320:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	2201      	movs	r2, #1
 800a330:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2201      	movs	r2, #1
 800a338:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	2201      	movs	r2, #1
 800a340:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3708      	adds	r7, #8
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a34e:	b480      	push	{r7}
 800a350:	b083      	sub	sp, #12
 800a352:	af00      	add	r7, sp, #0
 800a354:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a356:	bf00      	nop
 800a358:	370c      	adds	r7, #12
 800a35a:	46bd      	mov	sp, r7
 800a35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a360:	4770      	bx	lr
	...

0800a364 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b084      	sub	sp, #16
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
 800a36c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d109      	bne.n	800a388 <HAL_TIM_PWM_Start+0x24>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a37a:	b2db      	uxtb	r3, r3
 800a37c:	2b01      	cmp	r3, #1
 800a37e:	bf14      	ite	ne
 800a380:	2301      	movne	r3, #1
 800a382:	2300      	moveq	r3, #0
 800a384:	b2db      	uxtb	r3, r3
 800a386:	e03c      	b.n	800a402 <HAL_TIM_PWM_Start+0x9e>
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	2b04      	cmp	r3, #4
 800a38c:	d109      	bne.n	800a3a2 <HAL_TIM_PWM_Start+0x3e>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a394:	b2db      	uxtb	r3, r3
 800a396:	2b01      	cmp	r3, #1
 800a398:	bf14      	ite	ne
 800a39a:	2301      	movne	r3, #1
 800a39c:	2300      	moveq	r3, #0
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	e02f      	b.n	800a402 <HAL_TIM_PWM_Start+0x9e>
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	2b08      	cmp	r3, #8
 800a3a6:	d109      	bne.n	800a3bc <HAL_TIM_PWM_Start+0x58>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a3ae:	b2db      	uxtb	r3, r3
 800a3b0:	2b01      	cmp	r3, #1
 800a3b2:	bf14      	ite	ne
 800a3b4:	2301      	movne	r3, #1
 800a3b6:	2300      	moveq	r3, #0
 800a3b8:	b2db      	uxtb	r3, r3
 800a3ba:	e022      	b.n	800a402 <HAL_TIM_PWM_Start+0x9e>
 800a3bc:	683b      	ldr	r3, [r7, #0]
 800a3be:	2b0c      	cmp	r3, #12
 800a3c0:	d109      	bne.n	800a3d6 <HAL_TIM_PWM_Start+0x72>
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3c8:	b2db      	uxtb	r3, r3
 800a3ca:	2b01      	cmp	r3, #1
 800a3cc:	bf14      	ite	ne
 800a3ce:	2301      	movne	r3, #1
 800a3d0:	2300      	moveq	r3, #0
 800a3d2:	b2db      	uxtb	r3, r3
 800a3d4:	e015      	b.n	800a402 <HAL_TIM_PWM_Start+0x9e>
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	2b10      	cmp	r3, #16
 800a3da:	d109      	bne.n	800a3f0 <HAL_TIM_PWM_Start+0x8c>
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a3e2:	b2db      	uxtb	r3, r3
 800a3e4:	2b01      	cmp	r3, #1
 800a3e6:	bf14      	ite	ne
 800a3e8:	2301      	movne	r3, #1
 800a3ea:	2300      	moveq	r3, #0
 800a3ec:	b2db      	uxtb	r3, r3
 800a3ee:	e008      	b.n	800a402 <HAL_TIM_PWM_Start+0x9e>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a3f6:	b2db      	uxtb	r3, r3
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	bf14      	ite	ne
 800a3fc:	2301      	movne	r3, #1
 800a3fe:	2300      	moveq	r3, #0
 800a400:	b2db      	uxtb	r3, r3
 800a402:	2b00      	cmp	r3, #0
 800a404:	d001      	beq.n	800a40a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e0ab      	b.n	800a562 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d104      	bne.n	800a41a <HAL_TIM_PWM_Start+0xb6>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2202      	movs	r2, #2
 800a414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a418:	e023      	b.n	800a462 <HAL_TIM_PWM_Start+0xfe>
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b04      	cmp	r3, #4
 800a41e:	d104      	bne.n	800a42a <HAL_TIM_PWM_Start+0xc6>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2202      	movs	r2, #2
 800a424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a428:	e01b      	b.n	800a462 <HAL_TIM_PWM_Start+0xfe>
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	2b08      	cmp	r3, #8
 800a42e:	d104      	bne.n	800a43a <HAL_TIM_PWM_Start+0xd6>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2202      	movs	r2, #2
 800a434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a438:	e013      	b.n	800a462 <HAL_TIM_PWM_Start+0xfe>
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	2b0c      	cmp	r3, #12
 800a43e:	d104      	bne.n	800a44a <HAL_TIM_PWM_Start+0xe6>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2202      	movs	r2, #2
 800a444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a448:	e00b      	b.n	800a462 <HAL_TIM_PWM_Start+0xfe>
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	2b10      	cmp	r3, #16
 800a44e:	d104      	bne.n	800a45a <HAL_TIM_PWM_Start+0xf6>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2202      	movs	r2, #2
 800a454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a458:	e003      	b.n	800a462 <HAL_TIM_PWM_Start+0xfe>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2202      	movs	r2, #2
 800a45e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	2201      	movs	r2, #1
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	4618      	mov	r0, r3
 800a46c:	f000 fec8 	bl	800b200 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a3d      	ldr	r2, [pc, #244]	@ (800a56c <HAL_TIM_PWM_Start+0x208>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d013      	beq.n	800a4a2 <HAL_TIM_PWM_Start+0x13e>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a3c      	ldr	r2, [pc, #240]	@ (800a570 <HAL_TIM_PWM_Start+0x20c>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d00e      	beq.n	800a4a2 <HAL_TIM_PWM_Start+0x13e>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a3a      	ldr	r2, [pc, #232]	@ (800a574 <HAL_TIM_PWM_Start+0x210>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d009      	beq.n	800a4a2 <HAL_TIM_PWM_Start+0x13e>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a39      	ldr	r2, [pc, #228]	@ (800a578 <HAL_TIM_PWM_Start+0x214>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d004      	beq.n	800a4a2 <HAL_TIM_PWM_Start+0x13e>
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	4a37      	ldr	r2, [pc, #220]	@ (800a57c <HAL_TIM_PWM_Start+0x218>)
 800a49e:	4293      	cmp	r3, r2
 800a4a0:	d101      	bne.n	800a4a6 <HAL_TIM_PWM_Start+0x142>
 800a4a2:	2301      	movs	r3, #1
 800a4a4:	e000      	b.n	800a4a8 <HAL_TIM_PWM_Start+0x144>
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d007      	beq.n	800a4bc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a4ba:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	4a2a      	ldr	r2, [pc, #168]	@ (800a56c <HAL_TIM_PWM_Start+0x208>)
 800a4c2:	4293      	cmp	r3, r2
 800a4c4:	d02c      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a4ce:	d027      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	4a2a      	ldr	r2, [pc, #168]	@ (800a580 <HAL_TIM_PWM_Start+0x21c>)
 800a4d6:	4293      	cmp	r3, r2
 800a4d8:	d022      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	4a29      	ldr	r2, [pc, #164]	@ (800a584 <HAL_TIM_PWM_Start+0x220>)
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d01d      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	681b      	ldr	r3, [r3, #0]
 800a4e8:	4a27      	ldr	r2, [pc, #156]	@ (800a588 <HAL_TIM_PWM_Start+0x224>)
 800a4ea:	4293      	cmp	r3, r2
 800a4ec:	d018      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	4a1f      	ldr	r2, [pc, #124]	@ (800a570 <HAL_TIM_PWM_Start+0x20c>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d013      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4a23      	ldr	r2, [pc, #140]	@ (800a58c <HAL_TIM_PWM_Start+0x228>)
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d00e      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	4a1b      	ldr	r2, [pc, #108]	@ (800a574 <HAL_TIM_PWM_Start+0x210>)
 800a508:	4293      	cmp	r3, r2
 800a50a:	d009      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	4a1f      	ldr	r2, [pc, #124]	@ (800a590 <HAL_TIM_PWM_Start+0x22c>)
 800a512:	4293      	cmp	r3, r2
 800a514:	d004      	beq.n	800a520 <HAL_TIM_PWM_Start+0x1bc>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	4a1e      	ldr	r2, [pc, #120]	@ (800a594 <HAL_TIM_PWM_Start+0x230>)
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d115      	bne.n	800a54c <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	689a      	ldr	r2, [r3, #8]
 800a526:	4b1c      	ldr	r3, [pc, #112]	@ (800a598 <HAL_TIM_PWM_Start+0x234>)
 800a528:	4013      	ands	r3, r2
 800a52a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2b06      	cmp	r3, #6
 800a530:	d015      	beq.n	800a55e <HAL_TIM_PWM_Start+0x1fa>
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a538:	d011      	beq.n	800a55e <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f042 0201 	orr.w	r2, r2, #1
 800a548:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a54a:	e008      	b.n	800a55e <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	681a      	ldr	r2, [r3, #0]
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f042 0201 	orr.w	r2, r2, #1
 800a55a:	601a      	str	r2, [r3, #0]
 800a55c:	e000      	b.n	800a560 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a55e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a560:	2300      	movs	r3, #0
}
 800a562:	4618      	mov	r0, r3
 800a564:	3710      	adds	r7, #16
 800a566:	46bd      	mov	sp, r7
 800a568:	bd80      	pop	{r7, pc}
 800a56a:	bf00      	nop
 800a56c:	40010000 	.word	0x40010000
 800a570:	40010400 	.word	0x40010400
 800a574:	40014000 	.word	0x40014000
 800a578:	40014400 	.word	0x40014400
 800a57c:	40014800 	.word	0x40014800
 800a580:	40000400 	.word	0x40000400
 800a584:	40000800 	.word	0x40000800
 800a588:	40000c00 	.word	0x40000c00
 800a58c:	40001800 	.word	0x40001800
 800a590:	4000e000 	.word	0x4000e000
 800a594:	4000e400 	.word	0x4000e400
 800a598:	00010007 	.word	0x00010007

0800a59c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b086      	sub	sp, #24
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	60f8      	str	r0, [r7, #12]
 800a5a4:	60b9      	str	r1, [r7, #8]
 800a5a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	d101      	bne.n	800a5ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a5b6:	2302      	movs	r3, #2
 800a5b8:	e0ff      	b.n	800a7ba <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2201      	movs	r2, #1
 800a5be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2b14      	cmp	r3, #20
 800a5c6:	f200 80f0 	bhi.w	800a7aa <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a5ca:	a201      	add	r2, pc, #4	@ (adr r2, 800a5d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a5cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5d0:	0800a625 	.word	0x0800a625
 800a5d4:	0800a7ab 	.word	0x0800a7ab
 800a5d8:	0800a7ab 	.word	0x0800a7ab
 800a5dc:	0800a7ab 	.word	0x0800a7ab
 800a5e0:	0800a665 	.word	0x0800a665
 800a5e4:	0800a7ab 	.word	0x0800a7ab
 800a5e8:	0800a7ab 	.word	0x0800a7ab
 800a5ec:	0800a7ab 	.word	0x0800a7ab
 800a5f0:	0800a6a7 	.word	0x0800a6a7
 800a5f4:	0800a7ab 	.word	0x0800a7ab
 800a5f8:	0800a7ab 	.word	0x0800a7ab
 800a5fc:	0800a7ab 	.word	0x0800a7ab
 800a600:	0800a6e7 	.word	0x0800a6e7
 800a604:	0800a7ab 	.word	0x0800a7ab
 800a608:	0800a7ab 	.word	0x0800a7ab
 800a60c:	0800a7ab 	.word	0x0800a7ab
 800a610:	0800a729 	.word	0x0800a729
 800a614:	0800a7ab 	.word	0x0800a7ab
 800a618:	0800a7ab 	.word	0x0800a7ab
 800a61c:	0800a7ab 	.word	0x0800a7ab
 800a620:	0800a769 	.word	0x0800a769
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	68b9      	ldr	r1, [r7, #8]
 800a62a:	4618      	mov	r0, r3
 800a62c:	f000 fa74 	bl	800ab18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	699a      	ldr	r2, [r3, #24]
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	f042 0208 	orr.w	r2, r2, #8
 800a63e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	699a      	ldr	r2, [r3, #24]
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f022 0204 	bic.w	r2, r2, #4
 800a64e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	6999      	ldr	r1, [r3, #24]
 800a656:	68bb      	ldr	r3, [r7, #8]
 800a658:	691a      	ldr	r2, [r3, #16]
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	430a      	orrs	r2, r1
 800a660:	619a      	str	r2, [r3, #24]
      break;
 800a662:	e0a5      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	68b9      	ldr	r1, [r7, #8]
 800a66a:	4618      	mov	r0, r3
 800a66c:	f000 fae4 	bl	800ac38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	699a      	ldr	r2, [r3, #24]
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a67e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	699a      	ldr	r2, [r3, #24]
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a68e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	6999      	ldr	r1, [r3, #24]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	691b      	ldr	r3, [r3, #16]
 800a69a:	021a      	lsls	r2, r3, #8
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	430a      	orrs	r2, r1
 800a6a2:	619a      	str	r2, [r3, #24]
      break;
 800a6a4:	e084      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68b9      	ldr	r1, [r7, #8]
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f000 fb4d 	bl	800ad4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	69da      	ldr	r2, [r3, #28]
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f042 0208 	orr.w	r2, r2, #8
 800a6c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	69da      	ldr	r2, [r3, #28]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f022 0204 	bic.w	r2, r2, #4
 800a6d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	69d9      	ldr	r1, [r3, #28]
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	691a      	ldr	r2, [r3, #16]
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	430a      	orrs	r2, r1
 800a6e2:	61da      	str	r2, [r3, #28]
      break;
 800a6e4:	e064      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	68b9      	ldr	r1, [r7, #8]
 800a6ec:	4618      	mov	r0, r3
 800a6ee:	f000 fbb5 	bl	800ae5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	69da      	ldr	r2, [r3, #28]
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a700:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	69da      	ldr	r2, [r3, #28]
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a710:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	69d9      	ldr	r1, [r3, #28]
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	691b      	ldr	r3, [r3, #16]
 800a71c:	021a      	lsls	r2, r3, #8
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	430a      	orrs	r2, r1
 800a724:	61da      	str	r2, [r3, #28]
      break;
 800a726:	e043      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	68b9      	ldr	r1, [r7, #8]
 800a72e:	4618      	mov	r0, r3
 800a730:	f000 fbfe 	bl	800af30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f042 0208 	orr.w	r2, r2, #8
 800a742:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f022 0204 	bic.w	r2, r2, #4
 800a752:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	691a      	ldr	r2, [r3, #16]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	430a      	orrs	r2, r1
 800a764:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a766:	e023      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68b9      	ldr	r1, [r7, #8]
 800a76e:	4618      	mov	r0, r3
 800a770:	f000 fc42 	bl	800aff8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a782:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a792:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	681b      	ldr	r3, [r3, #0]
 800a798:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a79a:	68bb      	ldr	r3, [r7, #8]
 800a79c:	691b      	ldr	r3, [r3, #16]
 800a79e:	021a      	lsls	r2, r3, #8
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	430a      	orrs	r2, r1
 800a7a6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a7a8:	e002      	b.n	800a7b0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a7aa:	2301      	movs	r3, #1
 800a7ac:	75fb      	strb	r3, [r7, #23]
      break;
 800a7ae:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a7b8:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3718      	adds	r7, #24
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
 800a7c2:	bf00      	nop

0800a7c4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a7d8:	2b01      	cmp	r3, #1
 800a7da:	d101      	bne.n	800a7e0 <HAL_TIM_ConfigClockSource+0x1c>
 800a7dc:	2302      	movs	r3, #2
 800a7de:	e0dc      	b.n	800a99a <HAL_TIM_ConfigClockSource+0x1d6>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2202      	movs	r2, #2
 800a7ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a7f8:	68ba      	ldr	r2, [r7, #8]
 800a7fa:	4b6a      	ldr	r3, [pc, #424]	@ (800a9a4 <HAL_TIM_ConfigClockSource+0x1e0>)
 800a7fc:	4013      	ands	r3, r2
 800a7fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a800:	68bb      	ldr	r3, [r7, #8]
 800a802:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a806:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	68ba      	ldr	r2, [r7, #8]
 800a80e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a64      	ldr	r2, [pc, #400]	@ (800a9a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a816:	4293      	cmp	r3, r2
 800a818:	f000 80a9 	beq.w	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a81c:	4a62      	ldr	r2, [pc, #392]	@ (800a9a8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	f200 80ae 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a824:	4a61      	ldr	r2, [pc, #388]	@ (800a9ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800a826:	4293      	cmp	r3, r2
 800a828:	f000 80a1 	beq.w	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a82c:	4a5f      	ldr	r2, [pc, #380]	@ (800a9ac <HAL_TIM_ConfigClockSource+0x1e8>)
 800a82e:	4293      	cmp	r3, r2
 800a830:	f200 80a6 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a834:	4a5e      	ldr	r2, [pc, #376]	@ (800a9b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a836:	4293      	cmp	r3, r2
 800a838:	f000 8099 	beq.w	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a83c:	4a5c      	ldr	r2, [pc, #368]	@ (800a9b0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	f200 809e 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a844:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a848:	f000 8091 	beq.w	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a84c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a850:	f200 8096 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a854:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a858:	f000 8089 	beq.w	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a85c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a860:	f200 808e 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a864:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a868:	d03e      	beq.n	800a8e8 <HAL_TIM_ConfigClockSource+0x124>
 800a86a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a86e:	f200 8087 	bhi.w	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a876:	f000 8086 	beq.w	800a986 <HAL_TIM_ConfigClockSource+0x1c2>
 800a87a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a87e:	d87f      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a880:	2b70      	cmp	r3, #112	@ 0x70
 800a882:	d01a      	beq.n	800a8ba <HAL_TIM_ConfigClockSource+0xf6>
 800a884:	2b70      	cmp	r3, #112	@ 0x70
 800a886:	d87b      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a888:	2b60      	cmp	r3, #96	@ 0x60
 800a88a:	d050      	beq.n	800a92e <HAL_TIM_ConfigClockSource+0x16a>
 800a88c:	2b60      	cmp	r3, #96	@ 0x60
 800a88e:	d877      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a890:	2b50      	cmp	r3, #80	@ 0x50
 800a892:	d03c      	beq.n	800a90e <HAL_TIM_ConfigClockSource+0x14a>
 800a894:	2b50      	cmp	r3, #80	@ 0x50
 800a896:	d873      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a898:	2b40      	cmp	r3, #64	@ 0x40
 800a89a:	d058      	beq.n	800a94e <HAL_TIM_ConfigClockSource+0x18a>
 800a89c:	2b40      	cmp	r3, #64	@ 0x40
 800a89e:	d86f      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a8a0:	2b30      	cmp	r3, #48	@ 0x30
 800a8a2:	d064      	beq.n	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a8a4:	2b30      	cmp	r3, #48	@ 0x30
 800a8a6:	d86b      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a8a8:	2b20      	cmp	r3, #32
 800a8aa:	d060      	beq.n	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a8ac:	2b20      	cmp	r3, #32
 800a8ae:	d867      	bhi.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d05c      	beq.n	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a8b4:	2b10      	cmp	r3, #16
 800a8b6:	d05a      	beq.n	800a96e <HAL_TIM_ConfigClockSource+0x1aa>
 800a8b8:	e062      	b.n	800a980 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8be:	683b      	ldr	r3, [r7, #0]
 800a8c0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a8ca:	f000 fc79 	bl	800b1c0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	689b      	ldr	r3, [r3, #8]
 800a8d4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a8d6:	68bb      	ldr	r3, [r7, #8]
 800a8d8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a8dc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	68ba      	ldr	r2, [r7, #8]
 800a8e4:	609a      	str	r2, [r3, #8]
      break;
 800a8e6:	e04f      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a8f8:	f000 fc62 	bl	800b1c0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	689a      	ldr	r2, [r3, #8]
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a90a:	609a      	str	r2, [r3, #8]
      break;
 800a90c:	e03c      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a91a:	461a      	mov	r2, r3
 800a91c:	f000 fbd2 	bl	800b0c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	2150      	movs	r1, #80	@ 0x50
 800a926:	4618      	mov	r0, r3
 800a928:	f000 fc2c 	bl	800b184 <TIM_ITRx_SetConfig>
      break;
 800a92c:	e02c      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a93a:	461a      	mov	r2, r3
 800a93c:	f000 fbf1 	bl	800b122 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2160      	movs	r1, #96	@ 0x60
 800a946:	4618      	mov	r0, r3
 800a948:	f000 fc1c 	bl	800b184 <TIM_ITRx_SetConfig>
      break;
 800a94c:	e01c      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a952:	683b      	ldr	r3, [r7, #0]
 800a954:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a956:	683b      	ldr	r3, [r7, #0]
 800a958:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a95a:	461a      	mov	r2, r3
 800a95c:	f000 fbb2 	bl	800b0c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	2140      	movs	r1, #64	@ 0x40
 800a966:	4618      	mov	r0, r3
 800a968:	f000 fc0c 	bl	800b184 <TIM_ITRx_SetConfig>
      break;
 800a96c:	e00c      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4619      	mov	r1, r3
 800a978:	4610      	mov	r0, r2
 800a97a:	f000 fc03 	bl	800b184 <TIM_ITRx_SetConfig>
      break;
 800a97e:	e003      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800a980:	2301      	movs	r3, #1
 800a982:	73fb      	strb	r3, [r7, #15]
      break;
 800a984:	e000      	b.n	800a988 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800a986:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2201      	movs	r2, #1
 800a98c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a998:	7bfb      	ldrb	r3, [r7, #15]
}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3710      	adds	r7, #16
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	ffceff88 	.word	0xffceff88
 800a9a8:	00100040 	.word	0x00100040
 800a9ac:	00100030 	.word	0x00100030
 800a9b0:	00100020 	.word	0x00100020

0800a9b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	b085      	sub	sp, #20
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
 800a9bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	4a4a      	ldr	r2, [pc, #296]	@ (800aaf0 <TIM_Base_SetConfig+0x13c>)
 800a9c8:	4293      	cmp	r3, r2
 800a9ca:	d013      	beq.n	800a9f4 <TIM_Base_SetConfig+0x40>
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9d2:	d00f      	beq.n	800a9f4 <TIM_Base_SetConfig+0x40>
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	4a47      	ldr	r2, [pc, #284]	@ (800aaf4 <TIM_Base_SetConfig+0x140>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d00b      	beq.n	800a9f4 <TIM_Base_SetConfig+0x40>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a46      	ldr	r2, [pc, #280]	@ (800aaf8 <TIM_Base_SetConfig+0x144>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d007      	beq.n	800a9f4 <TIM_Base_SetConfig+0x40>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a45      	ldr	r2, [pc, #276]	@ (800aafc <TIM_Base_SetConfig+0x148>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d003      	beq.n	800a9f4 <TIM_Base_SetConfig+0x40>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	4a44      	ldr	r2, [pc, #272]	@ (800ab00 <TIM_Base_SetConfig+0x14c>)
 800a9f0:	4293      	cmp	r3, r2
 800a9f2:	d108      	bne.n	800aa06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a9fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	685b      	ldr	r3, [r3, #4]
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	4a39      	ldr	r2, [pc, #228]	@ (800aaf0 <TIM_Base_SetConfig+0x13c>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d027      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa14:	d023      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	4a36      	ldr	r2, [pc, #216]	@ (800aaf4 <TIM_Base_SetConfig+0x140>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d01f      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	4a35      	ldr	r2, [pc, #212]	@ (800aaf8 <TIM_Base_SetConfig+0x144>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d01b      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	4a34      	ldr	r2, [pc, #208]	@ (800aafc <TIM_Base_SetConfig+0x148>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d017      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	4a33      	ldr	r2, [pc, #204]	@ (800ab00 <TIM_Base_SetConfig+0x14c>)
 800aa32:	4293      	cmp	r3, r2
 800aa34:	d013      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	4a32      	ldr	r2, [pc, #200]	@ (800ab04 <TIM_Base_SetConfig+0x150>)
 800aa3a:	4293      	cmp	r3, r2
 800aa3c:	d00f      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4a31      	ldr	r2, [pc, #196]	@ (800ab08 <TIM_Base_SetConfig+0x154>)
 800aa42:	4293      	cmp	r3, r2
 800aa44:	d00b      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	4a30      	ldr	r2, [pc, #192]	@ (800ab0c <TIM_Base_SetConfig+0x158>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d007      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	4a2f      	ldr	r2, [pc, #188]	@ (800ab10 <TIM_Base_SetConfig+0x15c>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d003      	beq.n	800aa5e <TIM_Base_SetConfig+0xaa>
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	4a2e      	ldr	r2, [pc, #184]	@ (800ab14 <TIM_Base_SetConfig+0x160>)
 800aa5a:	4293      	cmp	r3, r2
 800aa5c:	d108      	bne.n	800aa70 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	68fa      	ldr	r2, [r7, #12]
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	695b      	ldr	r3, [r3, #20]
 800aa7a:	4313      	orrs	r3, r2
 800aa7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	68fa      	ldr	r2, [r7, #12]
 800aa82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	689a      	ldr	r2, [r3, #8]
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	681a      	ldr	r2, [r3, #0]
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	4a16      	ldr	r2, [pc, #88]	@ (800aaf0 <TIM_Base_SetConfig+0x13c>)
 800aa98:	4293      	cmp	r3, r2
 800aa9a:	d00f      	beq.n	800aabc <TIM_Base_SetConfig+0x108>
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	4a18      	ldr	r2, [pc, #96]	@ (800ab00 <TIM_Base_SetConfig+0x14c>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d00b      	beq.n	800aabc <TIM_Base_SetConfig+0x108>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	4a17      	ldr	r2, [pc, #92]	@ (800ab04 <TIM_Base_SetConfig+0x150>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d007      	beq.n	800aabc <TIM_Base_SetConfig+0x108>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a16      	ldr	r2, [pc, #88]	@ (800ab08 <TIM_Base_SetConfig+0x154>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d003      	beq.n	800aabc <TIM_Base_SetConfig+0x108>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	4a15      	ldr	r2, [pc, #84]	@ (800ab0c <TIM_Base_SetConfig+0x158>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d103      	bne.n	800aac4 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	691a      	ldr	r2, [r3, #16]
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2201      	movs	r2, #1
 800aac8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	f003 0301 	and.w	r3, r3, #1
 800aad2:	2b01      	cmp	r3, #1
 800aad4:	d105      	bne.n	800aae2 <TIM_Base_SetConfig+0x12e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	691b      	ldr	r3, [r3, #16]
 800aada:	f023 0201 	bic.w	r2, r3, #1
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	611a      	str	r2, [r3, #16]
  }
}
 800aae2:	bf00      	nop
 800aae4:	3714      	adds	r7, #20
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr
 800aaee:	bf00      	nop
 800aaf0:	40010000 	.word	0x40010000
 800aaf4:	40000400 	.word	0x40000400
 800aaf8:	40000800 	.word	0x40000800
 800aafc:	40000c00 	.word	0x40000c00
 800ab00:	40010400 	.word	0x40010400
 800ab04:	40014000 	.word	0x40014000
 800ab08:	40014400 	.word	0x40014400
 800ab0c:	40014800 	.word	0x40014800
 800ab10:	4000e000 	.word	0x4000e000
 800ab14:	4000e400 	.word	0x4000e400

0800ab18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b087      	sub	sp, #28
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6a1b      	ldr	r3, [r3, #32]
 800ab26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	6a1b      	ldr	r3, [r3, #32]
 800ab2c:	f023 0201 	bic.w	r2, r3, #1
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	699b      	ldr	r3, [r3, #24]
 800ab3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ab40:	68fa      	ldr	r2, [r7, #12]
 800ab42:	4b37      	ldr	r3, [pc, #220]	@ (800ac20 <TIM_OC1_SetConfig+0x108>)
 800ab44:	4013      	ands	r3, r2
 800ab46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	f023 0303 	bic.w	r3, r3, #3
 800ab4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	4313      	orrs	r3, r2
 800ab58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	f023 0302 	bic.w	r3, r3, #2
 800ab60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	697a      	ldr	r2, [r7, #20]
 800ab68:	4313      	orrs	r3, r2
 800ab6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	4a2d      	ldr	r2, [pc, #180]	@ (800ac24 <TIM_OC1_SetConfig+0x10c>)
 800ab70:	4293      	cmp	r3, r2
 800ab72:	d00f      	beq.n	800ab94 <TIM_OC1_SetConfig+0x7c>
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	4a2c      	ldr	r2, [pc, #176]	@ (800ac28 <TIM_OC1_SetConfig+0x110>)
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d00b      	beq.n	800ab94 <TIM_OC1_SetConfig+0x7c>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a2b      	ldr	r2, [pc, #172]	@ (800ac2c <TIM_OC1_SetConfig+0x114>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d007      	beq.n	800ab94 <TIM_OC1_SetConfig+0x7c>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4a2a      	ldr	r2, [pc, #168]	@ (800ac30 <TIM_OC1_SetConfig+0x118>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d003      	beq.n	800ab94 <TIM_OC1_SetConfig+0x7c>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a29      	ldr	r2, [pc, #164]	@ (800ac34 <TIM_OC1_SetConfig+0x11c>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d10c      	bne.n	800abae <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ab94:	697b      	ldr	r3, [r7, #20]
 800ab96:	f023 0308 	bic.w	r3, r3, #8
 800ab9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	697a      	ldr	r2, [r7, #20]
 800aba2:	4313      	orrs	r3, r2
 800aba4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f023 0304 	bic.w	r3, r3, #4
 800abac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	4a1c      	ldr	r2, [pc, #112]	@ (800ac24 <TIM_OC1_SetConfig+0x10c>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d00f      	beq.n	800abd6 <TIM_OC1_SetConfig+0xbe>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	4a1b      	ldr	r2, [pc, #108]	@ (800ac28 <TIM_OC1_SetConfig+0x110>)
 800abba:	4293      	cmp	r3, r2
 800abbc:	d00b      	beq.n	800abd6 <TIM_OC1_SetConfig+0xbe>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	4a1a      	ldr	r2, [pc, #104]	@ (800ac2c <TIM_OC1_SetConfig+0x114>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d007      	beq.n	800abd6 <TIM_OC1_SetConfig+0xbe>
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	4a19      	ldr	r2, [pc, #100]	@ (800ac30 <TIM_OC1_SetConfig+0x118>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d003      	beq.n	800abd6 <TIM_OC1_SetConfig+0xbe>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	4a18      	ldr	r2, [pc, #96]	@ (800ac34 <TIM_OC1_SetConfig+0x11c>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d111      	bne.n	800abfa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800abd6:	693b      	ldr	r3, [r7, #16]
 800abd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800abe4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800abe6:	683b      	ldr	r3, [r7, #0]
 800abe8:	695b      	ldr	r3, [r3, #20]
 800abea:	693a      	ldr	r2, [r7, #16]
 800abec:	4313      	orrs	r3, r2
 800abee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	699b      	ldr	r3, [r3, #24]
 800abf4:	693a      	ldr	r2, [r7, #16]
 800abf6:	4313      	orrs	r3, r2
 800abf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	693a      	ldr	r2, [r7, #16]
 800abfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	68fa      	ldr	r2, [r7, #12]
 800ac04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	685a      	ldr	r2, [r3, #4]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	697a      	ldr	r2, [r7, #20]
 800ac12:	621a      	str	r2, [r3, #32]
}
 800ac14:	bf00      	nop
 800ac16:	371c      	adds	r7, #28
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	fffeff8f 	.word	0xfffeff8f
 800ac24:	40010000 	.word	0x40010000
 800ac28:	40010400 	.word	0x40010400
 800ac2c:	40014000 	.word	0x40014000
 800ac30:	40014400 	.word	0x40014400
 800ac34:	40014800 	.word	0x40014800

0800ac38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b087      	sub	sp, #28
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
 800ac40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6a1b      	ldr	r3, [r3, #32]
 800ac46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	6a1b      	ldr	r3, [r3, #32]
 800ac4c:	f023 0210 	bic.w	r2, r3, #16
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	685b      	ldr	r3, [r3, #4]
 800ac58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	699b      	ldr	r3, [r3, #24]
 800ac5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ac60:	68fa      	ldr	r2, [r7, #12]
 800ac62:	4b34      	ldr	r3, [pc, #208]	@ (800ad34 <TIM_OC2_SetConfig+0xfc>)
 800ac64:	4013      	ands	r3, r2
 800ac66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac70:	683b      	ldr	r3, [r7, #0]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	021b      	lsls	r3, r3, #8
 800ac76:	68fa      	ldr	r2, [r7, #12]
 800ac78:	4313      	orrs	r3, r2
 800ac7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ac7c:	697b      	ldr	r3, [r7, #20]
 800ac7e:	f023 0320 	bic.w	r3, r3, #32
 800ac82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	011b      	lsls	r3, r3, #4
 800ac8a:	697a      	ldr	r2, [r7, #20]
 800ac8c:	4313      	orrs	r3, r2
 800ac8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	4a29      	ldr	r2, [pc, #164]	@ (800ad38 <TIM_OC2_SetConfig+0x100>)
 800ac94:	4293      	cmp	r3, r2
 800ac96:	d003      	beq.n	800aca0 <TIM_OC2_SetConfig+0x68>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	4a28      	ldr	r2, [pc, #160]	@ (800ad3c <TIM_OC2_SetConfig+0x104>)
 800ac9c:	4293      	cmp	r3, r2
 800ac9e:	d10d      	bne.n	800acbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aca6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aca8:	683b      	ldr	r3, [r7, #0]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	011b      	lsls	r3, r3, #4
 800acae:	697a      	ldr	r2, [r7, #20]
 800acb0:	4313      	orrs	r3, r2
 800acb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800acb4:	697b      	ldr	r3, [r7, #20]
 800acb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800acba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	4a1e      	ldr	r2, [pc, #120]	@ (800ad38 <TIM_OC2_SetConfig+0x100>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d00f      	beq.n	800ace4 <TIM_OC2_SetConfig+0xac>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a1d      	ldr	r2, [pc, #116]	@ (800ad3c <TIM_OC2_SetConfig+0x104>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d00b      	beq.n	800ace4 <TIM_OC2_SetConfig+0xac>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a1c      	ldr	r2, [pc, #112]	@ (800ad40 <TIM_OC2_SetConfig+0x108>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d007      	beq.n	800ace4 <TIM_OC2_SetConfig+0xac>
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	4a1b      	ldr	r2, [pc, #108]	@ (800ad44 <TIM_OC2_SetConfig+0x10c>)
 800acd8:	4293      	cmp	r3, r2
 800acda:	d003      	beq.n	800ace4 <TIM_OC2_SetConfig+0xac>
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	4a1a      	ldr	r2, [pc, #104]	@ (800ad48 <TIM_OC2_SetConfig+0x110>)
 800ace0:	4293      	cmp	r3, r2
 800ace2:	d113      	bne.n	800ad0c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800acea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800acf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800acf4:	683b      	ldr	r3, [r7, #0]
 800acf6:	695b      	ldr	r3, [r3, #20]
 800acf8:	009b      	lsls	r3, r3, #2
 800acfa:	693a      	ldr	r2, [r7, #16]
 800acfc:	4313      	orrs	r3, r2
 800acfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	699b      	ldr	r3, [r3, #24]
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	693a      	ldr	r2, [r7, #16]
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	693a      	ldr	r2, [r7, #16]
 800ad10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	68fa      	ldr	r2, [r7, #12]
 800ad16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	685a      	ldr	r2, [r3, #4]
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	697a      	ldr	r2, [r7, #20]
 800ad24:	621a      	str	r2, [r3, #32]
}
 800ad26:	bf00      	nop
 800ad28:	371c      	adds	r7, #28
 800ad2a:	46bd      	mov	sp, r7
 800ad2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad30:	4770      	bx	lr
 800ad32:	bf00      	nop
 800ad34:	feff8fff 	.word	0xfeff8fff
 800ad38:	40010000 	.word	0x40010000
 800ad3c:	40010400 	.word	0x40010400
 800ad40:	40014000 	.word	0x40014000
 800ad44:	40014400 	.word	0x40014400
 800ad48:	40014800 	.word	0x40014800

0800ad4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b087      	sub	sp, #28
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
 800ad54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	6a1b      	ldr	r3, [r3, #32]
 800ad5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	6a1b      	ldr	r3, [r3, #32]
 800ad60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	69db      	ldr	r3, [r3, #28]
 800ad72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ad74:	68fa      	ldr	r2, [r7, #12]
 800ad76:	4b33      	ldr	r3, [pc, #204]	@ (800ae44 <TIM_OC3_SetConfig+0xf8>)
 800ad78:	4013      	ands	r3, r2
 800ad7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	f023 0303 	bic.w	r3, r3, #3
 800ad82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ad84:	683b      	ldr	r3, [r7, #0]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	68fa      	ldr	r2, [r7, #12]
 800ad8a:	4313      	orrs	r3, r2
 800ad8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ad94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	689b      	ldr	r3, [r3, #8]
 800ad9a:	021b      	lsls	r3, r3, #8
 800ad9c:	697a      	ldr	r2, [r7, #20]
 800ad9e:	4313      	orrs	r3, r2
 800ada0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	4a28      	ldr	r2, [pc, #160]	@ (800ae48 <TIM_OC3_SetConfig+0xfc>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d003      	beq.n	800adb2 <TIM_OC3_SetConfig+0x66>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	4a27      	ldr	r2, [pc, #156]	@ (800ae4c <TIM_OC3_SetConfig+0x100>)
 800adae:	4293      	cmp	r3, r2
 800adb0:	d10d      	bne.n	800adce <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800adb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	68db      	ldr	r3, [r3, #12]
 800adbe:	021b      	lsls	r3, r3, #8
 800adc0:	697a      	ldr	r2, [r7, #20]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800adcc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a1d      	ldr	r2, [pc, #116]	@ (800ae48 <TIM_OC3_SetConfig+0xfc>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d00f      	beq.n	800adf6 <TIM_OC3_SetConfig+0xaa>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	4a1c      	ldr	r2, [pc, #112]	@ (800ae4c <TIM_OC3_SetConfig+0x100>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d00b      	beq.n	800adf6 <TIM_OC3_SetConfig+0xaa>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	4a1b      	ldr	r2, [pc, #108]	@ (800ae50 <TIM_OC3_SetConfig+0x104>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d007      	beq.n	800adf6 <TIM_OC3_SetConfig+0xaa>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	4a1a      	ldr	r2, [pc, #104]	@ (800ae54 <TIM_OC3_SetConfig+0x108>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d003      	beq.n	800adf6 <TIM_OC3_SetConfig+0xaa>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	4a19      	ldr	r2, [pc, #100]	@ (800ae58 <TIM_OC3_SetConfig+0x10c>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d113      	bne.n	800ae1e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800adf6:	693b      	ldr	r3, [r7, #16]
 800adf8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ae04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	695b      	ldr	r3, [r3, #20]
 800ae0a:	011b      	lsls	r3, r3, #4
 800ae0c:	693a      	ldr	r2, [r7, #16]
 800ae0e:	4313      	orrs	r3, r2
 800ae10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	699b      	ldr	r3, [r3, #24]
 800ae16:	011b      	lsls	r3, r3, #4
 800ae18:	693a      	ldr	r2, [r7, #16]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	693a      	ldr	r2, [r7, #16]
 800ae22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	685a      	ldr	r2, [r3, #4]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	697a      	ldr	r2, [r7, #20]
 800ae36:	621a      	str	r2, [r3, #32]
}
 800ae38:	bf00      	nop
 800ae3a:	371c      	adds	r7, #28
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	fffeff8f 	.word	0xfffeff8f
 800ae48:	40010000 	.word	0x40010000
 800ae4c:	40010400 	.word	0x40010400
 800ae50:	40014000 	.word	0x40014000
 800ae54:	40014400 	.word	0x40014400
 800ae58:	40014800 	.word	0x40014800

0800ae5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b087      	sub	sp, #28
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6a1b      	ldr	r3, [r3, #32]
 800ae6a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6a1b      	ldr	r3, [r3, #32]
 800ae70:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	69db      	ldr	r3, [r3, #28]
 800ae82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ae84:	68fa      	ldr	r2, [r7, #12]
 800ae86:	4b24      	ldr	r3, [pc, #144]	@ (800af18 <TIM_OC4_SetConfig+0xbc>)
 800ae88:	4013      	ands	r3, r2
 800ae8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae94:	683b      	ldr	r3, [r7, #0]
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	021b      	lsls	r3, r3, #8
 800ae9a:	68fa      	ldr	r2, [r7, #12]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800aea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	689b      	ldr	r3, [r3, #8]
 800aeac:	031b      	lsls	r3, r3, #12
 800aeae:	693a      	ldr	r2, [r7, #16]
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a19      	ldr	r2, [pc, #100]	@ (800af1c <TIM_OC4_SetConfig+0xc0>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d00f      	beq.n	800aedc <TIM_OC4_SetConfig+0x80>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a18      	ldr	r2, [pc, #96]	@ (800af20 <TIM_OC4_SetConfig+0xc4>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d00b      	beq.n	800aedc <TIM_OC4_SetConfig+0x80>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a17      	ldr	r2, [pc, #92]	@ (800af24 <TIM_OC4_SetConfig+0xc8>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d007      	beq.n	800aedc <TIM_OC4_SetConfig+0x80>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	4a16      	ldr	r2, [pc, #88]	@ (800af28 <TIM_OC4_SetConfig+0xcc>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d003      	beq.n	800aedc <TIM_OC4_SetConfig+0x80>
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	4a15      	ldr	r2, [pc, #84]	@ (800af2c <TIM_OC4_SetConfig+0xd0>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d109      	bne.n	800aef0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800aedc:	697b      	ldr	r3, [r7, #20]
 800aede:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aee2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	695b      	ldr	r3, [r3, #20]
 800aee8:	019b      	lsls	r3, r3, #6
 800aeea:	697a      	ldr	r2, [r7, #20]
 800aeec:	4313      	orrs	r3, r2
 800aeee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	697a      	ldr	r2, [r7, #20]
 800aef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	68fa      	ldr	r2, [r7, #12]
 800aefa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aefc:	683b      	ldr	r3, [r7, #0]
 800aefe:	685a      	ldr	r2, [r3, #4]
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	693a      	ldr	r2, [r7, #16]
 800af08:	621a      	str	r2, [r3, #32]
}
 800af0a:	bf00      	nop
 800af0c:	371c      	adds	r7, #28
 800af0e:	46bd      	mov	sp, r7
 800af10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop
 800af18:	feff8fff 	.word	0xfeff8fff
 800af1c:	40010000 	.word	0x40010000
 800af20:	40010400 	.word	0x40010400
 800af24:	40014000 	.word	0x40014000
 800af28:	40014400 	.word	0x40014400
 800af2c:	40014800 	.word	0x40014800

0800af30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800af30:	b480      	push	{r7}
 800af32:	b087      	sub	sp, #28
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	6a1b      	ldr	r3, [r3, #32]
 800af44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800af56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800af58:	68fa      	ldr	r2, [r7, #12]
 800af5a:	4b21      	ldr	r3, [pc, #132]	@ (800afe0 <TIM_OC5_SetConfig+0xb0>)
 800af5c:	4013      	ands	r3, r2
 800af5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	4313      	orrs	r3, r2
 800af68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800af6a:	693b      	ldr	r3, [r7, #16]
 800af6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800af70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	689b      	ldr	r3, [r3, #8]
 800af76:	041b      	lsls	r3, r3, #16
 800af78:	693a      	ldr	r2, [r7, #16]
 800af7a:	4313      	orrs	r3, r2
 800af7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	4a18      	ldr	r2, [pc, #96]	@ (800afe4 <TIM_OC5_SetConfig+0xb4>)
 800af82:	4293      	cmp	r3, r2
 800af84:	d00f      	beq.n	800afa6 <TIM_OC5_SetConfig+0x76>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	4a17      	ldr	r2, [pc, #92]	@ (800afe8 <TIM_OC5_SetConfig+0xb8>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d00b      	beq.n	800afa6 <TIM_OC5_SetConfig+0x76>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	4a16      	ldr	r2, [pc, #88]	@ (800afec <TIM_OC5_SetConfig+0xbc>)
 800af92:	4293      	cmp	r3, r2
 800af94:	d007      	beq.n	800afa6 <TIM_OC5_SetConfig+0x76>
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	4a15      	ldr	r2, [pc, #84]	@ (800aff0 <TIM_OC5_SetConfig+0xc0>)
 800af9a:	4293      	cmp	r3, r2
 800af9c:	d003      	beq.n	800afa6 <TIM_OC5_SetConfig+0x76>
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	4a14      	ldr	r2, [pc, #80]	@ (800aff4 <TIM_OC5_SetConfig+0xc4>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d109      	bne.n	800afba <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800afac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	021b      	lsls	r3, r3, #8
 800afb4:	697a      	ldr	r2, [r7, #20]
 800afb6:	4313      	orrs	r3, r2
 800afb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	697a      	ldr	r2, [r7, #20]
 800afbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	68fa      	ldr	r2, [r7, #12]
 800afc4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	685a      	ldr	r2, [r3, #4]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	693a      	ldr	r2, [r7, #16]
 800afd2:	621a      	str	r2, [r3, #32]
}
 800afd4:	bf00      	nop
 800afd6:	371c      	adds	r7, #28
 800afd8:	46bd      	mov	sp, r7
 800afda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afde:	4770      	bx	lr
 800afe0:	fffeff8f 	.word	0xfffeff8f
 800afe4:	40010000 	.word	0x40010000
 800afe8:	40010400 	.word	0x40010400
 800afec:	40014000 	.word	0x40014000
 800aff0:	40014400 	.word	0x40014400
 800aff4:	40014800 	.word	0x40014800

0800aff8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800aff8:	b480      	push	{r7}
 800affa:	b087      	sub	sp, #28
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	6a1b      	ldr	r3, [r3, #32]
 800b006:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	6a1b      	ldr	r3, [r3, #32]
 800b00c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b01e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b020:	68fa      	ldr	r2, [r7, #12]
 800b022:	4b22      	ldr	r3, [pc, #136]	@ (800b0ac <TIM_OC6_SetConfig+0xb4>)
 800b024:	4013      	ands	r3, r2
 800b026:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	021b      	lsls	r3, r3, #8
 800b02e:	68fa      	ldr	r2, [r7, #12]
 800b030:	4313      	orrs	r3, r2
 800b032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b034:	693b      	ldr	r3, [r7, #16]
 800b036:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b03a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	051b      	lsls	r3, r3, #20
 800b042:	693a      	ldr	r2, [r7, #16]
 800b044:	4313      	orrs	r3, r2
 800b046:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a19      	ldr	r2, [pc, #100]	@ (800b0b0 <TIM_OC6_SetConfig+0xb8>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d00f      	beq.n	800b070 <TIM_OC6_SetConfig+0x78>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a18      	ldr	r2, [pc, #96]	@ (800b0b4 <TIM_OC6_SetConfig+0xbc>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d00b      	beq.n	800b070 <TIM_OC6_SetConfig+0x78>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a17      	ldr	r2, [pc, #92]	@ (800b0b8 <TIM_OC6_SetConfig+0xc0>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d007      	beq.n	800b070 <TIM_OC6_SetConfig+0x78>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4a16      	ldr	r2, [pc, #88]	@ (800b0bc <TIM_OC6_SetConfig+0xc4>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d003      	beq.n	800b070 <TIM_OC6_SetConfig+0x78>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	4a15      	ldr	r2, [pc, #84]	@ (800b0c0 <TIM_OC6_SetConfig+0xc8>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d109      	bne.n	800b084 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b070:	697b      	ldr	r3, [r7, #20]
 800b072:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b076:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b078:	683b      	ldr	r3, [r7, #0]
 800b07a:	695b      	ldr	r3, [r3, #20]
 800b07c:	029b      	lsls	r3, r3, #10
 800b07e:	697a      	ldr	r2, [r7, #20]
 800b080:	4313      	orrs	r3, r2
 800b082:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	697a      	ldr	r2, [r7, #20]
 800b088:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	68fa      	ldr	r2, [r7, #12]
 800b08e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b090:	683b      	ldr	r3, [r7, #0]
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	621a      	str	r2, [r3, #32]
}
 800b09e:	bf00      	nop
 800b0a0:	371c      	adds	r7, #28
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a8:	4770      	bx	lr
 800b0aa:	bf00      	nop
 800b0ac:	feff8fff 	.word	0xfeff8fff
 800b0b0:	40010000 	.word	0x40010000
 800b0b4:	40010400 	.word	0x40010400
 800b0b8:	40014000 	.word	0x40014000
 800b0bc:	40014400 	.word	0x40014400
 800b0c0:	40014800 	.word	0x40014800

0800b0c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b087      	sub	sp, #28
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	60f8      	str	r0, [r7, #12]
 800b0cc:	60b9      	str	r1, [r7, #8]
 800b0ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6a1b      	ldr	r3, [r3, #32]
 800b0d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	6a1b      	ldr	r3, [r3, #32]
 800b0da:	f023 0201 	bic.w	r2, r3, #1
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	699b      	ldr	r3, [r3, #24]
 800b0e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b0ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	011b      	lsls	r3, r3, #4
 800b0f4:	693a      	ldr	r2, [r7, #16]
 800b0f6:	4313      	orrs	r3, r2
 800b0f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b0fa:	697b      	ldr	r3, [r7, #20]
 800b0fc:	f023 030a 	bic.w	r3, r3, #10
 800b100:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b102:	697a      	ldr	r2, [r7, #20]
 800b104:	68bb      	ldr	r3, [r7, #8]
 800b106:	4313      	orrs	r3, r2
 800b108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	693a      	ldr	r2, [r7, #16]
 800b10e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	697a      	ldr	r2, [r7, #20]
 800b114:	621a      	str	r2, [r3, #32]
}
 800b116:	bf00      	nop
 800b118:	371c      	adds	r7, #28
 800b11a:	46bd      	mov	sp, r7
 800b11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b120:	4770      	bx	lr

0800b122 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b122:	b480      	push	{r7}
 800b124:	b087      	sub	sp, #28
 800b126:	af00      	add	r7, sp, #0
 800b128:	60f8      	str	r0, [r7, #12]
 800b12a:	60b9      	str	r1, [r7, #8]
 800b12c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	6a1b      	ldr	r3, [r3, #32]
 800b132:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	f023 0210 	bic.w	r2, r3, #16
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	699b      	ldr	r3, [r3, #24]
 800b144:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b14c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	031b      	lsls	r3, r3, #12
 800b152:	693a      	ldr	r2, [r7, #16]
 800b154:	4313      	orrs	r3, r2
 800b156:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b15e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	011b      	lsls	r3, r3, #4
 800b164:	697a      	ldr	r2, [r7, #20]
 800b166:	4313      	orrs	r3, r2
 800b168:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	693a      	ldr	r2, [r7, #16]
 800b16e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	697a      	ldr	r2, [r7, #20]
 800b174:	621a      	str	r2, [r3, #32]
}
 800b176:	bf00      	nop
 800b178:	371c      	adds	r7, #28
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
	...

0800b184 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b184:	b480      	push	{r7}
 800b186:	b085      	sub	sp, #20
 800b188:	af00      	add	r7, sp, #0
 800b18a:	6078      	str	r0, [r7, #4]
 800b18c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b194:	68fa      	ldr	r2, [r7, #12]
 800b196:	4b09      	ldr	r3, [pc, #36]	@ (800b1bc <TIM_ITRx_SetConfig+0x38>)
 800b198:	4013      	ands	r3, r2
 800b19a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b19c:	683a      	ldr	r2, [r7, #0]
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	4313      	orrs	r3, r2
 800b1a2:	f043 0307 	orr.w	r3, r3, #7
 800b1a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	68fa      	ldr	r2, [r7, #12]
 800b1ac:	609a      	str	r2, [r3, #8]
}
 800b1ae:	bf00      	nop
 800b1b0:	3714      	adds	r7, #20
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b8:	4770      	bx	lr
 800b1ba:	bf00      	nop
 800b1bc:	ffcfff8f 	.word	0xffcfff8f

0800b1c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b087      	sub	sp, #28
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	60f8      	str	r0, [r7, #12]
 800b1c8:	60b9      	str	r1, [r7, #8]
 800b1ca:	607a      	str	r2, [r7, #4]
 800b1cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	689b      	ldr	r3, [r3, #8]
 800b1d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b1d4:	697b      	ldr	r3, [r7, #20]
 800b1d6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b1da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	021a      	lsls	r2, r3, #8
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	431a      	orrs	r2, r3
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	697a      	ldr	r2, [r7, #20]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	697a      	ldr	r2, [r7, #20]
 800b1f2:	609a      	str	r2, [r3, #8]
}
 800b1f4:	bf00      	nop
 800b1f6:	371c      	adds	r7, #28
 800b1f8:	46bd      	mov	sp, r7
 800b1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1fe:	4770      	bx	lr

0800b200 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b200:	b480      	push	{r7}
 800b202:	b087      	sub	sp, #28
 800b204:	af00      	add	r7, sp, #0
 800b206:	60f8      	str	r0, [r7, #12]
 800b208:	60b9      	str	r1, [r7, #8]
 800b20a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	f003 031f 	and.w	r3, r3, #31
 800b212:	2201      	movs	r2, #1
 800b214:	fa02 f303 	lsl.w	r3, r2, r3
 800b218:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	6a1a      	ldr	r2, [r3, #32]
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	43db      	mvns	r3, r3
 800b222:	401a      	ands	r2, r3
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	6a1a      	ldr	r2, [r3, #32]
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	f003 031f 	and.w	r3, r3, #31
 800b232:	6879      	ldr	r1, [r7, #4]
 800b234:	fa01 f303 	lsl.w	r3, r1, r3
 800b238:	431a      	orrs	r2, r3
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	621a      	str	r2, [r3, #32]
}
 800b23e:	bf00      	nop
 800b240:	371c      	adds	r7, #28
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
	...

0800b24c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b24c:	b480      	push	{r7}
 800b24e:	b085      	sub	sp, #20
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
 800b254:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d101      	bne.n	800b264 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b260:	2302      	movs	r3, #2
 800b262:	e077      	b.n	800b354 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	2201      	movs	r2, #1
 800b268:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2202      	movs	r2, #2
 800b270:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	685b      	ldr	r3, [r3, #4]
 800b27a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	689b      	ldr	r3, [r3, #8]
 800b282:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	4a35      	ldr	r2, [pc, #212]	@ (800b360 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d004      	beq.n	800b298 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	4a34      	ldr	r2, [pc, #208]	@ (800b364 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b294:	4293      	cmp	r3, r2
 800b296:	d108      	bne.n	800b2aa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b29e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b2a0:	683b      	ldr	r3, [r7, #0]
 800b2a2:	685b      	ldr	r3, [r3, #4]
 800b2a4:	68fa      	ldr	r2, [r7, #12]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	68fa      	ldr	r2, [r7, #12]
 800b2b8:	4313      	orrs	r3, r2
 800b2ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	681b      	ldr	r3, [r3, #0]
 800b2c0:	68fa      	ldr	r2, [r7, #12]
 800b2c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	4a25      	ldr	r2, [pc, #148]	@ (800b360 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d02c      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2d6:	d027      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a22      	ldr	r2, [pc, #136]	@ (800b368 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b2de:	4293      	cmp	r3, r2
 800b2e0:	d022      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	4a21      	ldr	r2, [pc, #132]	@ (800b36c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b2e8:	4293      	cmp	r3, r2
 800b2ea:	d01d      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a1f      	ldr	r2, [pc, #124]	@ (800b370 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d018      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	4a1a      	ldr	r2, [pc, #104]	@ (800b364 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d013      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	4a1b      	ldr	r2, [pc, #108]	@ (800b374 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d00e      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	4a1a      	ldr	r2, [pc, #104]	@ (800b378 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b310:	4293      	cmp	r3, r2
 800b312:	d009      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	681b      	ldr	r3, [r3, #0]
 800b318:	4a18      	ldr	r2, [pc, #96]	@ (800b37c <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b31a:	4293      	cmp	r3, r2
 800b31c:	d004      	beq.n	800b328 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	4a17      	ldr	r2, [pc, #92]	@ (800b380 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b324:	4293      	cmp	r3, r2
 800b326:	d10c      	bne.n	800b342 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b328:	68bb      	ldr	r3, [r7, #8]
 800b32a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b32e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	68ba      	ldr	r2, [r7, #8]
 800b336:	4313      	orrs	r3, r2
 800b338:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	68ba      	ldr	r2, [r7, #8]
 800b340:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2201      	movs	r2, #1
 800b346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	2200      	movs	r2, #0
 800b34e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	3714      	adds	r7, #20
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr
 800b360:	40010000 	.word	0x40010000
 800b364:	40010400 	.word	0x40010400
 800b368:	40000400 	.word	0x40000400
 800b36c:	40000800 	.word	0x40000800
 800b370:	40000c00 	.word	0x40000c00
 800b374:	40001800 	.word	0x40001800
 800b378:	40014000 	.word	0x40014000
 800b37c:	4000e000 	.word	0x4000e000
 800b380:	4000e400 	.word	0x4000e400

0800b384 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b384:	b580      	push	{r7, lr}
 800b386:	b082      	sub	sp, #8
 800b388:	af00      	add	r7, sp, #0
 800b38a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d101      	bne.n	800b396 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b392:	2301      	movs	r3, #1
 800b394:	e042      	b.n	800b41c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d106      	bne.n	800b3ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b3a8:	6878      	ldr	r0, [r7, #4]
 800b3aa:	f7f6 fc25 	bl	8001bf8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	2224      	movs	r2, #36	@ 0x24
 800b3b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	f022 0201 	bic.w	r2, r2, #1
 800b3c4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d002      	beq.n	800b3d4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 fe94 	bl	800c0fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b3d4:	6878      	ldr	r0, [r7, #4]
 800b3d6:	f000 f825 	bl	800b424 <UART_SetConfig>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d101      	bne.n	800b3e4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	e01b      	b.n	800b41c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	685a      	ldr	r2, [r3, #4]
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b3f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	689a      	ldr	r2, [r3, #8]
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b402:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	681a      	ldr	r2, [r3, #0]
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f042 0201 	orr.w	r2, r2, #1
 800b412:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b414:	6878      	ldr	r0, [r7, #4]
 800b416:	f000 ff13 	bl	800c240 <UART_CheckIdleState>
 800b41a:	4603      	mov	r3, r0
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3708      	adds	r7, #8
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b424:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b428:	b092      	sub	sp, #72	@ 0x48
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b42e:	2300      	movs	r3, #0
 800b430:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b434:	697b      	ldr	r3, [r7, #20]
 800b436:	689a      	ldr	r2, [r3, #8]
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	691b      	ldr	r3, [r3, #16]
 800b43c:	431a      	orrs	r2, r3
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	695b      	ldr	r3, [r3, #20]
 800b442:	431a      	orrs	r2, r3
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	69db      	ldr	r3, [r3, #28]
 800b448:	4313      	orrs	r3, r2
 800b44a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b44c:	697b      	ldr	r3, [r7, #20]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	681a      	ldr	r2, [r3, #0]
 800b452:	4bbe      	ldr	r3, [pc, #760]	@ (800b74c <UART_SetConfig+0x328>)
 800b454:	4013      	ands	r3, r2
 800b456:	697a      	ldr	r2, [r7, #20]
 800b458:	6812      	ldr	r2, [r2, #0]
 800b45a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b45c:	430b      	orrs	r3, r1
 800b45e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	685b      	ldr	r3, [r3, #4]
 800b466:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	68da      	ldr	r2, [r3, #12]
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	430a      	orrs	r2, r1
 800b474:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	699b      	ldr	r3, [r3, #24]
 800b47a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	4ab3      	ldr	r2, [pc, #716]	@ (800b750 <UART_SetConfig+0x32c>)
 800b482:	4293      	cmp	r3, r2
 800b484:	d004      	beq.n	800b490 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	6a1b      	ldr	r3, [r3, #32]
 800b48a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b48c:	4313      	orrs	r3, r2
 800b48e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b490:	697b      	ldr	r3, [r7, #20]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	689a      	ldr	r2, [r3, #8]
 800b496:	4baf      	ldr	r3, [pc, #700]	@ (800b754 <UART_SetConfig+0x330>)
 800b498:	4013      	ands	r3, r2
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	6812      	ldr	r2, [r2, #0]
 800b49e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b4a0:	430b      	orrs	r3, r1
 800b4a2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b4a4:	697b      	ldr	r3, [r7, #20]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4aa:	f023 010f 	bic.w	r1, r3, #15
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b4b2:	697b      	ldr	r3, [r7, #20]
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	430a      	orrs	r2, r1
 800b4b8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b4ba:	697b      	ldr	r3, [r7, #20]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	4aa6      	ldr	r2, [pc, #664]	@ (800b758 <UART_SetConfig+0x334>)
 800b4c0:	4293      	cmp	r3, r2
 800b4c2:	d177      	bne.n	800b5b4 <UART_SetConfig+0x190>
 800b4c4:	4ba5      	ldr	r3, [pc, #660]	@ (800b75c <UART_SetConfig+0x338>)
 800b4c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4c8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b4cc:	2b28      	cmp	r3, #40	@ 0x28
 800b4ce:	d86d      	bhi.n	800b5ac <UART_SetConfig+0x188>
 800b4d0:	a201      	add	r2, pc, #4	@ (adr r2, 800b4d8 <UART_SetConfig+0xb4>)
 800b4d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4d6:	bf00      	nop
 800b4d8:	0800b57d 	.word	0x0800b57d
 800b4dc:	0800b5ad 	.word	0x0800b5ad
 800b4e0:	0800b5ad 	.word	0x0800b5ad
 800b4e4:	0800b5ad 	.word	0x0800b5ad
 800b4e8:	0800b5ad 	.word	0x0800b5ad
 800b4ec:	0800b5ad 	.word	0x0800b5ad
 800b4f0:	0800b5ad 	.word	0x0800b5ad
 800b4f4:	0800b5ad 	.word	0x0800b5ad
 800b4f8:	0800b585 	.word	0x0800b585
 800b4fc:	0800b5ad 	.word	0x0800b5ad
 800b500:	0800b5ad 	.word	0x0800b5ad
 800b504:	0800b5ad 	.word	0x0800b5ad
 800b508:	0800b5ad 	.word	0x0800b5ad
 800b50c:	0800b5ad 	.word	0x0800b5ad
 800b510:	0800b5ad 	.word	0x0800b5ad
 800b514:	0800b5ad 	.word	0x0800b5ad
 800b518:	0800b58d 	.word	0x0800b58d
 800b51c:	0800b5ad 	.word	0x0800b5ad
 800b520:	0800b5ad 	.word	0x0800b5ad
 800b524:	0800b5ad 	.word	0x0800b5ad
 800b528:	0800b5ad 	.word	0x0800b5ad
 800b52c:	0800b5ad 	.word	0x0800b5ad
 800b530:	0800b5ad 	.word	0x0800b5ad
 800b534:	0800b5ad 	.word	0x0800b5ad
 800b538:	0800b595 	.word	0x0800b595
 800b53c:	0800b5ad 	.word	0x0800b5ad
 800b540:	0800b5ad 	.word	0x0800b5ad
 800b544:	0800b5ad 	.word	0x0800b5ad
 800b548:	0800b5ad 	.word	0x0800b5ad
 800b54c:	0800b5ad 	.word	0x0800b5ad
 800b550:	0800b5ad 	.word	0x0800b5ad
 800b554:	0800b5ad 	.word	0x0800b5ad
 800b558:	0800b59d 	.word	0x0800b59d
 800b55c:	0800b5ad 	.word	0x0800b5ad
 800b560:	0800b5ad 	.word	0x0800b5ad
 800b564:	0800b5ad 	.word	0x0800b5ad
 800b568:	0800b5ad 	.word	0x0800b5ad
 800b56c:	0800b5ad 	.word	0x0800b5ad
 800b570:	0800b5ad 	.word	0x0800b5ad
 800b574:	0800b5ad 	.word	0x0800b5ad
 800b578:	0800b5a5 	.word	0x0800b5a5
 800b57c:	2301      	movs	r3, #1
 800b57e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b582:	e326      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b584:	2304      	movs	r3, #4
 800b586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58a:	e322      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b58c:	2308      	movs	r3, #8
 800b58e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b592:	e31e      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b594:	2310      	movs	r3, #16
 800b596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b59a:	e31a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b59c:	2320      	movs	r3, #32
 800b59e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5a2:	e316      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b5a4:	2340      	movs	r3, #64	@ 0x40
 800b5a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5aa:	e312      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b5ac:	2380      	movs	r3, #128	@ 0x80
 800b5ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5b2:	e30e      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	4a69      	ldr	r2, [pc, #420]	@ (800b760 <UART_SetConfig+0x33c>)
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d130      	bne.n	800b620 <UART_SetConfig+0x1fc>
 800b5be:	4b67      	ldr	r3, [pc, #412]	@ (800b75c <UART_SetConfig+0x338>)
 800b5c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5c2:	f003 0307 	and.w	r3, r3, #7
 800b5c6:	2b05      	cmp	r3, #5
 800b5c8:	d826      	bhi.n	800b618 <UART_SetConfig+0x1f4>
 800b5ca:	a201      	add	r2, pc, #4	@ (adr r2, 800b5d0 <UART_SetConfig+0x1ac>)
 800b5cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5d0:	0800b5e9 	.word	0x0800b5e9
 800b5d4:	0800b5f1 	.word	0x0800b5f1
 800b5d8:	0800b5f9 	.word	0x0800b5f9
 800b5dc:	0800b601 	.word	0x0800b601
 800b5e0:	0800b609 	.word	0x0800b609
 800b5e4:	0800b611 	.word	0x0800b611
 800b5e8:	2300      	movs	r3, #0
 800b5ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ee:	e2f0      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b5f0:	2304      	movs	r3, #4
 800b5f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f6:	e2ec      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b5f8:	2308      	movs	r3, #8
 800b5fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fe:	e2e8      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b600:	2310      	movs	r3, #16
 800b602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b606:	e2e4      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b608:	2320      	movs	r3, #32
 800b60a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b60e:	e2e0      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b610:	2340      	movs	r3, #64	@ 0x40
 800b612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b616:	e2dc      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b618:	2380      	movs	r3, #128	@ 0x80
 800b61a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b61e:	e2d8      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	4a4f      	ldr	r2, [pc, #316]	@ (800b764 <UART_SetConfig+0x340>)
 800b626:	4293      	cmp	r3, r2
 800b628:	d130      	bne.n	800b68c <UART_SetConfig+0x268>
 800b62a:	4b4c      	ldr	r3, [pc, #304]	@ (800b75c <UART_SetConfig+0x338>)
 800b62c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b62e:	f003 0307 	and.w	r3, r3, #7
 800b632:	2b05      	cmp	r3, #5
 800b634:	d826      	bhi.n	800b684 <UART_SetConfig+0x260>
 800b636:	a201      	add	r2, pc, #4	@ (adr r2, 800b63c <UART_SetConfig+0x218>)
 800b638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b63c:	0800b655 	.word	0x0800b655
 800b640:	0800b65d 	.word	0x0800b65d
 800b644:	0800b665 	.word	0x0800b665
 800b648:	0800b66d 	.word	0x0800b66d
 800b64c:	0800b675 	.word	0x0800b675
 800b650:	0800b67d 	.word	0x0800b67d
 800b654:	2300      	movs	r3, #0
 800b656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65a:	e2ba      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b65c:	2304      	movs	r3, #4
 800b65e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b662:	e2b6      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b664:	2308      	movs	r3, #8
 800b666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b66a:	e2b2      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b66c:	2310      	movs	r3, #16
 800b66e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b672:	e2ae      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b674:	2320      	movs	r3, #32
 800b676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b67a:	e2aa      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b67c:	2340      	movs	r3, #64	@ 0x40
 800b67e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b682:	e2a6      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b684:	2380      	movs	r3, #128	@ 0x80
 800b686:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b68a:	e2a2      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b68c:	697b      	ldr	r3, [r7, #20]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	4a35      	ldr	r2, [pc, #212]	@ (800b768 <UART_SetConfig+0x344>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d130      	bne.n	800b6f8 <UART_SetConfig+0x2d4>
 800b696:	4b31      	ldr	r3, [pc, #196]	@ (800b75c <UART_SetConfig+0x338>)
 800b698:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b69a:	f003 0307 	and.w	r3, r3, #7
 800b69e:	2b05      	cmp	r3, #5
 800b6a0:	d826      	bhi.n	800b6f0 <UART_SetConfig+0x2cc>
 800b6a2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6a8 <UART_SetConfig+0x284>)
 800b6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6a8:	0800b6c1 	.word	0x0800b6c1
 800b6ac:	0800b6c9 	.word	0x0800b6c9
 800b6b0:	0800b6d1 	.word	0x0800b6d1
 800b6b4:	0800b6d9 	.word	0x0800b6d9
 800b6b8:	0800b6e1 	.word	0x0800b6e1
 800b6bc:	0800b6e9 	.word	0x0800b6e9
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c6:	e284      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6c8:	2304      	movs	r3, #4
 800b6ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ce:	e280      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6d0:	2308      	movs	r3, #8
 800b6d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d6:	e27c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6d8:	2310      	movs	r3, #16
 800b6da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6de:	e278      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6e0:	2320      	movs	r3, #32
 800b6e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6e6:	e274      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6e8:	2340      	movs	r3, #64	@ 0x40
 800b6ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ee:	e270      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6f0:	2380      	movs	r3, #128	@ 0x80
 800b6f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6f6:	e26c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b6f8:	697b      	ldr	r3, [r7, #20]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a1b      	ldr	r2, [pc, #108]	@ (800b76c <UART_SetConfig+0x348>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d142      	bne.n	800b788 <UART_SetConfig+0x364>
 800b702:	4b16      	ldr	r3, [pc, #88]	@ (800b75c <UART_SetConfig+0x338>)
 800b704:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b706:	f003 0307 	and.w	r3, r3, #7
 800b70a:	2b05      	cmp	r3, #5
 800b70c:	d838      	bhi.n	800b780 <UART_SetConfig+0x35c>
 800b70e:	a201      	add	r2, pc, #4	@ (adr r2, 800b714 <UART_SetConfig+0x2f0>)
 800b710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b714:	0800b72d 	.word	0x0800b72d
 800b718:	0800b735 	.word	0x0800b735
 800b71c:	0800b73d 	.word	0x0800b73d
 800b720:	0800b745 	.word	0x0800b745
 800b724:	0800b771 	.word	0x0800b771
 800b728:	0800b779 	.word	0x0800b779
 800b72c:	2300      	movs	r3, #0
 800b72e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b732:	e24e      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b734:	2304      	movs	r3, #4
 800b736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b73a:	e24a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b73c:	2308      	movs	r3, #8
 800b73e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b742:	e246      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b744:	2310      	movs	r3, #16
 800b746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b74a:	e242      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b74c:	cfff69f3 	.word	0xcfff69f3
 800b750:	58000c00 	.word	0x58000c00
 800b754:	11fff4ff 	.word	0x11fff4ff
 800b758:	40011000 	.word	0x40011000
 800b75c:	58024400 	.word	0x58024400
 800b760:	40004400 	.word	0x40004400
 800b764:	40004800 	.word	0x40004800
 800b768:	40004c00 	.word	0x40004c00
 800b76c:	40005000 	.word	0x40005000
 800b770:	2320      	movs	r3, #32
 800b772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b776:	e22c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b778:	2340      	movs	r3, #64	@ 0x40
 800b77a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b77e:	e228      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b780:	2380      	movs	r3, #128	@ 0x80
 800b782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b786:	e224      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	4ab1      	ldr	r2, [pc, #708]	@ (800ba54 <UART_SetConfig+0x630>)
 800b78e:	4293      	cmp	r3, r2
 800b790:	d176      	bne.n	800b880 <UART_SetConfig+0x45c>
 800b792:	4bb1      	ldr	r3, [pc, #708]	@ (800ba58 <UART_SetConfig+0x634>)
 800b794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b796:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b79a:	2b28      	cmp	r3, #40	@ 0x28
 800b79c:	d86c      	bhi.n	800b878 <UART_SetConfig+0x454>
 800b79e:	a201      	add	r2, pc, #4	@ (adr r2, 800b7a4 <UART_SetConfig+0x380>)
 800b7a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7a4:	0800b849 	.word	0x0800b849
 800b7a8:	0800b879 	.word	0x0800b879
 800b7ac:	0800b879 	.word	0x0800b879
 800b7b0:	0800b879 	.word	0x0800b879
 800b7b4:	0800b879 	.word	0x0800b879
 800b7b8:	0800b879 	.word	0x0800b879
 800b7bc:	0800b879 	.word	0x0800b879
 800b7c0:	0800b879 	.word	0x0800b879
 800b7c4:	0800b851 	.word	0x0800b851
 800b7c8:	0800b879 	.word	0x0800b879
 800b7cc:	0800b879 	.word	0x0800b879
 800b7d0:	0800b879 	.word	0x0800b879
 800b7d4:	0800b879 	.word	0x0800b879
 800b7d8:	0800b879 	.word	0x0800b879
 800b7dc:	0800b879 	.word	0x0800b879
 800b7e0:	0800b879 	.word	0x0800b879
 800b7e4:	0800b859 	.word	0x0800b859
 800b7e8:	0800b879 	.word	0x0800b879
 800b7ec:	0800b879 	.word	0x0800b879
 800b7f0:	0800b879 	.word	0x0800b879
 800b7f4:	0800b879 	.word	0x0800b879
 800b7f8:	0800b879 	.word	0x0800b879
 800b7fc:	0800b879 	.word	0x0800b879
 800b800:	0800b879 	.word	0x0800b879
 800b804:	0800b861 	.word	0x0800b861
 800b808:	0800b879 	.word	0x0800b879
 800b80c:	0800b879 	.word	0x0800b879
 800b810:	0800b879 	.word	0x0800b879
 800b814:	0800b879 	.word	0x0800b879
 800b818:	0800b879 	.word	0x0800b879
 800b81c:	0800b879 	.word	0x0800b879
 800b820:	0800b879 	.word	0x0800b879
 800b824:	0800b869 	.word	0x0800b869
 800b828:	0800b879 	.word	0x0800b879
 800b82c:	0800b879 	.word	0x0800b879
 800b830:	0800b879 	.word	0x0800b879
 800b834:	0800b879 	.word	0x0800b879
 800b838:	0800b879 	.word	0x0800b879
 800b83c:	0800b879 	.word	0x0800b879
 800b840:	0800b879 	.word	0x0800b879
 800b844:	0800b871 	.word	0x0800b871
 800b848:	2301      	movs	r3, #1
 800b84a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84e:	e1c0      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b850:	2304      	movs	r3, #4
 800b852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b856:	e1bc      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b858:	2308      	movs	r3, #8
 800b85a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b85e:	e1b8      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b860:	2310      	movs	r3, #16
 800b862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b866:	e1b4      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b868:	2320      	movs	r3, #32
 800b86a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b86e:	e1b0      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b870:	2340      	movs	r3, #64	@ 0x40
 800b872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b876:	e1ac      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b878:	2380      	movs	r3, #128	@ 0x80
 800b87a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b87e:	e1a8      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b880:	697b      	ldr	r3, [r7, #20]
 800b882:	681b      	ldr	r3, [r3, #0]
 800b884:	4a75      	ldr	r2, [pc, #468]	@ (800ba5c <UART_SetConfig+0x638>)
 800b886:	4293      	cmp	r3, r2
 800b888:	d130      	bne.n	800b8ec <UART_SetConfig+0x4c8>
 800b88a:	4b73      	ldr	r3, [pc, #460]	@ (800ba58 <UART_SetConfig+0x634>)
 800b88c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b88e:	f003 0307 	and.w	r3, r3, #7
 800b892:	2b05      	cmp	r3, #5
 800b894:	d826      	bhi.n	800b8e4 <UART_SetConfig+0x4c0>
 800b896:	a201      	add	r2, pc, #4	@ (adr r2, 800b89c <UART_SetConfig+0x478>)
 800b898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b89c:	0800b8b5 	.word	0x0800b8b5
 800b8a0:	0800b8bd 	.word	0x0800b8bd
 800b8a4:	0800b8c5 	.word	0x0800b8c5
 800b8a8:	0800b8cd 	.word	0x0800b8cd
 800b8ac:	0800b8d5 	.word	0x0800b8d5
 800b8b0:	0800b8dd 	.word	0x0800b8dd
 800b8b4:	2300      	movs	r3, #0
 800b8b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ba:	e18a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8bc:	2304      	movs	r3, #4
 800b8be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c2:	e186      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8c4:	2308      	movs	r3, #8
 800b8c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ca:	e182      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8cc:	2310      	movs	r3, #16
 800b8ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8d2:	e17e      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8d4:	2320      	movs	r3, #32
 800b8d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8da:	e17a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8dc:	2340      	movs	r3, #64	@ 0x40
 800b8de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8e2:	e176      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8e4:	2380      	movs	r3, #128	@ 0x80
 800b8e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ea:	e172      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	4a5b      	ldr	r2, [pc, #364]	@ (800ba60 <UART_SetConfig+0x63c>)
 800b8f2:	4293      	cmp	r3, r2
 800b8f4:	d130      	bne.n	800b958 <UART_SetConfig+0x534>
 800b8f6:	4b58      	ldr	r3, [pc, #352]	@ (800ba58 <UART_SetConfig+0x634>)
 800b8f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8fa:	f003 0307 	and.w	r3, r3, #7
 800b8fe:	2b05      	cmp	r3, #5
 800b900:	d826      	bhi.n	800b950 <UART_SetConfig+0x52c>
 800b902:	a201      	add	r2, pc, #4	@ (adr r2, 800b908 <UART_SetConfig+0x4e4>)
 800b904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b908:	0800b921 	.word	0x0800b921
 800b90c:	0800b929 	.word	0x0800b929
 800b910:	0800b931 	.word	0x0800b931
 800b914:	0800b939 	.word	0x0800b939
 800b918:	0800b941 	.word	0x0800b941
 800b91c:	0800b949 	.word	0x0800b949
 800b920:	2300      	movs	r3, #0
 800b922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b926:	e154      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b928:	2304      	movs	r3, #4
 800b92a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92e:	e150      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b930:	2308      	movs	r3, #8
 800b932:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b936:	e14c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b938:	2310      	movs	r3, #16
 800b93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93e:	e148      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b940:	2320      	movs	r3, #32
 800b942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b946:	e144      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b948:	2340      	movs	r3, #64	@ 0x40
 800b94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94e:	e140      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b950:	2380      	movs	r3, #128	@ 0x80
 800b952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b956:	e13c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	4a41      	ldr	r2, [pc, #260]	@ (800ba64 <UART_SetConfig+0x640>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	f040 8082 	bne.w	800ba68 <UART_SetConfig+0x644>
 800b964:	4b3c      	ldr	r3, [pc, #240]	@ (800ba58 <UART_SetConfig+0x634>)
 800b966:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b968:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b96c:	2b28      	cmp	r3, #40	@ 0x28
 800b96e:	d86d      	bhi.n	800ba4c <UART_SetConfig+0x628>
 800b970:	a201      	add	r2, pc, #4	@ (adr r2, 800b978 <UART_SetConfig+0x554>)
 800b972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b976:	bf00      	nop
 800b978:	0800ba1d 	.word	0x0800ba1d
 800b97c:	0800ba4d 	.word	0x0800ba4d
 800b980:	0800ba4d 	.word	0x0800ba4d
 800b984:	0800ba4d 	.word	0x0800ba4d
 800b988:	0800ba4d 	.word	0x0800ba4d
 800b98c:	0800ba4d 	.word	0x0800ba4d
 800b990:	0800ba4d 	.word	0x0800ba4d
 800b994:	0800ba4d 	.word	0x0800ba4d
 800b998:	0800ba25 	.word	0x0800ba25
 800b99c:	0800ba4d 	.word	0x0800ba4d
 800b9a0:	0800ba4d 	.word	0x0800ba4d
 800b9a4:	0800ba4d 	.word	0x0800ba4d
 800b9a8:	0800ba4d 	.word	0x0800ba4d
 800b9ac:	0800ba4d 	.word	0x0800ba4d
 800b9b0:	0800ba4d 	.word	0x0800ba4d
 800b9b4:	0800ba4d 	.word	0x0800ba4d
 800b9b8:	0800ba2d 	.word	0x0800ba2d
 800b9bc:	0800ba4d 	.word	0x0800ba4d
 800b9c0:	0800ba4d 	.word	0x0800ba4d
 800b9c4:	0800ba4d 	.word	0x0800ba4d
 800b9c8:	0800ba4d 	.word	0x0800ba4d
 800b9cc:	0800ba4d 	.word	0x0800ba4d
 800b9d0:	0800ba4d 	.word	0x0800ba4d
 800b9d4:	0800ba4d 	.word	0x0800ba4d
 800b9d8:	0800ba35 	.word	0x0800ba35
 800b9dc:	0800ba4d 	.word	0x0800ba4d
 800b9e0:	0800ba4d 	.word	0x0800ba4d
 800b9e4:	0800ba4d 	.word	0x0800ba4d
 800b9e8:	0800ba4d 	.word	0x0800ba4d
 800b9ec:	0800ba4d 	.word	0x0800ba4d
 800b9f0:	0800ba4d 	.word	0x0800ba4d
 800b9f4:	0800ba4d 	.word	0x0800ba4d
 800b9f8:	0800ba3d 	.word	0x0800ba3d
 800b9fc:	0800ba4d 	.word	0x0800ba4d
 800ba00:	0800ba4d 	.word	0x0800ba4d
 800ba04:	0800ba4d 	.word	0x0800ba4d
 800ba08:	0800ba4d 	.word	0x0800ba4d
 800ba0c:	0800ba4d 	.word	0x0800ba4d
 800ba10:	0800ba4d 	.word	0x0800ba4d
 800ba14:	0800ba4d 	.word	0x0800ba4d
 800ba18:	0800ba45 	.word	0x0800ba45
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba22:	e0d6      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba24:	2304      	movs	r3, #4
 800ba26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2a:	e0d2      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba2c:	2308      	movs	r3, #8
 800ba2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba32:	e0ce      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba34:	2310      	movs	r3, #16
 800ba36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba3a:	e0ca      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba3c:	2320      	movs	r3, #32
 800ba3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba42:	e0c6      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba44:	2340      	movs	r3, #64	@ 0x40
 800ba46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba4a:	e0c2      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba4c:	2380      	movs	r3, #128	@ 0x80
 800ba4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba52:	e0be      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800ba54:	40011400 	.word	0x40011400
 800ba58:	58024400 	.word	0x58024400
 800ba5c:	40007800 	.word	0x40007800
 800ba60:	40007c00 	.word	0x40007c00
 800ba64:	40011800 	.word	0x40011800
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4aad      	ldr	r2, [pc, #692]	@ (800bd24 <UART_SetConfig+0x900>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d176      	bne.n	800bb60 <UART_SetConfig+0x73c>
 800ba72:	4bad      	ldr	r3, [pc, #692]	@ (800bd28 <UART_SetConfig+0x904>)
 800ba74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba76:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ba7a:	2b28      	cmp	r3, #40	@ 0x28
 800ba7c:	d86c      	bhi.n	800bb58 <UART_SetConfig+0x734>
 800ba7e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba84 <UART_SetConfig+0x660>)
 800ba80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba84:	0800bb29 	.word	0x0800bb29
 800ba88:	0800bb59 	.word	0x0800bb59
 800ba8c:	0800bb59 	.word	0x0800bb59
 800ba90:	0800bb59 	.word	0x0800bb59
 800ba94:	0800bb59 	.word	0x0800bb59
 800ba98:	0800bb59 	.word	0x0800bb59
 800ba9c:	0800bb59 	.word	0x0800bb59
 800baa0:	0800bb59 	.word	0x0800bb59
 800baa4:	0800bb31 	.word	0x0800bb31
 800baa8:	0800bb59 	.word	0x0800bb59
 800baac:	0800bb59 	.word	0x0800bb59
 800bab0:	0800bb59 	.word	0x0800bb59
 800bab4:	0800bb59 	.word	0x0800bb59
 800bab8:	0800bb59 	.word	0x0800bb59
 800babc:	0800bb59 	.word	0x0800bb59
 800bac0:	0800bb59 	.word	0x0800bb59
 800bac4:	0800bb39 	.word	0x0800bb39
 800bac8:	0800bb59 	.word	0x0800bb59
 800bacc:	0800bb59 	.word	0x0800bb59
 800bad0:	0800bb59 	.word	0x0800bb59
 800bad4:	0800bb59 	.word	0x0800bb59
 800bad8:	0800bb59 	.word	0x0800bb59
 800badc:	0800bb59 	.word	0x0800bb59
 800bae0:	0800bb59 	.word	0x0800bb59
 800bae4:	0800bb41 	.word	0x0800bb41
 800bae8:	0800bb59 	.word	0x0800bb59
 800baec:	0800bb59 	.word	0x0800bb59
 800baf0:	0800bb59 	.word	0x0800bb59
 800baf4:	0800bb59 	.word	0x0800bb59
 800baf8:	0800bb59 	.word	0x0800bb59
 800bafc:	0800bb59 	.word	0x0800bb59
 800bb00:	0800bb59 	.word	0x0800bb59
 800bb04:	0800bb49 	.word	0x0800bb49
 800bb08:	0800bb59 	.word	0x0800bb59
 800bb0c:	0800bb59 	.word	0x0800bb59
 800bb10:	0800bb59 	.word	0x0800bb59
 800bb14:	0800bb59 	.word	0x0800bb59
 800bb18:	0800bb59 	.word	0x0800bb59
 800bb1c:	0800bb59 	.word	0x0800bb59
 800bb20:	0800bb59 	.word	0x0800bb59
 800bb24:	0800bb51 	.word	0x0800bb51
 800bb28:	2301      	movs	r3, #1
 800bb2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb2e:	e050      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb30:	2304      	movs	r3, #4
 800bb32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb36:	e04c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb38:	2308      	movs	r3, #8
 800bb3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb3e:	e048      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb40:	2310      	movs	r3, #16
 800bb42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb46:	e044      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb48:	2320      	movs	r3, #32
 800bb4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb4e:	e040      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb50:	2340      	movs	r3, #64	@ 0x40
 800bb52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb56:	e03c      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb58:	2380      	movs	r3, #128	@ 0x80
 800bb5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb5e:	e038      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4a71      	ldr	r2, [pc, #452]	@ (800bd2c <UART_SetConfig+0x908>)
 800bb66:	4293      	cmp	r3, r2
 800bb68:	d130      	bne.n	800bbcc <UART_SetConfig+0x7a8>
 800bb6a:	4b6f      	ldr	r3, [pc, #444]	@ (800bd28 <UART_SetConfig+0x904>)
 800bb6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bb6e:	f003 0307 	and.w	r3, r3, #7
 800bb72:	2b05      	cmp	r3, #5
 800bb74:	d826      	bhi.n	800bbc4 <UART_SetConfig+0x7a0>
 800bb76:	a201      	add	r2, pc, #4	@ (adr r2, 800bb7c <UART_SetConfig+0x758>)
 800bb78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb7c:	0800bb95 	.word	0x0800bb95
 800bb80:	0800bb9d 	.word	0x0800bb9d
 800bb84:	0800bba5 	.word	0x0800bba5
 800bb88:	0800bbad 	.word	0x0800bbad
 800bb8c:	0800bbb5 	.word	0x0800bbb5
 800bb90:	0800bbbd 	.word	0x0800bbbd
 800bb94:	2302      	movs	r3, #2
 800bb96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb9a:	e01a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bb9c:	2304      	movs	r3, #4
 800bb9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bba2:	e016      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bba4:	2308      	movs	r3, #8
 800bba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbaa:	e012      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bbac:	2310      	movs	r3, #16
 800bbae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbb2:	e00e      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bbb4:	2320      	movs	r3, #32
 800bbb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbba:	e00a      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bbbc:	2340      	movs	r3, #64	@ 0x40
 800bbbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbc2:	e006      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bbc4:	2380      	movs	r3, #128	@ 0x80
 800bbc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bbca:	e002      	b.n	800bbd2 <UART_SetConfig+0x7ae>
 800bbcc:	2380      	movs	r3, #128	@ 0x80
 800bbce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	4a55      	ldr	r2, [pc, #340]	@ (800bd2c <UART_SetConfig+0x908>)
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	f040 80f8 	bne.w	800bdce <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bbde:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbe2:	2b20      	cmp	r3, #32
 800bbe4:	dc46      	bgt.n	800bc74 <UART_SetConfig+0x850>
 800bbe6:	2b02      	cmp	r3, #2
 800bbe8:	db75      	blt.n	800bcd6 <UART_SetConfig+0x8b2>
 800bbea:	3b02      	subs	r3, #2
 800bbec:	2b1e      	cmp	r3, #30
 800bbee:	d872      	bhi.n	800bcd6 <UART_SetConfig+0x8b2>
 800bbf0:	a201      	add	r2, pc, #4	@ (adr r2, 800bbf8 <UART_SetConfig+0x7d4>)
 800bbf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf6:	bf00      	nop
 800bbf8:	0800bc7b 	.word	0x0800bc7b
 800bbfc:	0800bcd7 	.word	0x0800bcd7
 800bc00:	0800bc83 	.word	0x0800bc83
 800bc04:	0800bcd7 	.word	0x0800bcd7
 800bc08:	0800bcd7 	.word	0x0800bcd7
 800bc0c:	0800bcd7 	.word	0x0800bcd7
 800bc10:	0800bc93 	.word	0x0800bc93
 800bc14:	0800bcd7 	.word	0x0800bcd7
 800bc18:	0800bcd7 	.word	0x0800bcd7
 800bc1c:	0800bcd7 	.word	0x0800bcd7
 800bc20:	0800bcd7 	.word	0x0800bcd7
 800bc24:	0800bcd7 	.word	0x0800bcd7
 800bc28:	0800bcd7 	.word	0x0800bcd7
 800bc2c:	0800bcd7 	.word	0x0800bcd7
 800bc30:	0800bca3 	.word	0x0800bca3
 800bc34:	0800bcd7 	.word	0x0800bcd7
 800bc38:	0800bcd7 	.word	0x0800bcd7
 800bc3c:	0800bcd7 	.word	0x0800bcd7
 800bc40:	0800bcd7 	.word	0x0800bcd7
 800bc44:	0800bcd7 	.word	0x0800bcd7
 800bc48:	0800bcd7 	.word	0x0800bcd7
 800bc4c:	0800bcd7 	.word	0x0800bcd7
 800bc50:	0800bcd7 	.word	0x0800bcd7
 800bc54:	0800bcd7 	.word	0x0800bcd7
 800bc58:	0800bcd7 	.word	0x0800bcd7
 800bc5c:	0800bcd7 	.word	0x0800bcd7
 800bc60:	0800bcd7 	.word	0x0800bcd7
 800bc64:	0800bcd7 	.word	0x0800bcd7
 800bc68:	0800bcd7 	.word	0x0800bcd7
 800bc6c:	0800bcd7 	.word	0x0800bcd7
 800bc70:	0800bcc9 	.word	0x0800bcc9
 800bc74:	2b40      	cmp	r3, #64	@ 0x40
 800bc76:	d02a      	beq.n	800bcce <UART_SetConfig+0x8aa>
 800bc78:	e02d      	b.n	800bcd6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800bc7a:	f7fd fb89 	bl	8009390 <HAL_RCCEx_GetD3PCLK1Freq>
 800bc7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc80:	e02f      	b.n	800bce2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7fd fb98 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc90:	e027      	b.n	800bce2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc92:	f107 0318 	add.w	r3, r7, #24
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7fd fce4 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc9c:	69fb      	ldr	r3, [r7, #28]
 800bc9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bca0:	e01f      	b.n	800bce2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bca2:	4b21      	ldr	r3, [pc, #132]	@ (800bd28 <UART_SetConfig+0x904>)
 800bca4:	681b      	ldr	r3, [r3, #0]
 800bca6:	f003 0320 	and.w	r3, r3, #32
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d009      	beq.n	800bcc2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bcae:	4b1e      	ldr	r3, [pc, #120]	@ (800bd28 <UART_SetConfig+0x904>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	08db      	lsrs	r3, r3, #3
 800bcb4:	f003 0303 	and.w	r3, r3, #3
 800bcb8:	4a1d      	ldr	r2, [pc, #116]	@ (800bd30 <UART_SetConfig+0x90c>)
 800bcba:	fa22 f303 	lsr.w	r3, r2, r3
 800bcbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bcc0:	e00f      	b.n	800bce2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bcc2:	4b1b      	ldr	r3, [pc, #108]	@ (800bd30 <UART_SetConfig+0x90c>)
 800bcc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcc6:	e00c      	b.n	800bce2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bcc8:	4b1a      	ldr	r3, [pc, #104]	@ (800bd34 <UART_SetConfig+0x910>)
 800bcca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bccc:	e009      	b.n	800bce2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcd4:	e005      	b.n	800bce2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bcd6:	2300      	movs	r3, #0
 800bcd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bcda:	2301      	movs	r3, #1
 800bcdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bce0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bce2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	f000 81ee 	beq.w	800c0c6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcee:	4a12      	ldr	r2, [pc, #72]	@ (800bd38 <UART_SetConfig+0x914>)
 800bcf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcf8:	fbb3 f3f2 	udiv	r3, r3, r2
 800bcfc:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bcfe:	697b      	ldr	r3, [r7, #20]
 800bd00:	685a      	ldr	r2, [r3, #4]
 800bd02:	4613      	mov	r3, r2
 800bd04:	005b      	lsls	r3, r3, #1
 800bd06:	4413      	add	r3, r2
 800bd08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd0a:	429a      	cmp	r2, r3
 800bd0c:	d305      	bcc.n	800bd1a <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd0e:	697b      	ldr	r3, [r7, #20]
 800bd10:	685b      	ldr	r3, [r3, #4]
 800bd12:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d910      	bls.n	800bd3c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800bd1a:	2301      	movs	r3, #1
 800bd1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bd20:	e1d1      	b.n	800c0c6 <UART_SetConfig+0xca2>
 800bd22:	bf00      	nop
 800bd24:	40011c00 	.word	0x40011c00
 800bd28:	58024400 	.word	0x58024400
 800bd2c:	58000c00 	.word	0x58000c00
 800bd30:	03d09000 	.word	0x03d09000
 800bd34:	003d0900 	.word	0x003d0900
 800bd38:	0800d368 	.word	0x0800d368
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd3e:	2200      	movs	r2, #0
 800bd40:	60bb      	str	r3, [r7, #8]
 800bd42:	60fa      	str	r2, [r7, #12]
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd48:	4ac0      	ldr	r2, [pc, #768]	@ (800c04c <UART_SetConfig+0xc28>)
 800bd4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	2200      	movs	r2, #0
 800bd52:	603b      	str	r3, [r7, #0]
 800bd54:	607a      	str	r2, [r7, #4]
 800bd56:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd5a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd5e:	f7f4 fad7 	bl	8000310 <__aeabi_uldivmod>
 800bd62:	4602      	mov	r2, r0
 800bd64:	460b      	mov	r3, r1
 800bd66:	4610      	mov	r0, r2
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f04f 0200 	mov.w	r2, #0
 800bd6e:	f04f 0300 	mov.w	r3, #0
 800bd72:	020b      	lsls	r3, r1, #8
 800bd74:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bd78:	0202      	lsls	r2, r0, #8
 800bd7a:	6979      	ldr	r1, [r7, #20]
 800bd7c:	6849      	ldr	r1, [r1, #4]
 800bd7e:	0849      	lsrs	r1, r1, #1
 800bd80:	2000      	movs	r0, #0
 800bd82:	460c      	mov	r4, r1
 800bd84:	4605      	mov	r5, r0
 800bd86:	eb12 0804 	adds.w	r8, r2, r4
 800bd8a:	eb43 0905 	adc.w	r9, r3, r5
 800bd8e:	697b      	ldr	r3, [r7, #20]
 800bd90:	685b      	ldr	r3, [r3, #4]
 800bd92:	2200      	movs	r2, #0
 800bd94:	469a      	mov	sl, r3
 800bd96:	4693      	mov	fp, r2
 800bd98:	4652      	mov	r2, sl
 800bd9a:	465b      	mov	r3, fp
 800bd9c:	4640      	mov	r0, r8
 800bd9e:	4649      	mov	r1, r9
 800bda0:	f7f4 fab6 	bl	8000310 <__aeabi_uldivmod>
 800bda4:	4602      	mov	r2, r0
 800bda6:	460b      	mov	r3, r1
 800bda8:	4613      	mov	r3, r2
 800bdaa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bdac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bdb2:	d308      	bcc.n	800bdc6 <UART_SetConfig+0x9a2>
 800bdb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bdb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bdba:	d204      	bcs.n	800bdc6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800bdbc:	697b      	ldr	r3, [r7, #20]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bdc2:	60da      	str	r2, [r3, #12]
 800bdc4:	e17f      	b.n	800c0c6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bdcc:	e17b      	b.n	800c0c6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	69db      	ldr	r3, [r3, #28]
 800bdd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdd6:	f040 80bd 	bne.w	800bf54 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800bdda:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bdde:	2b20      	cmp	r3, #32
 800bde0:	dc48      	bgt.n	800be74 <UART_SetConfig+0xa50>
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	db7b      	blt.n	800bede <UART_SetConfig+0xaba>
 800bde6:	2b20      	cmp	r3, #32
 800bde8:	d879      	bhi.n	800bede <UART_SetConfig+0xaba>
 800bdea:	a201      	add	r2, pc, #4	@ (adr r2, 800bdf0 <UART_SetConfig+0x9cc>)
 800bdec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdf0:	0800be7b 	.word	0x0800be7b
 800bdf4:	0800be83 	.word	0x0800be83
 800bdf8:	0800bedf 	.word	0x0800bedf
 800bdfc:	0800bedf 	.word	0x0800bedf
 800be00:	0800be8b 	.word	0x0800be8b
 800be04:	0800bedf 	.word	0x0800bedf
 800be08:	0800bedf 	.word	0x0800bedf
 800be0c:	0800bedf 	.word	0x0800bedf
 800be10:	0800be9b 	.word	0x0800be9b
 800be14:	0800bedf 	.word	0x0800bedf
 800be18:	0800bedf 	.word	0x0800bedf
 800be1c:	0800bedf 	.word	0x0800bedf
 800be20:	0800bedf 	.word	0x0800bedf
 800be24:	0800bedf 	.word	0x0800bedf
 800be28:	0800bedf 	.word	0x0800bedf
 800be2c:	0800bedf 	.word	0x0800bedf
 800be30:	0800beab 	.word	0x0800beab
 800be34:	0800bedf 	.word	0x0800bedf
 800be38:	0800bedf 	.word	0x0800bedf
 800be3c:	0800bedf 	.word	0x0800bedf
 800be40:	0800bedf 	.word	0x0800bedf
 800be44:	0800bedf 	.word	0x0800bedf
 800be48:	0800bedf 	.word	0x0800bedf
 800be4c:	0800bedf 	.word	0x0800bedf
 800be50:	0800bedf 	.word	0x0800bedf
 800be54:	0800bedf 	.word	0x0800bedf
 800be58:	0800bedf 	.word	0x0800bedf
 800be5c:	0800bedf 	.word	0x0800bedf
 800be60:	0800bedf 	.word	0x0800bedf
 800be64:	0800bedf 	.word	0x0800bedf
 800be68:	0800bedf 	.word	0x0800bedf
 800be6c:	0800bedf 	.word	0x0800bedf
 800be70:	0800bed1 	.word	0x0800bed1
 800be74:	2b40      	cmp	r3, #64	@ 0x40
 800be76:	d02e      	beq.n	800bed6 <UART_SetConfig+0xab2>
 800be78:	e031      	b.n	800bede <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be7a:	f7fb fbeb 	bl	8007654 <HAL_RCC_GetPCLK1Freq>
 800be7e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be80:	e033      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be82:	f7fb fbfd 	bl	8007680 <HAL_RCC_GetPCLK2Freq>
 800be86:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800be88:	e02f      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800be8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800be8e:	4618      	mov	r0, r3
 800be90:	f7fd fa94 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800be94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be98:	e027      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be9a:	f107 0318 	add.w	r3, r7, #24
 800be9e:	4618      	mov	r0, r3
 800bea0:	f7fd fbe0 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bea4:	69fb      	ldr	r3, [r7, #28]
 800bea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bea8:	e01f      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800beaa:	4b69      	ldr	r3, [pc, #420]	@ (800c050 <UART_SetConfig+0xc2c>)
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	f003 0320 	and.w	r3, r3, #32
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d009      	beq.n	800beca <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800beb6:	4b66      	ldr	r3, [pc, #408]	@ (800c050 <UART_SetConfig+0xc2c>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	08db      	lsrs	r3, r3, #3
 800bebc:	f003 0303 	and.w	r3, r3, #3
 800bec0:	4a64      	ldr	r2, [pc, #400]	@ (800c054 <UART_SetConfig+0xc30>)
 800bec2:	fa22 f303 	lsr.w	r3, r2, r3
 800bec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bec8:	e00f      	b.n	800beea <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800beca:	4b62      	ldr	r3, [pc, #392]	@ (800c054 <UART_SetConfig+0xc30>)
 800becc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bece:	e00c      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bed0:	4b61      	ldr	r3, [pc, #388]	@ (800c058 <UART_SetConfig+0xc34>)
 800bed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bed4:	e009      	b.n	800beea <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bed6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800beda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bedc:	e005      	b.n	800beea <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800bede:	2300      	movs	r3, #0
 800bee0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bee2:	2301      	movs	r3, #1
 800bee4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bee8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800beea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800beec:	2b00      	cmp	r3, #0
 800beee:	f000 80ea 	beq.w	800c0c6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bef2:	697b      	ldr	r3, [r7, #20]
 800bef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bef6:	4a55      	ldr	r2, [pc, #340]	@ (800c04c <UART_SetConfig+0xc28>)
 800bef8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800befc:	461a      	mov	r2, r3
 800befe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bf00:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf04:	005a      	lsls	r2, r3, #1
 800bf06:	697b      	ldr	r3, [r7, #20]
 800bf08:	685b      	ldr	r3, [r3, #4]
 800bf0a:	085b      	lsrs	r3, r3, #1
 800bf0c:	441a      	add	r2, r3
 800bf0e:	697b      	ldr	r3, [r7, #20]
 800bf10:	685b      	ldr	r3, [r3, #4]
 800bf12:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf16:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf1a:	2b0f      	cmp	r3, #15
 800bf1c:	d916      	bls.n	800bf4c <UART_SetConfig+0xb28>
 800bf1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf24:	d212      	bcs.n	800bf4c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bf26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	f023 030f 	bic.w	r3, r3, #15
 800bf2e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bf30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bf32:	085b      	lsrs	r3, r3, #1
 800bf34:	b29b      	uxth	r3, r3
 800bf36:	f003 0307 	and.w	r3, r3, #7
 800bf3a:	b29a      	uxth	r2, r3
 800bf3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bf3e:	4313      	orrs	r3, r2
 800bf40:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bf42:	697b      	ldr	r3, [r7, #20]
 800bf44:	681b      	ldr	r3, [r3, #0]
 800bf46:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bf48:	60da      	str	r2, [r3, #12]
 800bf4a:	e0bc      	b.n	800c0c6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800bf4c:	2301      	movs	r3, #1
 800bf4e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bf52:	e0b8      	b.n	800c0c6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bf54:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bf58:	2b20      	cmp	r3, #32
 800bf5a:	dc4b      	bgt.n	800bff4 <UART_SetConfig+0xbd0>
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	f2c0 8087 	blt.w	800c070 <UART_SetConfig+0xc4c>
 800bf62:	2b20      	cmp	r3, #32
 800bf64:	f200 8084 	bhi.w	800c070 <UART_SetConfig+0xc4c>
 800bf68:	a201      	add	r2, pc, #4	@ (adr r2, 800bf70 <UART_SetConfig+0xb4c>)
 800bf6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf6e:	bf00      	nop
 800bf70:	0800bffb 	.word	0x0800bffb
 800bf74:	0800c003 	.word	0x0800c003
 800bf78:	0800c071 	.word	0x0800c071
 800bf7c:	0800c071 	.word	0x0800c071
 800bf80:	0800c00b 	.word	0x0800c00b
 800bf84:	0800c071 	.word	0x0800c071
 800bf88:	0800c071 	.word	0x0800c071
 800bf8c:	0800c071 	.word	0x0800c071
 800bf90:	0800c01b 	.word	0x0800c01b
 800bf94:	0800c071 	.word	0x0800c071
 800bf98:	0800c071 	.word	0x0800c071
 800bf9c:	0800c071 	.word	0x0800c071
 800bfa0:	0800c071 	.word	0x0800c071
 800bfa4:	0800c071 	.word	0x0800c071
 800bfa8:	0800c071 	.word	0x0800c071
 800bfac:	0800c071 	.word	0x0800c071
 800bfb0:	0800c02b 	.word	0x0800c02b
 800bfb4:	0800c071 	.word	0x0800c071
 800bfb8:	0800c071 	.word	0x0800c071
 800bfbc:	0800c071 	.word	0x0800c071
 800bfc0:	0800c071 	.word	0x0800c071
 800bfc4:	0800c071 	.word	0x0800c071
 800bfc8:	0800c071 	.word	0x0800c071
 800bfcc:	0800c071 	.word	0x0800c071
 800bfd0:	0800c071 	.word	0x0800c071
 800bfd4:	0800c071 	.word	0x0800c071
 800bfd8:	0800c071 	.word	0x0800c071
 800bfdc:	0800c071 	.word	0x0800c071
 800bfe0:	0800c071 	.word	0x0800c071
 800bfe4:	0800c071 	.word	0x0800c071
 800bfe8:	0800c071 	.word	0x0800c071
 800bfec:	0800c071 	.word	0x0800c071
 800bff0:	0800c063 	.word	0x0800c063
 800bff4:	2b40      	cmp	r3, #64	@ 0x40
 800bff6:	d037      	beq.n	800c068 <UART_SetConfig+0xc44>
 800bff8:	e03a      	b.n	800c070 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bffa:	f7fb fb2b 	bl	8007654 <HAL_RCC_GetPCLK1Freq>
 800bffe:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c000:	e03c      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c002:	f7fb fb3d 	bl	8007680 <HAL_RCC_GetPCLK2Freq>
 800c006:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c008:	e038      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c00a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c00e:	4618      	mov	r0, r3
 800c010:	f7fd f9d4 	bl	80093bc <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c018:	e030      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c01a:	f107 0318 	add.w	r3, r7, #24
 800c01e:	4618      	mov	r0, r3
 800c020:	f7fd fb20 	bl	8009664 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c024:	69fb      	ldr	r3, [r7, #28]
 800c026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c028:	e028      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c02a:	4b09      	ldr	r3, [pc, #36]	@ (800c050 <UART_SetConfig+0xc2c>)
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f003 0320 	and.w	r3, r3, #32
 800c032:	2b00      	cmp	r3, #0
 800c034:	d012      	beq.n	800c05c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c036:	4b06      	ldr	r3, [pc, #24]	@ (800c050 <UART_SetConfig+0xc2c>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	08db      	lsrs	r3, r3, #3
 800c03c:	f003 0303 	and.w	r3, r3, #3
 800c040:	4a04      	ldr	r2, [pc, #16]	@ (800c054 <UART_SetConfig+0xc30>)
 800c042:	fa22 f303 	lsr.w	r3, r2, r3
 800c046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c048:	e018      	b.n	800c07c <UART_SetConfig+0xc58>
 800c04a:	bf00      	nop
 800c04c:	0800d368 	.word	0x0800d368
 800c050:	58024400 	.word	0x58024400
 800c054:	03d09000 	.word	0x03d09000
 800c058:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800c05c:	4b24      	ldr	r3, [pc, #144]	@ (800c0f0 <UART_SetConfig+0xccc>)
 800c05e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c060:	e00c      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c062:	4b24      	ldr	r3, [pc, #144]	@ (800c0f4 <UART_SetConfig+0xcd0>)
 800c064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c066:	e009      	b.n	800c07c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c068:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c06c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c06e:	e005      	b.n	800c07c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800c070:	2300      	movs	r3, #0
 800c072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c074:	2301      	movs	r3, #1
 800c076:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c07a:	bf00      	nop
    }

    if (pclk != 0U)
 800c07c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d021      	beq.n	800c0c6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c082:	697b      	ldr	r3, [r7, #20]
 800c084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c086:	4a1c      	ldr	r2, [pc, #112]	@ (800c0f8 <UART_SetConfig+0xcd4>)
 800c088:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c08c:	461a      	mov	r2, r3
 800c08e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c090:	fbb3 f2f2 	udiv	r2, r3, r2
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	685b      	ldr	r3, [r3, #4]
 800c098:	085b      	lsrs	r3, r3, #1
 800c09a:	441a      	add	r2, r3
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	685b      	ldr	r3, [r3, #4]
 800c0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c0a4:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c0a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0a8:	2b0f      	cmp	r3, #15
 800c0aa:	d909      	bls.n	800c0c0 <UART_SetConfig+0xc9c>
 800c0ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c0b2:	d205      	bcs.n	800c0c0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c0b6:	b29a      	uxth	r2, r3
 800c0b8:	697b      	ldr	r3, [r7, #20]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	60da      	str	r2, [r3, #12]
 800c0be:	e002      	b.n	800c0c6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c0c6:	697b      	ldr	r3, [r7, #20]
 800c0c8:	2201      	movs	r2, #1
 800c0ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c0d6:	697b      	ldr	r3, [r7, #20]
 800c0d8:	2200      	movs	r2, #0
 800c0da:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c0dc:	697b      	ldr	r3, [r7, #20]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c0e2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3748      	adds	r7, #72	@ 0x48
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c0f0:	03d09000 	.word	0x03d09000
 800c0f4:	003d0900 	.word	0x003d0900
 800c0f8:	0800d368 	.word	0x0800d368

0800c0fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c0fc:	b480      	push	{r7}
 800c0fe:	b083      	sub	sp, #12
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c108:	f003 0308 	and.w	r3, r3, #8
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d00a      	beq.n	800c126 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	685b      	ldr	r3, [r3, #4]
 800c116:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	430a      	orrs	r2, r1
 800c124:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c12a:	f003 0301 	and.w	r3, r3, #1
 800c12e:	2b00      	cmp	r3, #0
 800c130:	d00a      	beq.n	800c148 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	685b      	ldr	r3, [r3, #4]
 800c138:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	430a      	orrs	r2, r1
 800c146:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c14c:	f003 0302 	and.w	r3, r3, #2
 800c150:	2b00      	cmp	r3, #0
 800c152:	d00a      	beq.n	800c16a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	685b      	ldr	r3, [r3, #4]
 800c15a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	430a      	orrs	r2, r1
 800c168:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c16e:	f003 0304 	and.w	r3, r3, #4
 800c172:	2b00      	cmp	r3, #0
 800c174:	d00a      	beq.n	800c18c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	685b      	ldr	r3, [r3, #4]
 800c17c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	430a      	orrs	r2, r1
 800c18a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c190:	f003 0310 	and.w	r3, r3, #16
 800c194:	2b00      	cmp	r3, #0
 800c196:	d00a      	beq.n	800c1ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	689b      	ldr	r3, [r3, #8]
 800c19e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	430a      	orrs	r2, r1
 800c1ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1b2:	f003 0320 	and.w	r3, r3, #32
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d00a      	beq.n	800c1d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	681b      	ldr	r3, [r3, #0]
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	430a      	orrs	r2, r1
 800c1ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d01a      	beq.n	800c212 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	430a      	orrs	r2, r1
 800c1f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1fa:	d10a      	bne.n	800c212 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	685b      	ldr	r3, [r3, #4]
 800c202:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	430a      	orrs	r2, r1
 800c210:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c216:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d00a      	beq.n	800c234 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	685b      	ldr	r3, [r3, #4]
 800c224:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	681b      	ldr	r3, [r3, #0]
 800c230:	430a      	orrs	r2, r1
 800c232:	605a      	str	r2, [r3, #4]
  }
}
 800c234:	bf00      	nop
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr

0800c240 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	b098      	sub	sp, #96	@ 0x60
 800c244:	af02      	add	r7, sp, #8
 800c246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2200      	movs	r2, #0
 800c24c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c250:	f7f5 feee 	bl	8002030 <HAL_GetTick>
 800c254:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f003 0308 	and.w	r3, r3, #8
 800c260:	2b08      	cmp	r3, #8
 800c262:	d12f      	bne.n	800c2c4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c264:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c268:	9300      	str	r3, [sp, #0]
 800c26a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c26c:	2200      	movs	r2, #0
 800c26e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c272:	6878      	ldr	r0, [r7, #4]
 800c274:	f000 f88e 	bl	800c394 <UART_WaitOnFlagUntilTimeout>
 800c278:	4603      	mov	r3, r0
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d022      	beq.n	800c2c4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c286:	e853 3f00 	ldrex	r3, [r3]
 800c28a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c28c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c28e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c292:	653b      	str	r3, [r7, #80]	@ 0x50
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	461a      	mov	r2, r3
 800c29a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c29c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c29e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c2a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c2a4:	e841 2300 	strex	r3, r2, [r1]
 800c2a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c2aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d1e6      	bne.n	800c27e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	2220      	movs	r2, #32
 800c2b4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c2c0:	2303      	movs	r3, #3
 800c2c2:	e063      	b.n	800c38c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	f003 0304 	and.w	r3, r3, #4
 800c2ce:	2b04      	cmp	r3, #4
 800c2d0:	d149      	bne.n	800c366 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c2d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f000 f857 	bl	800c394 <UART_WaitOnFlagUntilTimeout>
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d03c      	beq.n	800c366 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2f4:	e853 3f00 	ldrex	r3, [r3]
 800c2f8:	623b      	str	r3, [r7, #32]
   return(result);
 800c2fa:	6a3b      	ldr	r3, [r7, #32]
 800c2fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c300:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	461a      	mov	r2, r3
 800c308:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c30a:	633b      	str	r3, [r7, #48]	@ 0x30
 800c30c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c30e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c310:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c312:	e841 2300 	strex	r3, r2, [r1]
 800c316:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d1e6      	bne.n	800c2ec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	3308      	adds	r3, #8
 800c324:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c326:	693b      	ldr	r3, [r7, #16]
 800c328:	e853 3f00 	ldrex	r3, [r3]
 800c32c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	f023 0301 	bic.w	r3, r3, #1
 800c334:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c336:	687b      	ldr	r3, [r7, #4]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	3308      	adds	r3, #8
 800c33c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c33e:	61fa      	str	r2, [r7, #28]
 800c340:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c342:	69b9      	ldr	r1, [r7, #24]
 800c344:	69fa      	ldr	r2, [r7, #28]
 800c346:	e841 2300 	strex	r3, r2, [r1]
 800c34a:	617b      	str	r3, [r7, #20]
   return(result);
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d1e5      	bne.n	800c31e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	2220      	movs	r2, #32
 800c356:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2200      	movs	r2, #0
 800c35e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c362:	2303      	movs	r3, #3
 800c364:	e012      	b.n	800c38c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	2220      	movs	r2, #32
 800c36a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	2220      	movs	r2, #32
 800c372:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2200      	movs	r2, #0
 800c37a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2200      	movs	r2, #0
 800c380:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2200      	movs	r2, #0
 800c386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c38a:	2300      	movs	r3, #0
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	3758      	adds	r7, #88	@ 0x58
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}

0800c394 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	60f8      	str	r0, [r7, #12]
 800c39c:	60b9      	str	r1, [r7, #8]
 800c39e:	603b      	str	r3, [r7, #0]
 800c3a0:	4613      	mov	r3, r2
 800c3a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c3a4:	e04f      	b.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c3a6:	69bb      	ldr	r3, [r7, #24]
 800c3a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3ac:	d04b      	beq.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c3ae:	f7f5 fe3f 	bl	8002030 <HAL_GetTick>
 800c3b2:	4602      	mov	r2, r0
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	1ad3      	subs	r3, r2, r3
 800c3b8:	69ba      	ldr	r2, [r7, #24]
 800c3ba:	429a      	cmp	r2, r3
 800c3bc:	d302      	bcc.n	800c3c4 <UART_WaitOnFlagUntilTimeout+0x30>
 800c3be:	69bb      	ldr	r3, [r7, #24]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d101      	bne.n	800c3c8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c3c4:	2303      	movs	r3, #3
 800c3c6:	e04e      	b.n	800c466 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f003 0304 	and.w	r3, r3, #4
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d037      	beq.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	2b80      	cmp	r3, #128	@ 0x80
 800c3da:	d034      	beq.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	2b40      	cmp	r3, #64	@ 0x40
 800c3e0:	d031      	beq.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	69db      	ldr	r3, [r3, #28]
 800c3e8:	f003 0308 	and.w	r3, r3, #8
 800c3ec:	2b08      	cmp	r3, #8
 800c3ee:	d110      	bne.n	800c412 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	2208      	movs	r2, #8
 800c3f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c3f8:	68f8      	ldr	r0, [r7, #12]
 800c3fa:	f000 f839 	bl	800c470 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	2208      	movs	r2, #8
 800c402:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	2200      	movs	r2, #0
 800c40a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c40e:	2301      	movs	r3, #1
 800c410:	e029      	b.n	800c466 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c412:	68fb      	ldr	r3, [r7, #12]
 800c414:	681b      	ldr	r3, [r3, #0]
 800c416:	69db      	ldr	r3, [r3, #28]
 800c418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c41c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c420:	d111      	bne.n	800c446 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c42a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c42c:	68f8      	ldr	r0, [r7, #12]
 800c42e:	f000 f81f 	bl	800c470 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	2220      	movs	r2, #32
 800c436:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	2200      	movs	r2, #0
 800c43e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c442:	2303      	movs	r3, #3
 800c444:	e00f      	b.n	800c466 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	69da      	ldr	r2, [r3, #28]
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	4013      	ands	r3, r2
 800c450:	68ba      	ldr	r2, [r7, #8]
 800c452:	429a      	cmp	r2, r3
 800c454:	bf0c      	ite	eq
 800c456:	2301      	moveq	r3, #1
 800c458:	2300      	movne	r3, #0
 800c45a:	b2db      	uxtb	r3, r3
 800c45c:	461a      	mov	r2, r3
 800c45e:	79fb      	ldrb	r3, [r7, #7]
 800c460:	429a      	cmp	r2, r3
 800c462:	d0a0      	beq.n	800c3a6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c464:	2300      	movs	r3, #0
}
 800c466:	4618      	mov	r0, r3
 800c468:	3710      	adds	r7, #16
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
	...

0800c470 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c470:	b480      	push	{r7}
 800c472:	b095      	sub	sp, #84	@ 0x54
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c478:	687b      	ldr	r3, [r7, #4]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c47e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c480:	e853 3f00 	ldrex	r3, [r3]
 800c484:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c486:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c488:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c48c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	681b      	ldr	r3, [r3, #0]
 800c492:	461a      	mov	r2, r3
 800c494:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c496:	643b      	str	r3, [r7, #64]	@ 0x40
 800c498:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c49a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c49c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c49e:	e841 2300 	strex	r3, r2, [r1]
 800c4a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c4a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d1e6      	bne.n	800c478 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	3308      	adds	r3, #8
 800c4b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b2:	6a3b      	ldr	r3, [r7, #32]
 800c4b4:	e853 3f00 	ldrex	r3, [r3]
 800c4b8:	61fb      	str	r3, [r7, #28]
   return(result);
 800c4ba:	69fa      	ldr	r2, [r7, #28]
 800c4bc:	4b1e      	ldr	r3, [pc, #120]	@ (800c538 <UART_EndRxTransfer+0xc8>)
 800c4be:	4013      	ands	r3, r2
 800c4c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	3308      	adds	r3, #8
 800c4c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c4ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c4cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c4d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c4d2:	e841 2300 	strex	r3, r2, [r1]
 800c4d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d1e5      	bne.n	800c4aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c4e2:	2b01      	cmp	r3, #1
 800c4e4:	d118      	bne.n	800c518 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	e853 3f00 	ldrex	r3, [r3]
 800c4f2:	60bb      	str	r3, [r7, #8]
   return(result);
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	f023 0310 	bic.w	r3, r3, #16
 800c4fa:	647b      	str	r3, [r7, #68]	@ 0x44
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	461a      	mov	r2, r3
 800c502:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c504:	61bb      	str	r3, [r7, #24]
 800c506:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c508:	6979      	ldr	r1, [r7, #20]
 800c50a:	69ba      	ldr	r2, [r7, #24]
 800c50c:	e841 2300 	strex	r3, r2, [r1]
 800c510:	613b      	str	r3, [r7, #16]
   return(result);
 800c512:	693b      	ldr	r3, [r7, #16]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d1e6      	bne.n	800c4e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2220      	movs	r2, #32
 800c51c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	2200      	movs	r2, #0
 800c524:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2200      	movs	r2, #0
 800c52a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c52c:	bf00      	nop
 800c52e:	3754      	adds	r7, #84	@ 0x54
 800c530:	46bd      	mov	sp, r7
 800c532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c536:	4770      	bx	lr
 800c538:	effffffe 	.word	0xeffffffe

0800c53c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c53c:	b480      	push	{r7}
 800c53e:	b085      	sub	sp, #20
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c54a:	2b01      	cmp	r3, #1
 800c54c:	d101      	bne.n	800c552 <HAL_UARTEx_DisableFifoMode+0x16>
 800c54e:	2302      	movs	r3, #2
 800c550:	e027      	b.n	800c5a2 <HAL_UARTEx_DisableFifoMode+0x66>
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2201      	movs	r2, #1
 800c556:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2224      	movs	r2, #36	@ 0x24
 800c55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	681a      	ldr	r2, [r3, #0]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	f022 0201 	bic.w	r2, r2, #1
 800c578:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c580:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2200      	movs	r2, #0
 800c586:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	68fa      	ldr	r2, [r7, #12]
 800c58e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	2220      	movs	r2, #32
 800c594:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2200      	movs	r2, #0
 800c59c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c5a0:	2300      	movs	r3, #0
}
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	3714      	adds	r7, #20
 800c5a6:	46bd      	mov	sp, r7
 800c5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5ac:	4770      	bx	lr

0800c5ae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c5ae:	b580      	push	{r7, lr}
 800c5b0:	b084      	sub	sp, #16
 800c5b2:	af00      	add	r7, sp, #0
 800c5b4:	6078      	str	r0, [r7, #4]
 800c5b6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d101      	bne.n	800c5c6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c5c2:	2302      	movs	r3, #2
 800c5c4:	e02d      	b.n	800c622 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	2201      	movs	r2, #1
 800c5ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	2224      	movs	r2, #36	@ 0x24
 800c5d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	681b      	ldr	r3, [r3, #0]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	681a      	ldr	r2, [r3, #0]
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	f022 0201 	bic.w	r2, r2, #1
 800c5ec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	689b      	ldr	r3, [r3, #8]
 800c5f4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	683a      	ldr	r2, [r7, #0]
 800c5fe:	430a      	orrs	r2, r1
 800c600:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f000 f850 	bl	800c6a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	68fa      	ldr	r2, [r7, #12]
 800c60e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2220      	movs	r2, #32
 800c614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c620:	2300      	movs	r3, #0
}
 800c622:	4618      	mov	r0, r3
 800c624:	3710      	adds	r7, #16
 800c626:	46bd      	mov	sp, r7
 800c628:	bd80      	pop	{r7, pc}

0800c62a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c62a:	b580      	push	{r7, lr}
 800c62c:	b084      	sub	sp, #16
 800c62e:	af00      	add	r7, sp, #0
 800c630:	6078      	str	r0, [r7, #4]
 800c632:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c63a:	2b01      	cmp	r3, #1
 800c63c:	d101      	bne.n	800c642 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c63e:	2302      	movs	r3, #2
 800c640:	e02d      	b.n	800c69e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	2201      	movs	r2, #1
 800c646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	2224      	movs	r2, #36	@ 0x24
 800c64e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	681a      	ldr	r2, [r3, #0]
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	f022 0201 	bic.w	r2, r2, #1
 800c668:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	689b      	ldr	r3, [r3, #8]
 800c670:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	683a      	ldr	r2, [r7, #0]
 800c67a:	430a      	orrs	r2, r1
 800c67c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 f812 	bl	800c6a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	68fa      	ldr	r2, [r7, #12]
 800c68a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2220      	movs	r2, #32
 800c690:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c69c:	2300      	movs	r3, #0
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3710      	adds	r7, #16
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
	...

0800c6a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c6a8:	b480      	push	{r7}
 800c6aa:	b085      	sub	sp, #20
 800c6ac:	af00      	add	r7, sp, #0
 800c6ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d108      	bne.n	800c6ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	2201      	movs	r2, #1
 800c6c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c6c8:	e031      	b.n	800c72e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c6ca:	2310      	movs	r3, #16
 800c6cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c6ce:	2310      	movs	r3, #16
 800c6d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	681b      	ldr	r3, [r3, #0]
 800c6d6:	689b      	ldr	r3, [r3, #8]
 800c6d8:	0e5b      	lsrs	r3, r3, #25
 800c6da:	b2db      	uxtb	r3, r3
 800c6dc:	f003 0307 	and.w	r3, r3, #7
 800c6e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	689b      	ldr	r3, [r3, #8]
 800c6e8:	0f5b      	lsrs	r3, r3, #29
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	f003 0307 	and.w	r3, r3, #7
 800c6f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c6f2:	7bbb      	ldrb	r3, [r7, #14]
 800c6f4:	7b3a      	ldrb	r2, [r7, #12]
 800c6f6:	4911      	ldr	r1, [pc, #68]	@ (800c73c <UARTEx_SetNbDataToProcess+0x94>)
 800c6f8:	5c8a      	ldrb	r2, [r1, r2]
 800c6fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c6fe:	7b3a      	ldrb	r2, [r7, #12]
 800c700:	490f      	ldr	r1, [pc, #60]	@ (800c740 <UARTEx_SetNbDataToProcess+0x98>)
 800c702:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c704:	fb93 f3f2 	sdiv	r3, r3, r2
 800c708:	b29a      	uxth	r2, r3
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c710:	7bfb      	ldrb	r3, [r7, #15]
 800c712:	7b7a      	ldrb	r2, [r7, #13]
 800c714:	4909      	ldr	r1, [pc, #36]	@ (800c73c <UARTEx_SetNbDataToProcess+0x94>)
 800c716:	5c8a      	ldrb	r2, [r1, r2]
 800c718:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c71c:	7b7a      	ldrb	r2, [r7, #13]
 800c71e:	4908      	ldr	r1, [pc, #32]	@ (800c740 <UARTEx_SetNbDataToProcess+0x98>)
 800c720:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c722:	fb93 f3f2 	sdiv	r3, r3, r2
 800c726:	b29a      	uxth	r2, r3
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c72e:	bf00      	nop
 800c730:	3714      	adds	r7, #20
 800c732:	46bd      	mov	sp, r7
 800c734:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c738:	4770      	bx	lr
 800c73a:	bf00      	nop
 800c73c:	0800d380 	.word	0x0800d380
 800c740:	0800d388 	.word	0x0800d388

0800c744 <memset>:
 800c744:	4402      	add	r2, r0
 800c746:	4603      	mov	r3, r0
 800c748:	4293      	cmp	r3, r2
 800c74a:	d100      	bne.n	800c74e <memset+0xa>
 800c74c:	4770      	bx	lr
 800c74e:	f803 1b01 	strb.w	r1, [r3], #1
 800c752:	e7f9      	b.n	800c748 <memset+0x4>

0800c754 <__libc_init_array>:
 800c754:	b570      	push	{r4, r5, r6, lr}
 800c756:	4d0d      	ldr	r5, [pc, #52]	@ (800c78c <__libc_init_array+0x38>)
 800c758:	4c0d      	ldr	r4, [pc, #52]	@ (800c790 <__libc_init_array+0x3c>)
 800c75a:	1b64      	subs	r4, r4, r5
 800c75c:	10a4      	asrs	r4, r4, #2
 800c75e:	2600      	movs	r6, #0
 800c760:	42a6      	cmp	r6, r4
 800c762:	d109      	bne.n	800c778 <__libc_init_array+0x24>
 800c764:	4d0b      	ldr	r5, [pc, #44]	@ (800c794 <__libc_init_array+0x40>)
 800c766:	4c0c      	ldr	r4, [pc, #48]	@ (800c798 <__libc_init_array+0x44>)
 800c768:	f000 fde6 	bl	800d338 <_init>
 800c76c:	1b64      	subs	r4, r4, r5
 800c76e:	10a4      	asrs	r4, r4, #2
 800c770:	2600      	movs	r6, #0
 800c772:	42a6      	cmp	r6, r4
 800c774:	d105      	bne.n	800c782 <__libc_init_array+0x2e>
 800c776:	bd70      	pop	{r4, r5, r6, pc}
 800c778:	f855 3b04 	ldr.w	r3, [r5], #4
 800c77c:	4798      	blx	r3
 800c77e:	3601      	adds	r6, #1
 800c780:	e7ee      	b.n	800c760 <__libc_init_array+0xc>
 800c782:	f855 3b04 	ldr.w	r3, [r5], #4
 800c786:	4798      	blx	r3
 800c788:	3601      	adds	r6, #1
 800c78a:	e7f2      	b.n	800c772 <__libc_init_array+0x1e>
 800c78c:	0800d570 	.word	0x0800d570
 800c790:	0800d570 	.word	0x0800d570
 800c794:	0800d570 	.word	0x0800d570
 800c798:	0800d574 	.word	0x0800d574
 800c79c:	00000000 	.word	0x00000000

0800c7a0 <sin>:
 800c7a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7a2:	eeb0 7b40 	vmov.f64	d7, d0
 800c7a6:	ee17 3a90 	vmov	r3, s15
 800c7aa:	4a21      	ldr	r2, [pc, #132]	@ (800c830 <sin+0x90>)
 800c7ac:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d807      	bhi.n	800c7c4 <sin+0x24>
 800c7b4:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 800c828 <sin+0x88>
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	b005      	add	sp, #20
 800c7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800c7c0:	f000 b8a2 	b.w	800c908 <__kernel_sin>
 800c7c4:	4a1b      	ldr	r2, [pc, #108]	@ (800c834 <sin+0x94>)
 800c7c6:	4293      	cmp	r3, r2
 800c7c8:	d904      	bls.n	800c7d4 <sin+0x34>
 800c7ca:	ee30 0b40 	vsub.f64	d0, d0, d0
 800c7ce:	b005      	add	sp, #20
 800c7d0:	f85d fb04 	ldr.w	pc, [sp], #4
 800c7d4:	4668      	mov	r0, sp
 800c7d6:	f000 f8ef 	bl	800c9b8 <__ieee754_rem_pio2>
 800c7da:	f000 0003 	and.w	r0, r0, #3
 800c7de:	2801      	cmp	r0, #1
 800c7e0:	d00a      	beq.n	800c7f8 <sin+0x58>
 800c7e2:	2802      	cmp	r0, #2
 800c7e4:	d00f      	beq.n	800c806 <sin+0x66>
 800c7e6:	b9c0      	cbnz	r0, 800c81a <sin+0x7a>
 800c7e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c7ec:	ed9d 0b00 	vldr	d0, [sp]
 800c7f0:	2001      	movs	r0, #1
 800c7f2:	f000 f889 	bl	800c908 <__kernel_sin>
 800c7f6:	e7ea      	b.n	800c7ce <sin+0x2e>
 800c7f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c7fc:	ed9d 0b00 	vldr	d0, [sp]
 800c800:	f000 f81a 	bl	800c838 <__kernel_cos>
 800c804:	e7e3      	b.n	800c7ce <sin+0x2e>
 800c806:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c80a:	ed9d 0b00 	vldr	d0, [sp]
 800c80e:	2001      	movs	r0, #1
 800c810:	f000 f87a 	bl	800c908 <__kernel_sin>
 800c814:	eeb1 0b40 	vneg.f64	d0, d0
 800c818:	e7d9      	b.n	800c7ce <sin+0x2e>
 800c81a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800c81e:	ed9d 0b00 	vldr	d0, [sp]
 800c822:	f000 f809 	bl	800c838 <__kernel_cos>
 800c826:	e7f5      	b.n	800c814 <sin+0x74>
	...
 800c830:	3fe921fb 	.word	0x3fe921fb
 800c834:	7fefffff 	.word	0x7fefffff

0800c838 <__kernel_cos>:
 800c838:	eeb0 5b40 	vmov.f64	d5, d0
 800c83c:	ee15 1a90 	vmov	r1, s11
 800c840:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800c844:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c848:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 800c84c:	d204      	bcs.n	800c858 <__kernel_cos+0x20>
 800c84e:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 800c852:	ee17 3a90 	vmov	r3, s15
 800c856:	b343      	cbz	r3, 800c8aa <__kernel_cos+0x72>
 800c858:	ee25 6b05 	vmul.f64	d6, d5, d5
 800c85c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 800c860:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 800c8d0 <__kernel_cos+0x98>
 800c864:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800c8d8 <__kernel_cos+0xa0>
 800c868:	eea6 4b07 	vfma.f64	d4, d6, d7
 800c86c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800c8e0 <__kernel_cos+0xa8>
 800c870:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c874:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800c8e8 <__kernel_cos+0xb0>
 800c878:	eea7 4b06 	vfma.f64	d4, d7, d6
 800c87c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800c8f0 <__kernel_cos+0xb8>
 800c880:	4b1f      	ldr	r3, [pc, #124]	@ (800c900 <__kernel_cos+0xc8>)
 800c882:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c886:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800c8f8 <__kernel_cos+0xc0>
 800c88a:	4299      	cmp	r1, r3
 800c88c:	eea7 4b06 	vfma.f64	d4, d7, d6
 800c890:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800c894:	ee24 4b06 	vmul.f64	d4, d4, d6
 800c898:	ee26 7b07 	vmul.f64	d7, d6, d7
 800c89c:	eea6 1b04 	vfma.f64	d1, d6, d4
 800c8a0:	d804      	bhi.n	800c8ac <__kernel_cos+0x74>
 800c8a2:	ee37 7b41 	vsub.f64	d7, d7, d1
 800c8a6:	ee30 0b47 	vsub.f64	d0, d0, d7
 800c8aa:	4770      	bx	lr
 800c8ac:	4b15      	ldr	r3, [pc, #84]	@ (800c904 <__kernel_cos+0xcc>)
 800c8ae:	4299      	cmp	r1, r3
 800c8b0:	d809      	bhi.n	800c8c6 <__kernel_cos+0x8e>
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 800c8b8:	ec43 2b16 	vmov	d6, r2, r3
 800c8bc:	ee30 0b46 	vsub.f64	d0, d0, d6
 800c8c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 800c8c4:	e7ed      	b.n	800c8a2 <__kernel_cos+0x6a>
 800c8c6:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 800c8ca:	e7f7      	b.n	800c8bc <__kernel_cos+0x84>
 800c8cc:	f3af 8000 	nop.w
 800c8d0:	be8838d4 	.word	0xbe8838d4
 800c8d4:	bda8fae9 	.word	0xbda8fae9
 800c8d8:	bdb4b1c4 	.word	0xbdb4b1c4
 800c8dc:	3e21ee9e 	.word	0x3e21ee9e
 800c8e0:	809c52ad 	.word	0x809c52ad
 800c8e4:	be927e4f 	.word	0xbe927e4f
 800c8e8:	19cb1590 	.word	0x19cb1590
 800c8ec:	3efa01a0 	.word	0x3efa01a0
 800c8f0:	16c15177 	.word	0x16c15177
 800c8f4:	bf56c16c 	.word	0xbf56c16c
 800c8f8:	5555554c 	.word	0x5555554c
 800c8fc:	3fa55555 	.word	0x3fa55555
 800c900:	3fd33332 	.word	0x3fd33332
 800c904:	3fe90000 	.word	0x3fe90000

0800c908 <__kernel_sin>:
 800c908:	ee10 3a90 	vmov	r3, s1
 800c90c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c910:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c914:	d204      	bcs.n	800c920 <__kernel_sin+0x18>
 800c916:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800c91a:	ee17 3a90 	vmov	r3, s15
 800c91e:	b35b      	cbz	r3, 800c978 <__kernel_sin+0x70>
 800c920:	ee20 6b00 	vmul.f64	d6, d0, d0
 800c924:	ee20 5b06 	vmul.f64	d5, d0, d6
 800c928:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 800c980 <__kernel_sin+0x78>
 800c92c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800c988 <__kernel_sin+0x80>
 800c930:	eea6 4b07 	vfma.f64	d4, d6, d7
 800c934:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800c990 <__kernel_sin+0x88>
 800c938:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c93c:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800c998 <__kernel_sin+0x90>
 800c940:	eea7 4b06 	vfma.f64	d4, d7, d6
 800c944:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800c9a0 <__kernel_sin+0x98>
 800c948:	eea4 7b06 	vfma.f64	d7, d4, d6
 800c94c:	b930      	cbnz	r0, 800c95c <__kernel_sin+0x54>
 800c94e:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800c9a8 <__kernel_sin+0xa0>
 800c952:	eea6 4b07 	vfma.f64	d4, d6, d7
 800c956:	eea4 0b05 	vfma.f64	d0, d4, d5
 800c95a:	4770      	bx	lr
 800c95c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800c960:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 800c964:	eea1 7b04 	vfma.f64	d7, d1, d4
 800c968:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800c96c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800c9b0 <__kernel_sin+0xa8>
 800c970:	eea5 1b07 	vfma.f64	d1, d5, d7
 800c974:	ee30 0b41 	vsub.f64	d0, d0, d1
 800c978:	4770      	bx	lr
 800c97a:	bf00      	nop
 800c97c:	f3af 8000 	nop.w
 800c980:	5acfd57c 	.word	0x5acfd57c
 800c984:	3de5d93a 	.word	0x3de5d93a
 800c988:	8a2b9ceb 	.word	0x8a2b9ceb
 800c98c:	be5ae5e6 	.word	0xbe5ae5e6
 800c990:	57b1fe7d 	.word	0x57b1fe7d
 800c994:	3ec71de3 	.word	0x3ec71de3
 800c998:	19c161d5 	.word	0x19c161d5
 800c99c:	bf2a01a0 	.word	0xbf2a01a0
 800c9a0:	1110f8a6 	.word	0x1110f8a6
 800c9a4:	3f811111 	.word	0x3f811111
 800c9a8:	55555549 	.word	0x55555549
 800c9ac:	bfc55555 	.word	0xbfc55555
 800c9b0:	55555549 	.word	0x55555549
 800c9b4:	3fc55555 	.word	0x3fc55555

0800c9b8 <__ieee754_rem_pio2>:
 800c9b8:	b570      	push	{r4, r5, r6, lr}
 800c9ba:	eeb0 7b40 	vmov.f64	d7, d0
 800c9be:	ee17 5a90 	vmov	r5, s15
 800c9c2:	4b99      	ldr	r3, [pc, #612]	@ (800cc28 <__ieee754_rem_pio2+0x270>)
 800c9c4:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800c9c8:	429e      	cmp	r6, r3
 800c9ca:	b088      	sub	sp, #32
 800c9cc:	4604      	mov	r4, r0
 800c9ce:	d807      	bhi.n	800c9e0 <__ieee754_rem_pio2+0x28>
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	ed84 0b00 	vstr	d0, [r4]
 800c9d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c9dc:	2000      	movs	r0, #0
 800c9de:	e01b      	b.n	800ca18 <__ieee754_rem_pio2+0x60>
 800c9e0:	4b92      	ldr	r3, [pc, #584]	@ (800cc2c <__ieee754_rem_pio2+0x274>)
 800c9e2:	429e      	cmp	r6, r3
 800c9e4:	d83b      	bhi.n	800ca5e <__ieee754_rem_pio2+0xa6>
 800c9e6:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 800c9ea:	2d00      	cmp	r5, #0
 800c9ec:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 800cbe8 <__ieee754_rem_pio2+0x230>
 800c9f0:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 800c9f4:	dd19      	ble.n	800ca2a <__ieee754_rem_pio2+0x72>
 800c9f6:	ee30 7b46 	vsub.f64	d7, d0, d6
 800c9fa:	429e      	cmp	r6, r3
 800c9fc:	d00e      	beq.n	800ca1c <__ieee754_rem_pio2+0x64>
 800c9fe:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 800cbf0 <__ieee754_rem_pio2+0x238>
 800ca02:	ee37 6b45 	vsub.f64	d6, d7, d5
 800ca06:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ca0a:	ed84 6b00 	vstr	d6, [r4]
 800ca0e:	ee37 7b45 	vsub.f64	d7, d7, d5
 800ca12:	ed84 7b02 	vstr	d7, [r4, #8]
 800ca16:	2001      	movs	r0, #1
 800ca18:	b008      	add	sp, #32
 800ca1a:	bd70      	pop	{r4, r5, r6, pc}
 800ca1c:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 800cbf8 <__ieee754_rem_pio2+0x240>
 800ca20:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 800cc00 <__ieee754_rem_pio2+0x248>
 800ca24:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ca28:	e7eb      	b.n	800ca02 <__ieee754_rem_pio2+0x4a>
 800ca2a:	429e      	cmp	r6, r3
 800ca2c:	ee30 7b06 	vadd.f64	d7, d0, d6
 800ca30:	d00e      	beq.n	800ca50 <__ieee754_rem_pio2+0x98>
 800ca32:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 800cbf0 <__ieee754_rem_pio2+0x238>
 800ca36:	ee37 6b05 	vadd.f64	d6, d7, d5
 800ca3a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ca3e:	ed84 6b00 	vstr	d6, [r4]
 800ca42:	ee37 7b05 	vadd.f64	d7, d7, d5
 800ca46:	f04f 30ff 	mov.w	r0, #4294967295
 800ca4a:	ed84 7b02 	vstr	d7, [r4, #8]
 800ca4e:	e7e3      	b.n	800ca18 <__ieee754_rem_pio2+0x60>
 800ca50:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 800cbf8 <__ieee754_rem_pio2+0x240>
 800ca54:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 800cc00 <__ieee754_rem_pio2+0x248>
 800ca58:	ee37 7b06 	vadd.f64	d7, d7, d6
 800ca5c:	e7eb      	b.n	800ca36 <__ieee754_rem_pio2+0x7e>
 800ca5e:	4b74      	ldr	r3, [pc, #464]	@ (800cc30 <__ieee754_rem_pio2+0x278>)
 800ca60:	429e      	cmp	r6, r3
 800ca62:	d870      	bhi.n	800cb46 <__ieee754_rem_pio2+0x18e>
 800ca64:	f000 f8ec 	bl	800cc40 <fabs>
 800ca68:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800ca6c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800cc08 <__ieee754_rem_pio2+0x250>
 800ca70:	eea0 7b06 	vfma.f64	d7, d0, d6
 800ca74:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800ca78:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800ca7c:	ee17 0a90 	vmov	r0, s15
 800ca80:	eeb1 4b45 	vneg.f64	d4, d5
 800ca84:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800cbe8 <__ieee754_rem_pio2+0x230>
 800ca88:	eea5 0b47 	vfms.f64	d0, d5, d7
 800ca8c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800cbf0 <__ieee754_rem_pio2+0x238>
 800ca90:	281f      	cmp	r0, #31
 800ca92:	ee25 7b07 	vmul.f64	d7, d5, d7
 800ca96:	ee30 6b47 	vsub.f64	d6, d0, d7
 800ca9a:	dc05      	bgt.n	800caa8 <__ieee754_rem_pio2+0xf0>
 800ca9c:	4b65      	ldr	r3, [pc, #404]	@ (800cc34 <__ieee754_rem_pio2+0x27c>)
 800ca9e:	1e42      	subs	r2, r0, #1
 800caa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800caa4:	42b3      	cmp	r3, r6
 800caa6:	d109      	bne.n	800cabc <__ieee754_rem_pio2+0x104>
 800caa8:	ee16 3a90 	vmov	r3, s13
 800caac:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800cab0:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800cab4:	2b10      	cmp	r3, #16
 800cab6:	ea4f 5226 	mov.w	r2, r6, asr #20
 800caba:	dc02      	bgt.n	800cac2 <__ieee754_rem_pio2+0x10a>
 800cabc:	ed84 6b00 	vstr	d6, [r4]
 800cac0:	e01a      	b.n	800caf8 <__ieee754_rem_pio2+0x140>
 800cac2:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 800cbf8 <__ieee754_rem_pio2+0x240>
 800cac6:	eeb0 6b40 	vmov.f64	d6, d0
 800caca:	eea4 6b03 	vfma.f64	d6, d4, d3
 800cace:	ee30 7b46 	vsub.f64	d7, d0, d6
 800cad2:	eea4 7b03 	vfma.f64	d7, d4, d3
 800cad6:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 800cc00 <__ieee754_rem_pio2+0x248>
 800cada:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800cade:	ee36 3b47 	vsub.f64	d3, d6, d7
 800cae2:	ee13 3a90 	vmov	r3, s7
 800cae6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800caea:	1ad3      	subs	r3, r2, r3
 800caec:	2b31      	cmp	r3, #49	@ 0x31
 800caee:	dc17      	bgt.n	800cb20 <__ieee754_rem_pio2+0x168>
 800caf0:	eeb0 0b46 	vmov.f64	d0, d6
 800caf4:	ed84 3b00 	vstr	d3, [r4]
 800caf8:	ed94 6b00 	vldr	d6, [r4]
 800cafc:	2d00      	cmp	r5, #0
 800cafe:	ee30 0b46 	vsub.f64	d0, d0, d6
 800cb02:	ee30 0b47 	vsub.f64	d0, d0, d7
 800cb06:	ed84 0b02 	vstr	d0, [r4, #8]
 800cb0a:	da85      	bge.n	800ca18 <__ieee754_rem_pio2+0x60>
 800cb0c:	eeb1 6b46 	vneg.f64	d6, d6
 800cb10:	eeb1 0b40 	vneg.f64	d0, d0
 800cb14:	ed84 6b00 	vstr	d6, [r4]
 800cb18:	ed84 0b02 	vstr	d0, [r4, #8]
 800cb1c:	4240      	negs	r0, r0
 800cb1e:	e77b      	b.n	800ca18 <__ieee754_rem_pio2+0x60>
 800cb20:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 800cc10 <__ieee754_rem_pio2+0x258>
 800cb24:	eeb0 0b46 	vmov.f64	d0, d6
 800cb28:	eea4 0b07 	vfma.f64	d0, d4, d7
 800cb2c:	ee36 6b40 	vsub.f64	d6, d6, d0
 800cb30:	eea4 6b07 	vfma.f64	d6, d4, d7
 800cb34:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 800cc18 <__ieee754_rem_pio2+0x260>
 800cb38:	eeb0 7b46 	vmov.f64	d7, d6
 800cb3c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800cb40:	ee30 6b47 	vsub.f64	d6, d0, d7
 800cb44:	e7ba      	b.n	800cabc <__ieee754_rem_pio2+0x104>
 800cb46:	4b3c      	ldr	r3, [pc, #240]	@ (800cc38 <__ieee754_rem_pio2+0x280>)
 800cb48:	429e      	cmp	r6, r3
 800cb4a:	d906      	bls.n	800cb5a <__ieee754_rem_pio2+0x1a2>
 800cb4c:	ee30 7b40 	vsub.f64	d7, d0, d0
 800cb50:	ed80 7b02 	vstr	d7, [r0, #8]
 800cb54:	ed80 7b00 	vstr	d7, [r0]
 800cb58:	e740      	b.n	800c9dc <__ieee754_rem_pio2+0x24>
 800cb5a:	ee10 3a10 	vmov	r3, s0
 800cb5e:	1532      	asrs	r2, r6, #20
 800cb60:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 800cb64:	4618      	mov	r0, r3
 800cb66:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800cb6a:	ec41 0b17 	vmov	d7, r0, r1
 800cb6e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800cb72:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 800cc20 <__ieee754_rem_pio2+0x268>
 800cb76:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800cb7a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cb7e:	ed8d 6b02 	vstr	d6, [sp, #8]
 800cb82:	ee27 7b05 	vmul.f64	d7, d7, d5
 800cb86:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800cb8a:	a808      	add	r0, sp, #32
 800cb8c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800cb90:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cb94:	ed8d 6b04 	vstr	d6, [sp, #16]
 800cb98:	ee27 7b05 	vmul.f64	d7, d7, d5
 800cb9c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cba0:	2103      	movs	r1, #3
 800cba2:	ed30 7b02 	vldmdb	r0!, {d7}
 800cba6:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800cbaa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbae:	460b      	mov	r3, r1
 800cbb0:	f101 31ff 	add.w	r1, r1, #4294967295
 800cbb4:	d0f5      	beq.n	800cba2 <__ieee754_rem_pio2+0x1ea>
 800cbb6:	4921      	ldr	r1, [pc, #132]	@ (800cc3c <__ieee754_rem_pio2+0x284>)
 800cbb8:	9101      	str	r1, [sp, #4]
 800cbba:	2102      	movs	r1, #2
 800cbbc:	9100      	str	r1, [sp, #0]
 800cbbe:	a802      	add	r0, sp, #8
 800cbc0:	4621      	mov	r1, r4
 800cbc2:	f000 f845 	bl	800cc50 <__kernel_rem_pio2>
 800cbc6:	2d00      	cmp	r5, #0
 800cbc8:	f6bf af26 	bge.w	800ca18 <__ieee754_rem_pio2+0x60>
 800cbcc:	ed94 7b00 	vldr	d7, [r4]
 800cbd0:	eeb1 7b47 	vneg.f64	d7, d7
 800cbd4:	ed84 7b00 	vstr	d7, [r4]
 800cbd8:	ed94 7b02 	vldr	d7, [r4, #8]
 800cbdc:	eeb1 7b47 	vneg.f64	d7, d7
 800cbe0:	ed84 7b02 	vstr	d7, [r4, #8]
 800cbe4:	e79a      	b.n	800cb1c <__ieee754_rem_pio2+0x164>
 800cbe6:	bf00      	nop
 800cbe8:	54400000 	.word	0x54400000
 800cbec:	3ff921fb 	.word	0x3ff921fb
 800cbf0:	1a626331 	.word	0x1a626331
 800cbf4:	3dd0b461 	.word	0x3dd0b461
 800cbf8:	1a600000 	.word	0x1a600000
 800cbfc:	3dd0b461 	.word	0x3dd0b461
 800cc00:	2e037073 	.word	0x2e037073
 800cc04:	3ba3198a 	.word	0x3ba3198a
 800cc08:	6dc9c883 	.word	0x6dc9c883
 800cc0c:	3fe45f30 	.word	0x3fe45f30
 800cc10:	2e000000 	.word	0x2e000000
 800cc14:	3ba3198a 	.word	0x3ba3198a
 800cc18:	252049c1 	.word	0x252049c1
 800cc1c:	397b839a 	.word	0x397b839a
 800cc20:	00000000 	.word	0x00000000
 800cc24:	41700000 	.word	0x41700000
 800cc28:	3fe921fb 	.word	0x3fe921fb
 800cc2c:	4002d97b 	.word	0x4002d97b
 800cc30:	413921fb 	.word	0x413921fb
 800cc34:	0800d390 	.word	0x0800d390
 800cc38:	7fefffff 	.word	0x7fefffff
 800cc3c:	0800d410 	.word	0x0800d410

0800cc40 <fabs>:
 800cc40:	ec51 0b10 	vmov	r0, r1, d0
 800cc44:	4602      	mov	r2, r0
 800cc46:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800cc4a:	ec43 2b10 	vmov	d0, r2, r3
 800cc4e:	4770      	bx	lr

0800cc50 <__kernel_rem_pio2>:
 800cc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc54:	ed2d 8b06 	vpush	{d8-d10}
 800cc58:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 800cc5c:	469b      	mov	fp, r3
 800cc5e:	9001      	str	r0, [sp, #4]
 800cc60:	4bbb      	ldr	r3, [pc, #748]	@ (800cf50 <__kernel_rem_pio2+0x300>)
 800cc62:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 800cc64:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 800cc68:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 800cc6c:	f112 0f14 	cmn.w	r2, #20
 800cc70:	bfa8      	it	ge
 800cc72:	1ed3      	subge	r3, r2, #3
 800cc74:	f10b 3aff 	add.w	sl, fp, #4294967295
 800cc78:	bfb8      	it	lt
 800cc7a:	2300      	movlt	r3, #0
 800cc7c:	f06f 0517 	mvn.w	r5, #23
 800cc80:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 800cf38 <__kernel_rem_pio2+0x2e8>
 800cc84:	bfa4      	itt	ge
 800cc86:	2018      	movge	r0, #24
 800cc88:	fb93 f3f0 	sdivge	r3, r3, r0
 800cc8c:	fb03 5505 	mla	r5, r3, r5, r5
 800cc90:	eba3 040a 	sub.w	r4, r3, sl
 800cc94:	4415      	add	r5, r2
 800cc96:	460f      	mov	r7, r1
 800cc98:	eb09 060a 	add.w	r6, r9, sl
 800cc9c:	a81a      	add	r0, sp, #104	@ 0x68
 800cc9e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 800cca2:	2200      	movs	r2, #0
 800cca4:	42b2      	cmp	r2, r6
 800cca6:	dd0e      	ble.n	800ccc6 <__kernel_rem_pio2+0x76>
 800cca8:	aa1a      	add	r2, sp, #104	@ 0x68
 800ccaa:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800ccae:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 800ccb2:	2600      	movs	r6, #0
 800ccb4:	454e      	cmp	r6, r9
 800ccb6:	dc25      	bgt.n	800cd04 <__kernel_rem_pio2+0xb4>
 800ccb8:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 800cf38 <__kernel_rem_pio2+0x2e8>
 800ccbc:	f8dd c004 	ldr.w	ip, [sp, #4]
 800ccc0:	4614      	mov	r4, r2
 800ccc2:	2000      	movs	r0, #0
 800ccc4:	e015      	b.n	800ccf2 <__kernel_rem_pio2+0xa2>
 800ccc6:	42d4      	cmn	r4, r2
 800ccc8:	d409      	bmi.n	800ccde <__kernel_rem_pio2+0x8e>
 800ccca:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 800ccce:	ee07 1a90 	vmov	s15, r1
 800ccd2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ccd6:	eca0 7b02 	vstmia	r0!, {d7}
 800ccda:	3201      	adds	r2, #1
 800ccdc:	e7e2      	b.n	800cca4 <__kernel_rem_pio2+0x54>
 800ccde:	eeb0 7b46 	vmov.f64	d7, d6
 800cce2:	e7f8      	b.n	800ccd6 <__kernel_rem_pio2+0x86>
 800cce4:	ecbc 5b02 	vldmia	ip!, {d5}
 800cce8:	ed94 6b00 	vldr	d6, [r4]
 800ccec:	3001      	adds	r0, #1
 800ccee:	eea5 7b06 	vfma.f64	d7, d5, d6
 800ccf2:	4550      	cmp	r0, sl
 800ccf4:	f1a4 0408 	sub.w	r4, r4, #8
 800ccf8:	ddf4      	ble.n	800cce4 <__kernel_rem_pio2+0x94>
 800ccfa:	ecae 7b02 	vstmia	lr!, {d7}
 800ccfe:	3601      	adds	r6, #1
 800cd00:	3208      	adds	r2, #8
 800cd02:	e7d7      	b.n	800ccb4 <__kernel_rem_pio2+0x64>
 800cd04:	aa06      	add	r2, sp, #24
 800cd06:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 800cf40 <__kernel_rem_pio2+0x2f0>
 800cd0a:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 800cf48 <__kernel_rem_pio2+0x2f8>
 800cd0e:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800cd12:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800cd16:	9203      	str	r2, [sp, #12]
 800cd18:	9302      	str	r3, [sp, #8]
 800cd1a:	464c      	mov	r4, r9
 800cd1c:	00e3      	lsls	r3, r4, #3
 800cd1e:	9304      	str	r3, [sp, #16]
 800cd20:	ab92      	add	r3, sp, #584	@ 0x248
 800cd22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cd26:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 800cd2a:	aa6a      	add	r2, sp, #424	@ 0x1a8
 800cd2c:	ab06      	add	r3, sp, #24
 800cd2e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800cd32:	461e      	mov	r6, r3
 800cd34:	4620      	mov	r0, r4
 800cd36:	2800      	cmp	r0, #0
 800cd38:	f1a2 0208 	sub.w	r2, r2, #8
 800cd3c:	dc4a      	bgt.n	800cdd4 <__kernel_rem_pio2+0x184>
 800cd3e:	4628      	mov	r0, r5
 800cd40:	9305      	str	r3, [sp, #20]
 800cd42:	f000 fa01 	bl	800d148 <scalbn>
 800cd46:	eeb0 8b40 	vmov.f64	d8, d0
 800cd4a:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 800cd4e:	ee28 0b00 	vmul.f64	d0, d8, d0
 800cd52:	f000 fa79 	bl	800d248 <floor>
 800cd56:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800cd5a:	eea0 8b47 	vfms.f64	d8, d0, d7
 800cd5e:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800cd62:	2d00      	cmp	r5, #0
 800cd64:	ee17 8a90 	vmov	r8, s15
 800cd68:	9b05      	ldr	r3, [sp, #20]
 800cd6a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cd6e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800cd72:	dd41      	ble.n	800cdf8 <__kernel_rem_pio2+0x1a8>
 800cd74:	1e60      	subs	r0, r4, #1
 800cd76:	aa06      	add	r2, sp, #24
 800cd78:	f1c5 0c18 	rsb	ip, r5, #24
 800cd7c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800cd80:	fa46 f20c 	asr.w	r2, r6, ip
 800cd84:	4490      	add	r8, r2
 800cd86:	fa02 f20c 	lsl.w	r2, r2, ip
 800cd8a:	1ab6      	subs	r6, r6, r2
 800cd8c:	aa06      	add	r2, sp, #24
 800cd8e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800cd92:	f1c5 0217 	rsb	r2, r5, #23
 800cd96:	4116      	asrs	r6, r2
 800cd98:	2e00      	cmp	r6, #0
 800cd9a:	dd3c      	ble.n	800ce16 <__kernel_rem_pio2+0x1c6>
 800cd9c:	f04f 0c00 	mov.w	ip, #0
 800cda0:	f108 0801 	add.w	r8, r8, #1
 800cda4:	4660      	mov	r0, ip
 800cda6:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 800cdaa:	4564      	cmp	r4, ip
 800cdac:	dc66      	bgt.n	800ce7c <__kernel_rem_pio2+0x22c>
 800cdae:	2d00      	cmp	r5, #0
 800cdb0:	dd03      	ble.n	800cdba <__kernel_rem_pio2+0x16a>
 800cdb2:	2d01      	cmp	r5, #1
 800cdb4:	d072      	beq.n	800ce9c <__kernel_rem_pio2+0x24c>
 800cdb6:	2d02      	cmp	r5, #2
 800cdb8:	d07a      	beq.n	800ceb0 <__kernel_rem_pio2+0x260>
 800cdba:	2e02      	cmp	r6, #2
 800cdbc:	d12b      	bne.n	800ce16 <__kernel_rem_pio2+0x1c6>
 800cdbe:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800cdc2:	ee30 8b48 	vsub.f64	d8, d0, d8
 800cdc6:	b330      	cbz	r0, 800ce16 <__kernel_rem_pio2+0x1c6>
 800cdc8:	4628      	mov	r0, r5
 800cdca:	f000 f9bd 	bl	800d148 <scalbn>
 800cdce:	ee38 8b40 	vsub.f64	d8, d8, d0
 800cdd2:	e020      	b.n	800ce16 <__kernel_rem_pio2+0x1c6>
 800cdd4:	ee20 7b09 	vmul.f64	d7, d0, d9
 800cdd8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800cddc:	3801      	subs	r0, #1
 800cdde:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800cde2:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800cde6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800cdea:	eca6 0a01 	vstmia	r6!, {s0}
 800cdee:	ed92 0b00 	vldr	d0, [r2]
 800cdf2:	ee37 0b00 	vadd.f64	d0, d7, d0
 800cdf6:	e79e      	b.n	800cd36 <__kernel_rem_pio2+0xe6>
 800cdf8:	d105      	bne.n	800ce06 <__kernel_rem_pio2+0x1b6>
 800cdfa:	1e62      	subs	r2, r4, #1
 800cdfc:	a906      	add	r1, sp, #24
 800cdfe:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800ce02:	15f6      	asrs	r6, r6, #23
 800ce04:	e7c8      	b.n	800cd98 <__kernel_rem_pio2+0x148>
 800ce06:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800ce0a:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ce0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce12:	da31      	bge.n	800ce78 <__kernel_rem_pio2+0x228>
 800ce14:	2600      	movs	r6, #0
 800ce16:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ce1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce1e:	f040 809b 	bne.w	800cf58 <__kernel_rem_pio2+0x308>
 800ce22:	1e62      	subs	r2, r4, #1
 800ce24:	2000      	movs	r0, #0
 800ce26:	454a      	cmp	r2, r9
 800ce28:	da49      	bge.n	800cebe <__kernel_rem_pio2+0x26e>
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d062      	beq.n	800cef4 <__kernel_rem_pio2+0x2a4>
 800ce2e:	3c01      	subs	r4, #1
 800ce30:	ab06      	add	r3, sp, #24
 800ce32:	3d18      	subs	r5, #24
 800ce34:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d0f8      	beq.n	800ce2e <__kernel_rem_pio2+0x1de>
 800ce3c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800ce40:	4628      	mov	r0, r5
 800ce42:	f000 f981 	bl	800d148 <scalbn>
 800ce46:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 800cf40 <__kernel_rem_pio2+0x2f0>
 800ce4a:	1c62      	adds	r2, r4, #1
 800ce4c:	a96a      	add	r1, sp, #424	@ 0x1a8
 800ce4e:	00d3      	lsls	r3, r2, #3
 800ce50:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ce54:	4622      	mov	r2, r4
 800ce56:	2a00      	cmp	r2, #0
 800ce58:	f280 80a8 	bge.w	800cfac <__kernel_rem_pio2+0x35c>
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	2a00      	cmp	r2, #0
 800ce60:	f2c0 80c6 	blt.w	800cff0 <__kernel_rem_pio2+0x3a0>
 800ce64:	a96a      	add	r1, sp, #424	@ 0x1a8
 800ce66:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ce6a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 800cf38 <__kernel_rem_pio2+0x2e8>
 800ce6e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800cf54 <__kernel_rem_pio2+0x304>
 800ce72:	2000      	movs	r0, #0
 800ce74:	1aa1      	subs	r1, r4, r2
 800ce76:	e0b0      	b.n	800cfda <__kernel_rem_pio2+0x38a>
 800ce78:	2602      	movs	r6, #2
 800ce7a:	e78f      	b.n	800cd9c <__kernel_rem_pio2+0x14c>
 800ce7c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce80:	b948      	cbnz	r0, 800ce96 <__kernel_rem_pio2+0x246>
 800ce82:	b122      	cbz	r2, 800ce8e <__kernel_rem_pio2+0x23e>
 800ce84:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 800ce88:	f843 2c04 	str.w	r2, [r3, #-4]
 800ce8c:	2201      	movs	r2, #1
 800ce8e:	f10c 0c01 	add.w	ip, ip, #1
 800ce92:	4610      	mov	r0, r2
 800ce94:	e789      	b.n	800cdaa <__kernel_rem_pio2+0x15a>
 800ce96:	ebae 0202 	sub.w	r2, lr, r2
 800ce9a:	e7f5      	b.n	800ce88 <__kernel_rem_pio2+0x238>
 800ce9c:	1e62      	subs	r2, r4, #1
 800ce9e:	ab06      	add	r3, sp, #24
 800cea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cea4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800cea8:	a906      	add	r1, sp, #24
 800ceaa:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ceae:	e784      	b.n	800cdba <__kernel_rem_pio2+0x16a>
 800ceb0:	1e62      	subs	r2, r4, #1
 800ceb2:	ab06      	add	r3, sp, #24
 800ceb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ceb8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800cebc:	e7f4      	b.n	800cea8 <__kernel_rem_pio2+0x258>
 800cebe:	ab06      	add	r3, sp, #24
 800cec0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cec4:	3a01      	subs	r2, #1
 800cec6:	4318      	orrs	r0, r3
 800cec8:	e7ad      	b.n	800ce26 <__kernel_rem_pio2+0x1d6>
 800ceca:	3301      	adds	r3, #1
 800cecc:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800ced0:	2800      	cmp	r0, #0
 800ced2:	d0fa      	beq.n	800ceca <__kernel_rem_pio2+0x27a>
 800ced4:	9a04      	ldr	r2, [sp, #16]
 800ced6:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 800ceda:	446a      	add	r2, sp
 800cedc:	eb04 000b 	add.w	r0, r4, fp
 800cee0:	a91a      	add	r1, sp, #104	@ 0x68
 800cee2:	1c66      	adds	r6, r4, #1
 800cee4:	3a98      	subs	r2, #152	@ 0x98
 800cee6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800ceea:	4423      	add	r3, r4
 800ceec:	42b3      	cmp	r3, r6
 800ceee:	da04      	bge.n	800cefa <__kernel_rem_pio2+0x2aa>
 800cef0:	461c      	mov	r4, r3
 800cef2:	e713      	b.n	800cd1c <__kernel_rem_pio2+0xcc>
 800cef4:	9a03      	ldr	r2, [sp, #12]
 800cef6:	2301      	movs	r3, #1
 800cef8:	e7e8      	b.n	800cecc <__kernel_rem_pio2+0x27c>
 800cefa:	9902      	ldr	r1, [sp, #8]
 800cefc:	f8dd c004 	ldr.w	ip, [sp, #4]
 800cf00:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 800cf04:	9104      	str	r1, [sp, #16]
 800cf06:	ee07 1a90 	vmov	s15, r1
 800cf0a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cf0e:	2400      	movs	r4, #0
 800cf10:	eca0 7b02 	vstmia	r0!, {d7}
 800cf14:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800cf38 <__kernel_rem_pio2+0x2e8>
 800cf18:	4686      	mov	lr, r0
 800cf1a:	4554      	cmp	r4, sl
 800cf1c:	dd03      	ble.n	800cf26 <__kernel_rem_pio2+0x2d6>
 800cf1e:	eca2 7b02 	vstmia	r2!, {d7}
 800cf22:	3601      	adds	r6, #1
 800cf24:	e7e2      	b.n	800ceec <__kernel_rem_pio2+0x29c>
 800cf26:	ecbc 5b02 	vldmia	ip!, {d5}
 800cf2a:	ed3e 6b02 	vldmdb	lr!, {d6}
 800cf2e:	3401      	adds	r4, #1
 800cf30:	eea5 7b06 	vfma.f64	d7, d5, d6
 800cf34:	e7f1      	b.n	800cf1a <__kernel_rem_pio2+0x2ca>
 800cf36:	bf00      	nop
	...
 800cf44:	3e700000 	.word	0x3e700000
 800cf48:	00000000 	.word	0x00000000
 800cf4c:	41700000 	.word	0x41700000
 800cf50:	0800d558 	.word	0x0800d558
 800cf54:	0800d518 	.word	0x0800d518
 800cf58:	4268      	negs	r0, r5
 800cf5a:	eeb0 0b48 	vmov.f64	d0, d8
 800cf5e:	f000 f8f3 	bl	800d148 <scalbn>
 800cf62:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 800d130 <__kernel_rem_pio2+0x4e0>
 800cf66:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800cf6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf6e:	db17      	blt.n	800cfa0 <__kernel_rem_pio2+0x350>
 800cf70:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 800d138 <__kernel_rem_pio2+0x4e8>
 800cf74:	ee20 7b07 	vmul.f64	d7, d0, d7
 800cf78:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800cf7c:	aa06      	add	r2, sp, #24
 800cf7e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800cf82:	eea5 0b46 	vfms.f64	d0, d5, d6
 800cf86:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800cf8a:	3518      	adds	r5, #24
 800cf8c:	ee10 3a10 	vmov	r3, s0
 800cf90:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cf94:	ee17 3a10 	vmov	r3, s14
 800cf98:	3401      	adds	r4, #1
 800cf9a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800cf9e:	e74d      	b.n	800ce3c <__kernel_rem_pio2+0x1ec>
 800cfa0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800cfa4:	aa06      	add	r2, sp, #24
 800cfa6:	ee10 3a10 	vmov	r3, s0
 800cfaa:	e7f6      	b.n	800cf9a <__kernel_rem_pio2+0x34a>
 800cfac:	a806      	add	r0, sp, #24
 800cfae:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800cfb2:	9001      	str	r0, [sp, #4]
 800cfb4:	ee07 0a90 	vmov	s15, r0
 800cfb8:	3a01      	subs	r2, #1
 800cfba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cfbe:	ee27 7b00 	vmul.f64	d7, d7, d0
 800cfc2:	ee20 0b06 	vmul.f64	d0, d0, d6
 800cfc6:	ed21 7b02 	vstmdb	r1!, {d7}
 800cfca:	e744      	b.n	800ce56 <__kernel_rem_pio2+0x206>
 800cfcc:	ecbc 5b02 	vldmia	ip!, {d5}
 800cfd0:	ecb5 6b02 	vldmia	r5!, {d6}
 800cfd4:	3001      	adds	r0, #1
 800cfd6:	eea5 7b06 	vfma.f64	d7, d5, d6
 800cfda:	4548      	cmp	r0, r9
 800cfdc:	dc01      	bgt.n	800cfe2 <__kernel_rem_pio2+0x392>
 800cfde:	4281      	cmp	r1, r0
 800cfe0:	daf4      	bge.n	800cfcc <__kernel_rem_pio2+0x37c>
 800cfe2:	a842      	add	r0, sp, #264	@ 0x108
 800cfe4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800cfe8:	ed81 7b00 	vstr	d7, [r1]
 800cfec:	3a01      	subs	r2, #1
 800cfee:	e736      	b.n	800ce5e <__kernel_rem_pio2+0x20e>
 800cff0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800cff2:	2a02      	cmp	r2, #2
 800cff4:	dc0a      	bgt.n	800d00c <__kernel_rem_pio2+0x3bc>
 800cff6:	2a00      	cmp	r2, #0
 800cff8:	dc2d      	bgt.n	800d056 <__kernel_rem_pio2+0x406>
 800cffa:	d046      	beq.n	800d08a <__kernel_rem_pio2+0x43a>
 800cffc:	f008 0007 	and.w	r0, r8, #7
 800d000:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 800d004:	ecbd 8b06 	vpop	{d8-d10}
 800d008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d00c:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800d00e:	2a03      	cmp	r2, #3
 800d010:	d1f4      	bne.n	800cffc <__kernel_rem_pio2+0x3ac>
 800d012:	a942      	add	r1, sp, #264	@ 0x108
 800d014:	f1a3 0208 	sub.w	r2, r3, #8
 800d018:	440a      	add	r2, r1
 800d01a:	4611      	mov	r1, r2
 800d01c:	4620      	mov	r0, r4
 800d01e:	2800      	cmp	r0, #0
 800d020:	f1a1 0108 	sub.w	r1, r1, #8
 800d024:	dc52      	bgt.n	800d0cc <__kernel_rem_pio2+0x47c>
 800d026:	4621      	mov	r1, r4
 800d028:	2901      	cmp	r1, #1
 800d02a:	f1a2 0208 	sub.w	r2, r2, #8
 800d02e:	dc5d      	bgt.n	800d0ec <__kernel_rem_pio2+0x49c>
 800d030:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 800d140 <__kernel_rem_pio2+0x4f0>
 800d034:	aa42      	add	r2, sp, #264	@ 0x108
 800d036:	4413      	add	r3, r2
 800d038:	2c01      	cmp	r4, #1
 800d03a:	dc67      	bgt.n	800d10c <__kernel_rem_pio2+0x4bc>
 800d03c:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 800d040:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800d044:	2e00      	cmp	r6, #0
 800d046:	d167      	bne.n	800d118 <__kernel_rem_pio2+0x4c8>
 800d048:	ed87 5b00 	vstr	d5, [r7]
 800d04c:	ed87 6b02 	vstr	d6, [r7, #8]
 800d050:	ed87 7b04 	vstr	d7, [r7, #16]
 800d054:	e7d2      	b.n	800cffc <__kernel_rem_pio2+0x3ac>
 800d056:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 800d140 <__kernel_rem_pio2+0x4f0>
 800d05a:	aa42      	add	r2, sp, #264	@ 0x108
 800d05c:	4413      	add	r3, r2
 800d05e:	4622      	mov	r2, r4
 800d060:	2a00      	cmp	r2, #0
 800d062:	da24      	bge.n	800d0ae <__kernel_rem_pio2+0x45e>
 800d064:	b34e      	cbz	r6, 800d0ba <__kernel_rem_pio2+0x46a>
 800d066:	eeb1 7b46 	vneg.f64	d7, d6
 800d06a:	ed87 7b00 	vstr	d7, [r7]
 800d06e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800d072:	aa44      	add	r2, sp, #272	@ 0x110
 800d074:	2301      	movs	r3, #1
 800d076:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d07a:	429c      	cmp	r4, r3
 800d07c:	da20      	bge.n	800d0c0 <__kernel_rem_pio2+0x470>
 800d07e:	b10e      	cbz	r6, 800d084 <__kernel_rem_pio2+0x434>
 800d080:	eeb1 7b47 	vneg.f64	d7, d7
 800d084:	ed87 7b02 	vstr	d7, [r7, #8]
 800d088:	e7b8      	b.n	800cffc <__kernel_rem_pio2+0x3ac>
 800d08a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800d140 <__kernel_rem_pio2+0x4f0>
 800d08e:	aa42      	add	r2, sp, #264	@ 0x108
 800d090:	4413      	add	r3, r2
 800d092:	2c00      	cmp	r4, #0
 800d094:	da05      	bge.n	800d0a2 <__kernel_rem_pio2+0x452>
 800d096:	b10e      	cbz	r6, 800d09c <__kernel_rem_pio2+0x44c>
 800d098:	eeb1 7b47 	vneg.f64	d7, d7
 800d09c:	ed87 7b00 	vstr	d7, [r7]
 800d0a0:	e7ac      	b.n	800cffc <__kernel_rem_pio2+0x3ac>
 800d0a2:	ed33 6b02 	vldmdb	r3!, {d6}
 800d0a6:	3c01      	subs	r4, #1
 800d0a8:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d0ac:	e7f1      	b.n	800d092 <__kernel_rem_pio2+0x442>
 800d0ae:	ed33 7b02 	vldmdb	r3!, {d7}
 800d0b2:	3a01      	subs	r2, #1
 800d0b4:	ee36 6b07 	vadd.f64	d6, d6, d7
 800d0b8:	e7d2      	b.n	800d060 <__kernel_rem_pio2+0x410>
 800d0ba:	eeb0 7b46 	vmov.f64	d7, d6
 800d0be:	e7d4      	b.n	800d06a <__kernel_rem_pio2+0x41a>
 800d0c0:	ecb2 6b02 	vldmia	r2!, {d6}
 800d0c4:	3301      	adds	r3, #1
 800d0c6:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d0ca:	e7d6      	b.n	800d07a <__kernel_rem_pio2+0x42a>
 800d0cc:	ed91 7b00 	vldr	d7, [r1]
 800d0d0:	ed91 5b02 	vldr	d5, [r1, #8]
 800d0d4:	3801      	subs	r0, #1
 800d0d6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800d0da:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d0de:	ed81 6b00 	vstr	d6, [r1]
 800d0e2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d0e6:	ed81 7b02 	vstr	d7, [r1, #8]
 800d0ea:	e798      	b.n	800d01e <__kernel_rem_pio2+0x3ce>
 800d0ec:	ed92 7b00 	vldr	d7, [r2]
 800d0f0:	ed92 5b02 	vldr	d5, [r2, #8]
 800d0f4:	3901      	subs	r1, #1
 800d0f6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800d0fa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800d0fe:	ed82 6b00 	vstr	d6, [r2]
 800d102:	ee37 7b05 	vadd.f64	d7, d7, d5
 800d106:	ed82 7b02 	vstr	d7, [r2, #8]
 800d10a:	e78d      	b.n	800d028 <__kernel_rem_pio2+0x3d8>
 800d10c:	ed33 6b02 	vldmdb	r3!, {d6}
 800d110:	3c01      	subs	r4, #1
 800d112:	ee37 7b06 	vadd.f64	d7, d7, d6
 800d116:	e78f      	b.n	800d038 <__kernel_rem_pio2+0x3e8>
 800d118:	eeb1 5b45 	vneg.f64	d5, d5
 800d11c:	eeb1 6b46 	vneg.f64	d6, d6
 800d120:	ed87 5b00 	vstr	d5, [r7]
 800d124:	eeb1 7b47 	vneg.f64	d7, d7
 800d128:	ed87 6b02 	vstr	d6, [r7, #8]
 800d12c:	e790      	b.n	800d050 <__kernel_rem_pio2+0x400>
 800d12e:	bf00      	nop
 800d130:	00000000 	.word	0x00000000
 800d134:	41700000 	.word	0x41700000
 800d138:	00000000 	.word	0x00000000
 800d13c:	3e700000 	.word	0x3e700000
	...

0800d148 <scalbn>:
 800d148:	ee10 1a90 	vmov	r1, s1
 800d14c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d150:	b98b      	cbnz	r3, 800d176 <scalbn+0x2e>
 800d152:	ee10 3a10 	vmov	r3, s0
 800d156:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800d15a:	4319      	orrs	r1, r3
 800d15c:	d00a      	beq.n	800d174 <scalbn+0x2c>
 800d15e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800d210 <scalbn+0xc8>
 800d162:	4b37      	ldr	r3, [pc, #220]	@ (800d240 <scalbn+0xf8>)
 800d164:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d168:	4298      	cmp	r0, r3
 800d16a:	da0b      	bge.n	800d184 <scalbn+0x3c>
 800d16c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800d218 <scalbn+0xd0>
 800d170:	ee20 0b07 	vmul.f64	d0, d0, d7
 800d174:	4770      	bx	lr
 800d176:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d107      	bne.n	800d18e <scalbn+0x46>
 800d17e:	ee30 0b00 	vadd.f64	d0, d0, d0
 800d182:	4770      	bx	lr
 800d184:	ee10 1a90 	vmov	r1, s1
 800d188:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d18c:	3b36      	subs	r3, #54	@ 0x36
 800d18e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800d192:	4290      	cmp	r0, r2
 800d194:	dd0d      	ble.n	800d1b2 <scalbn+0x6a>
 800d196:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800d220 <scalbn+0xd8>
 800d19a:	ee10 3a90 	vmov	r3, s1
 800d19e:	eeb0 6b47 	vmov.f64	d6, d7
 800d1a2:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 800d228 <scalbn+0xe0>
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	fe27 7b05 	vselge.f64	d7, d7, d5
 800d1ac:	ee27 0b06 	vmul.f64	d0, d7, d6
 800d1b0:	4770      	bx	lr
 800d1b2:	4418      	add	r0, r3
 800d1b4:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 800d1b8:	4298      	cmp	r0, r3
 800d1ba:	dcec      	bgt.n	800d196 <scalbn+0x4e>
 800d1bc:	2800      	cmp	r0, #0
 800d1be:	dd0a      	ble.n	800d1d6 <scalbn+0x8e>
 800d1c0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800d1c4:	ec53 2b10 	vmov	r2, r3, d0
 800d1c8:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800d1cc:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800d1d0:	ec43 2b10 	vmov	d0, r2, r3
 800d1d4:	4770      	bx	lr
 800d1d6:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800d1da:	da09      	bge.n	800d1f0 <scalbn+0xa8>
 800d1dc:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 800d218 <scalbn+0xd0>
 800d1e0:	ee10 3a90 	vmov	r3, s1
 800d1e4:	eeb0 6b47 	vmov.f64	d6, d7
 800d1e8:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 800d230 <scalbn+0xe8>
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	e7db      	b.n	800d1a8 <scalbn+0x60>
 800d1f0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800d1f4:	ec53 2b10 	vmov	r2, r3, d0
 800d1f8:	3036      	adds	r0, #54	@ 0x36
 800d1fa:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800d1fe:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800d202:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800d238 <scalbn+0xf0>
 800d206:	ec43 2b10 	vmov	d0, r2, r3
 800d20a:	e7b1      	b.n	800d170 <scalbn+0x28>
 800d20c:	f3af 8000 	nop.w
 800d210:	00000000 	.word	0x00000000
 800d214:	43500000 	.word	0x43500000
 800d218:	c2f8f359 	.word	0xc2f8f359
 800d21c:	01a56e1f 	.word	0x01a56e1f
 800d220:	8800759c 	.word	0x8800759c
 800d224:	7e37e43c 	.word	0x7e37e43c
 800d228:	8800759c 	.word	0x8800759c
 800d22c:	fe37e43c 	.word	0xfe37e43c
 800d230:	c2f8f359 	.word	0xc2f8f359
 800d234:	81a56e1f 	.word	0x81a56e1f
 800d238:	00000000 	.word	0x00000000
 800d23c:	3c900000 	.word	0x3c900000
 800d240:	ffff3cb0 	.word	0xffff3cb0
 800d244:	00000000 	.word	0x00000000

0800d248 <floor>:
 800d248:	ee10 3a90 	vmov	r3, s1
 800d24c:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800d250:	ee10 2a10 	vmov	r2, s0
 800d254:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800d258:	2913      	cmp	r1, #19
 800d25a:	b530      	push	{r4, r5, lr}
 800d25c:	4615      	mov	r5, r2
 800d25e:	dc33      	bgt.n	800d2c8 <floor+0x80>
 800d260:	2900      	cmp	r1, #0
 800d262:	da18      	bge.n	800d296 <floor+0x4e>
 800d264:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800d328 <floor+0xe0>
 800d268:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d26c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d274:	dd0a      	ble.n	800d28c <floor+0x44>
 800d276:	2b00      	cmp	r3, #0
 800d278:	da50      	bge.n	800d31c <floor+0xd4>
 800d27a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d27e:	4313      	orrs	r3, r2
 800d280:	2200      	movs	r2, #0
 800d282:	4293      	cmp	r3, r2
 800d284:	4b2a      	ldr	r3, [pc, #168]	@ (800d330 <floor+0xe8>)
 800d286:	bf08      	it	eq
 800d288:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800d28c:	4619      	mov	r1, r3
 800d28e:	4610      	mov	r0, r2
 800d290:	ec41 0b10 	vmov	d0, r0, r1
 800d294:	e01f      	b.n	800d2d6 <floor+0x8e>
 800d296:	4827      	ldr	r0, [pc, #156]	@ (800d334 <floor+0xec>)
 800d298:	4108      	asrs	r0, r1
 800d29a:	ea03 0400 	and.w	r4, r3, r0
 800d29e:	4314      	orrs	r4, r2
 800d2a0:	d019      	beq.n	800d2d6 <floor+0x8e>
 800d2a2:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d328 <floor+0xe0>
 800d2a6:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d2aa:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d2ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2b2:	ddeb      	ble.n	800d28c <floor+0x44>
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	bfbe      	ittt	lt
 800d2b8:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800d2bc:	410a      	asrlt	r2, r1
 800d2be:	189b      	addlt	r3, r3, r2
 800d2c0:	ea23 0300 	bic.w	r3, r3, r0
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	e7e1      	b.n	800d28c <floor+0x44>
 800d2c8:	2933      	cmp	r1, #51	@ 0x33
 800d2ca:	dd05      	ble.n	800d2d8 <floor+0x90>
 800d2cc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d2d0:	d101      	bne.n	800d2d6 <floor+0x8e>
 800d2d2:	ee30 0b00 	vadd.f64	d0, d0, d0
 800d2d6:	bd30      	pop	{r4, r5, pc}
 800d2d8:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800d2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800d2e0:	40e0      	lsrs	r0, r4
 800d2e2:	4210      	tst	r0, r2
 800d2e4:	d0f7      	beq.n	800d2d6 <floor+0x8e>
 800d2e6:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800d328 <floor+0xe0>
 800d2ea:	ee30 0b07 	vadd.f64	d0, d0, d7
 800d2ee:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800d2f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d2f6:	ddc9      	ble.n	800d28c <floor+0x44>
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	da02      	bge.n	800d302 <floor+0xba>
 800d2fc:	2914      	cmp	r1, #20
 800d2fe:	d103      	bne.n	800d308 <floor+0xc0>
 800d300:	3301      	adds	r3, #1
 800d302:	ea22 0200 	bic.w	r2, r2, r0
 800d306:	e7c1      	b.n	800d28c <floor+0x44>
 800d308:	2401      	movs	r4, #1
 800d30a:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 800d30e:	fa04 f101 	lsl.w	r1, r4, r1
 800d312:	440a      	add	r2, r1
 800d314:	42aa      	cmp	r2, r5
 800d316:	bf38      	it	cc
 800d318:	191b      	addcc	r3, r3, r4
 800d31a:	e7f2      	b.n	800d302 <floor+0xba>
 800d31c:	2200      	movs	r2, #0
 800d31e:	4613      	mov	r3, r2
 800d320:	e7b4      	b.n	800d28c <floor+0x44>
 800d322:	bf00      	nop
 800d324:	f3af 8000 	nop.w
 800d328:	8800759c 	.word	0x8800759c
 800d32c:	7e37e43c 	.word	0x7e37e43c
 800d330:	bff00000 	.word	0xbff00000
 800d334:	000fffff 	.word	0x000fffff

0800d338 <_init>:
 800d338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d33a:	bf00      	nop
 800d33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d33e:	bc08      	pop	{r3}
 800d340:	469e      	mov	lr, r3
 800d342:	4770      	bx	lr

0800d344 <_fini>:
 800d344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d346:	bf00      	nop
 800d348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d34a:	bc08      	pop	{r3}
 800d34c:	469e      	mov	lr, r3
 800d34e:	4770      	bx	lr
