<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2476" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2476{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_2476{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_2476{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_2476{left:89px;bottom:1056px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t5_2476{left:450px;bottom:1056px;letter-spacing:-0.13px;}
#t6_2476{left:89px;bottom:1031px;letter-spacing:-0.14px;}
#t7_2476{left:451px;bottom:1031px;letter-spacing:-0.13px;}
#t8_2476{left:89px;bottom:1007px;letter-spacing:-0.14px;}
#t9_2476{left:450px;bottom:1007px;letter-spacing:-0.13px;}
#ta_2476{left:89px;bottom:982px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#tb_2476{left:450px;bottom:982px;letter-spacing:-0.13px;}
#tc_2476{left:89px;bottom:958px;letter-spacing:-0.14px;word-spacing:0.01px;}
#td_2476{left:450px;bottom:958px;letter-spacing:-0.13px;}
#te_2476{left:75px;bottom:933px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tf_2476{left:89px;bottom:909px;letter-spacing:-0.14px;}
#tg_2476{left:450px;bottom:909px;letter-spacing:-0.13px;}
#th_2476{left:89px;bottom:885px;letter-spacing:-0.14px;}
#ti_2476{left:450px;bottom:885px;letter-spacing:-0.13px;}
#tj_2476{left:89px;bottom:860px;letter-spacing:-0.13px;}
#tk_2476{left:450px;bottom:860px;letter-spacing:-0.13px;}
#tl_2476{left:89px;bottom:836px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tm_2476{left:450px;bottom:836px;letter-spacing:-0.13px;}
#tn_2476{left:89px;bottom:811px;letter-spacing:-0.14px;}
#to_2476{left:451px;bottom:811px;letter-spacing:-0.13px;}
#tp_2476{left:89px;bottom:787px;letter-spacing:-0.14px;}
#tq_2476{left:450px;bottom:787px;letter-spacing:-0.13px;}
#tr_2476{left:89px;bottom:762px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#ts_2476{left:450px;bottom:762px;letter-spacing:-0.13px;}
#tt_2476{left:89px;bottom:738px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tu_2476{left:450px;bottom:738px;letter-spacing:-0.13px;}
#tv_2476{left:75px;bottom:713px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_2476{left:89px;bottom:689px;letter-spacing:-0.14px;}
#tx_2476{left:450px;bottom:689px;letter-spacing:-0.13px;}
#ty_2476{left:89px;bottom:664px;letter-spacing:-0.14px;}
#tz_2476{left:450px;bottom:664px;letter-spacing:-0.13px;}
#t10_2476{left:89px;bottom:640px;letter-spacing:-0.13px;}
#t11_2476{left:450px;bottom:640px;letter-spacing:-0.13px;}
#t12_2476{left:89px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t13_2476{left:450px;bottom:616px;letter-spacing:-0.13px;}
#t14_2476{left:89px;bottom:591px;letter-spacing:-0.14px;}
#t15_2476{left:451px;bottom:591px;letter-spacing:-0.13px;}
#t16_2476{left:89px;bottom:567px;letter-spacing:-0.14px;}
#t17_2476{left:450px;bottom:567px;letter-spacing:-0.13px;}
#t18_2476{left:89px;bottom:542px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t19_2476{left:450px;bottom:542px;letter-spacing:-0.13px;}
#t1a_2476{left:89px;bottom:518px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_2476{left:450px;bottom:518px;letter-spacing:-0.13px;}
#t1c_2476{left:75px;bottom:493px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1d_2476{left:89px;bottom:469px;letter-spacing:-0.14px;}
#t1e_2476{left:450px;bottom:469px;letter-spacing:-0.13px;}
#t1f_2476{left:89px;bottom:444px;letter-spacing:-0.14px;}
#t1g_2476{left:450px;bottom:444px;letter-spacing:-0.13px;}
#t1h_2476{left:89px;bottom:420px;letter-spacing:-0.13px;}
#t1i_2476{left:450px;bottom:420px;letter-spacing:-0.13px;}
#t1j_2476{left:89px;bottom:396px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_2476{left:450px;bottom:396px;letter-spacing:-0.13px;}
#t1l_2476{left:89px;bottom:371px;letter-spacing:-0.14px;}
#t1m_2476{left:451px;bottom:371px;letter-spacing:-0.13px;}
#t1n_2476{left:89px;bottom:347px;letter-spacing:-0.14px;}
#t1o_2476{left:450px;bottom:347px;letter-spacing:-0.13px;}
#t1p_2476{left:89px;bottom:322px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t1q_2476{left:450px;bottom:322px;letter-spacing:-0.13px;}
#t1r_2476{left:89px;bottom:298px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1s_2476{left:450px;bottom:298px;letter-spacing:-0.13px;}
#t1t_2476{left:75px;bottom:273px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_2476{left:89px;bottom:249px;letter-spacing:-0.14px;}
#t1v_2476{left:450px;bottom:249px;letter-spacing:-0.13px;}
#t1w_2476{left:89px;bottom:224px;letter-spacing:-0.14px;}
#t1x_2476{left:450px;bottom:224px;letter-spacing:-0.13px;}
#t1y_2476{left:89px;bottom:200px;letter-spacing:-0.13px;}
#t1z_2476{left:450px;bottom:200px;letter-spacing:-0.13px;}
#t20_2476{left:89px;bottom:176px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t21_2476{left:450px;bottom:176px;letter-spacing:-0.13px;}
#t22_2476{left:89px;bottom:151px;letter-spacing:-0.14px;}
#t23_2476{left:451px;bottom:151px;letter-spacing:-0.13px;}
#t24_2476{left:89px;bottom:127px;letter-spacing:-0.14px;}
#t25_2476{left:450px;bottom:127px;letter-spacing:-0.13px;}
#t26_2476{left:75px;bottom:1080px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t27_2476{left:450px;bottom:1080px;letter-spacing:-0.14px;}

.s1_2476{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2476{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2476{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s4_2476{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2476" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2476Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2476" style="-webkit-user-select: none;"><object width="935" height="1210" data="2476/2476.svg" type="image/svg+xml" id="pdf2476" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2476" class="t s1_2476">B-98 </span><span id="t2_2476" class="t s1_2476">Vol. 2D </span>
<span id="t3_2476" class="t s2_2476">INSTRUCTION FORMATS AND ENCODINGS </span>
<span id="t4_2476" class="t s3_2476">xmmreglo2 with mem to xmmreg1 </span><span id="t5_2476" class="t s3_2476">C5: r_xmmreglo2 001:15:mod xmmreg1 r/m </span>
<span id="t6_2476" class="t s3_2476">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="t7_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:15:11 ymmreg1 ymmreg3 </span>
<span id="t8_2476" class="t s3_2476">ymmreg2 with mem to ymmreg1 </span><span id="t9_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:15:mod ymmreg1 r/m </span>
<span id="ta_2476" class="t s3_2476">ymmreglo2 with ymmreglo3 to ymmreg1 </span><span id="tb_2476" class="t s3_2476">C5: r_ymmreglo2 101:15:11 ymmreg1 ymmreglo3 </span>
<span id="tc_2476" class="t s3_2476">ymmreglo2 with mem to ymmreg1 </span><span id="td_2476" class="t s3_2476">C5: r_ymmreglo2 101:15:mod ymmreg1 r/m </span>
<span id="te_2476" class="t s4_2476">VUNPCKHPS — Unpack and Interleave High Packed Single Precision Floating-Point Values </span>
<span id="tf_2476" class="t s3_2476">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="tg_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 000:15:11 xmmreg1 xmmreg3 </span>
<span id="th_2476" class="t s3_2476">xmmreg2 with mem to xmmreg1 </span><span id="ti_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 000:15:mod xmmreg1 r/m </span>
<span id="tj_2476" class="t s3_2476">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="tk_2476" class="t s3_2476">C5: r_xmmreglo2 000:15:11 xmmreg1 xmmreglo3 </span>
<span id="tl_2476" class="t s3_2476">xmmreglo2 with mem to xmmreg1 </span><span id="tm_2476" class="t s3_2476">C5: r_xmmreglo2 000:15:mod xmmreg1 r/m </span>
<span id="tn_2476" class="t s3_2476">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="to_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 100:15:11 ymmreg1 ymmreg3 </span>
<span id="tp_2476" class="t s3_2476">ymmreg2 with mem to ymmreg1 </span><span id="tq_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 100:15:mod ymmreg1 r/m </span>
<span id="tr_2476" class="t s3_2476">ymmreglo2 with ymmreglo3 to ymmreg1 </span><span id="ts_2476" class="t s3_2476">C5: r_ymmreglo2 100:15:11 ymmreg1 ymmreglo3 </span>
<span id="tt_2476" class="t s3_2476">ymmreglo2 with mem to ymmreg1 </span><span id="tu_2476" class="t s3_2476">C5: r_ymmreglo2 100:15:mod ymmreg1 r/m </span>
<span id="tv_2476" class="t s4_2476">VUNPCKLPD — Unpack and Interleave Low Packed Double Precision Floating-Point Values </span>
<span id="tw_2476" class="t s3_2476">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="tx_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 001:14:11 xmmreg1 xmmreg3 </span>
<span id="ty_2476" class="t s3_2476">xmmreg2 with mem to xmmreg1 </span><span id="tz_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 001:14:mod xmmreg1 r/m </span>
<span id="t10_2476" class="t s3_2476">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="t11_2476" class="t s3_2476">C5: r_xmmreglo2 001:14:11 xmmreg1 xmmreglo3 </span>
<span id="t12_2476" class="t s3_2476">xmmreglo2 with mem to xmmreg1 </span><span id="t13_2476" class="t s3_2476">C5: r_xmmreglo2 001:14:mod xmmreg1 r/m </span>
<span id="t14_2476" class="t s3_2476">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="t15_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:14:11 ymmreg1 ymmreg3 </span>
<span id="t16_2476" class="t s3_2476">ymmreg2 with mem to ymmreg1 </span><span id="t17_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:14:mod ymmreg1 r/m </span>
<span id="t18_2476" class="t s3_2476">ymmreglo2 with ymmreglo3 to ymmreg1 </span><span id="t19_2476" class="t s3_2476">C5: r_ymmreglo2 101:14:11 ymmreg1 ymmreglo3 </span>
<span id="t1a_2476" class="t s3_2476">ymmreglo2 with mem to ymmreg1 </span><span id="t1b_2476" class="t s3_2476">C5: r_ymmreglo2 101:14:mod ymmreg1 r/m </span>
<span id="t1c_2476" class="t s4_2476">VUNPCKLPS — Unpack and Interleave Low Packed Single Precision Floating-Point Values </span>
<span id="t1d_2476" class="t s3_2476">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="t1e_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 000:14:11 xmmreg1 xmmreg3 </span>
<span id="t1f_2476" class="t s3_2476">xmmreg2 with mem to xmmreg1 </span><span id="t1g_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 000:14:mod xmmreg1 r/m </span>
<span id="t1h_2476" class="t s3_2476">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="t1i_2476" class="t s3_2476">C5: r_xmmreglo2 000:14:11 xmmreg1 xmmreglo3 </span>
<span id="t1j_2476" class="t s3_2476">xmmreglo2 with mem to xmmreg1 </span><span id="t1k_2476" class="t s3_2476">C5: r_xmmreglo2 000:14:mod xmmreg1 r/m </span>
<span id="t1l_2476" class="t s3_2476">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="t1m_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 100:14:11 ymmreg1 ymmreg3 </span>
<span id="t1n_2476" class="t s3_2476">ymmreg2 with mem to ymmreg1 </span><span id="t1o_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 100:14:mod ymmreg1 r/m </span>
<span id="t1p_2476" class="t s3_2476">ymmreglo2 with ymmreglo3 to ymmreg1 </span><span id="t1q_2476" class="t s3_2476">C5: r_ymmreglo2 100:14:11 ymmreg1 ymmreglo3 </span>
<span id="t1r_2476" class="t s3_2476">ymmreglo2 with mem to ymmreg1 </span><span id="t1s_2476" class="t s3_2476">C5: r_ymmreglo2 100:14:mod ymmreg1 r/m </span>
<span id="t1t_2476" class="t s4_2476">VXORPD — Bitwise Logical XOR for Double Precision Floating-Point Values </span>
<span id="t1u_2476" class="t s3_2476">xmmreg2 with xmmreg3 to xmmreg1 </span><span id="t1v_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 001:57:11 xmmreg1 xmmreg3 </span>
<span id="t1w_2476" class="t s3_2476">xmmreg2 with mem to xmmreg1 </span><span id="t1x_2476" class="t s3_2476">C4: rxb0_1: w xmmreg2 001:57:mod xmmreg1 r/m </span>
<span id="t1y_2476" class="t s3_2476">xmmreglo2 with xmmreglo3 to xmmreg1 </span><span id="t1z_2476" class="t s3_2476">C5: r_xmmreglo2 001:57:11 xmmreg1 xmmreglo3 </span>
<span id="t20_2476" class="t s3_2476">xmmreglo2 with mem to xmmreg1 </span><span id="t21_2476" class="t s3_2476">C5: r_xmmreglo2 001:57:mod xmmreg1 r/m </span>
<span id="t22_2476" class="t s3_2476">ymmreg2 with ymmreg3 to ymmreg1 </span><span id="t23_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:57:11 ymmreg1 ymmreg3 </span>
<span id="t24_2476" class="t s3_2476">ymmreg2 with mem to ymmreg1 </span><span id="t25_2476" class="t s3_2476">C4: rxb0_1: w ymmreg2 101:57:mod ymmreg1 r/m </span>
<span id="t26_2476" class="t s4_2476">Instruction and Format </span><span id="t27_2476" class="t s4_2476">Encoding </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
