// Seed: 2093553535
module module_0 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    input tri id_3,
    input wor id_4,
    input wand id_5,
    input tri1 id_6,
    input supply1 id_7
    , id_9
);
  tri id_10 = id_5 < 1'b0;
endmodule
module module_0 #(
    parameter id_11 = 32'd94,
    parameter id_14 = 32'd84
) (
    output tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7,
    output uwire id_8,
    output wor id_9,
    input supply0 id_10,
    input supply0 _id_11,
    input wire sample
    , id_17,
    input supply0 id_13,
    input uwire _id_14,
    output wor id_15
);
  wire [id_14 : module_1 ==  id_11] id_18;
  wire [-1 : -1] id_19;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_5,
      id_5,
      id_3,
      id_13,
      id_4
  );
  assign modCall_1.id_10 = 0;
endmodule
