$date
	Sun Oct 23 03:42:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#689148
b10111 !
1"
#689150
b10111 &
b10111 %
1$
#689151
0"
#689154
b1000110 &
b1000110 %
#689158
b100011 &
b100011 %
#689162
b1101010 &
b1101010 %
#689166
b110101 &
b110101 %
#689170
b10100000 &
b10100000 %
#689174
b1010000 &
b1010000 %
#689178
b101000 &
b101000 %
#689182
b10100 &
b10100 %
#689186
b1010 &
b1010 %
#689190
b101 &
b101 %
#689194
b10000 &
b10000 %
#689198
b1000 &
b1000 %
#689202
b100 &
b100 %
#689206
b10 &
b10 %
#689210
b1 &
b1 %
1#
#689214
b0 &
0#
b0 %
0$
#1742746
b1011 &
b1011 %
1$
b1011 !
1"
#1742747
0"
#1742750
b100010 &
b100010 %
#1742754
b10001 &
b10001 %
#1742758
b110100 &
b110100 %
#1742762
b11010 &
b11010 %
#1742766
b1101 &
b1101 %
#1742770
b101000 &
b101000 %
#1742774
b10100 &
b10100 %
#1742778
b1010 &
b1010 %
#1742782
b101 &
b101 %
#1742786
b10000 &
b10000 %
#1742790
b1000 &
b1000 %
#1742794
b100 &
b100 %
#1742798
b10 &
b10 %
#1742802
b1 &
b1 %
1#
#1742806
b0 &
0#
b0 %
0$
#2765678
b101 &
b101 %
1$
b101 !
1"
#2765679
0"
#2765682
b10000 &
b10000 %
#2765686
b1000 &
b1000 %
#2765690
b100 &
b100 %
#2765694
b10 &
b10 %
#2765698
b1 &
b1 %
1#
#2765702
b0 &
0#
b0 %
0$
#4500012
