#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jun 11 13:19:46 2024
# Process ID: 3844
# Current directory: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12164 C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.xpr
# Log file: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/vivado.log
# Journal file: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid\vivado.jou
# Running On: DESKTOP-DM7F4MG, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 2, Host memory: 8476 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/rosaClone/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 1195.309 ; gain = 435.887
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1221.848 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279785954A
open_hw_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 3377.383 ; gain = 2155.535
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3419.879 ; gain = 17.527
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
close_hw_manager
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/rosaClone/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
Reading block design file <C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>...
Adding component instance block -- digilentinc.com:ip:dvi2rgb:2.0 - dvi2rgb_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:vp:1.0 - vp_0
Successfully read diagram <hdmi_vga> from block design file <C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd>
Upgrading 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
upgrade_ip: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3558.527 ; gain = 115.539
update_module_reference: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 3558.527 ; gain = 115.539
update_compile_order -fileset sources_1
update_module_reference hdmi_vga_vp_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Desktop/rosaClone/SR-2024S/lab05/hdmi_vga_zybo/vivado-library'.
Upgrading 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/bd/hdmi_vga/hdmi_vga.bd'
INFO: [IP_Flow 19-3420] Updated hdmi_vga_vp_0_0 to use current project options
Wrote  : <C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/utils_1/imports/synth_1/hdmi_vga_wrapper.dcp with file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/synth_1/hdmi_vga_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/synth_1

launch_runs synth_1 -jobs 2
WARNING: [HDL 9-3756] overwriting previous definition of module 'delay_line' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v:23]
WARNING: [HDL 9-3756] overwriting previous definition of module 'hdmi_vga_wrapper' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/hdmi_vga_wrapper.v:12]
WARNING: [HDL 9-3756] overwriting previous definition of module 'register' [C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v:23]
WARNING: [filemgmt 20-736] The current top specification, "hdmi_vga_wrapper", does not uniquely identify a single design element. Using "hdmi_vga_wrapper" (Library: xil_defaultlib, File: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/hdmi_vga_wrapper.v).
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'delay_line()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/delay_line.v
	(Active) Duplicate found at line 23 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/delay_line.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'hdmi_vga_wrapper()' found in library 'xil_defaultlib'
Duplicate found at line 12 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
	(Active) Duplicate found at line 12 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/hdmi_vga_wrapper.v
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'register()' found in library 'xil_defaultlib'
Duplicate found at line 23 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab02/Delay_line/Delay_line.srcs/sources_1/new/register.v
	(Active) Duplicate found at line 23 of file C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/imports/new/register.v
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci' is already up-to-date
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <C:\Users\user\Desktop\rosaClone\SR-2024S\lab07\mass_centroid\mass_centroid.srcs\sources_1\bd\hdmi_vga\hdmi_vga.bd> 
Verilog Output written to : c:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.v
Verilog Output written to : c:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/sim/hdmi_vga.v
Verilog Output written to : c:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/hdl/hdmi_vga_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block vp_0 .
Exporting to file c:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/hw_handoff/hdmi_vga.hwh
Generated Hardware Definition File c:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.gen/sources_1/bd/hdmi_vga/synth/hdmi_vga.hwdef
[Tue Jun 11 13:39:17 2024] Launched hdmi_vga_vp_0_0_synth_1...
Run output will be captured here: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/hdmi_vga_vp_0_0_synth_1/runme.log
[Tue Jun 11 13:39:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 3810.938 ; gain = 226.305
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci' is already up-to-date
[Tue Jun 11 13:45:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/delayLineBRAM/delayLineBRAM.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci' is already up-to-date
[Tue Jun 11 13:55:39 2024] Launched impl_1...
Run output will be captured here: C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3813.219 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279785954A
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3826.746 ; gain = 0.000
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
save_wave_config {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-01:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3841.934 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279655144A
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/user/Desktop/rosaClone/SR-2024S/lab07/mass_centroid/mass_centroid.runs/impl_1/hdmi_vga_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_PixClkx"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"hdmi_vga_i/dvi2rgb_0/U0/GenerateDebug.ILA_RefClkx"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279655144A
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 15:58:59 2024...
