--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2L -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134076 paths analyzed, 1390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.379ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X77Y46.B4), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Ai_2 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 6)
  Clock Path Skew:      -0.075ns (0.555 - 0.630)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Ai_2 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y26.CQ      Tcko                  0.259   XLXN_29<2>
                                                       XLXI_2/Ai_2
    SLICE_X78Y28.D2      net (fanout=7)        0.572   XLXN_29<2>
    SLICE_X78Y28.D       Tilo                  0.043   XLXN_29<3>
                                                       XLXI_7/XLXI_23/A2/XLXI_3
    SLICE_X78Y28.B3      net (fanout=2)        0.368   XLXI_7/XLXI_23/XLXN_21
    SLICE_X78Y28.B       Tilo                  0.043   XLXN_29<3>
                                                       XLXI_7/XLXI_23/XLXI_5/XLXI_14
    SLICE_X79Y36.A6      net (fanout=4)        0.456   XLXI_7/XLXN_35
    SLICE_X79Y36.A       Tilo                  0.043   XLXN_59<15>
                                                       XLXI_7/XLXI_26/XLXI_11
    SLICE_X79Y36.B6      net (fanout=1)        0.181   XLXI_7/XLXI_26/XLXN_50
    SLICE_X79Y36.B       Tilo                  0.043   XLXN_59<15>
                                                       XLXI_7/XLXI_26/XLXI_14
    SLICE_X77Y42.B4      net (fanout=1)        0.507   XLXI_7/XLXN_49
    SLICE_X77Y42.B       Tilo                  0.043   XLXI_7/XLXI_19/XLXN_26
                                                       XLXI_7/XLXI_13
    SLICE_X77Y46.B4      net (fanout=8)        0.450   XLXI_7/XLXN_65
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.480ns logic, 2.534ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_7 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.983ns (Levels of Logic = 6)
  Clock Path Skew:      -0.082ns (0.555 - 0.637)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_7 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y30.AQ      Tcko                  0.223   XLXN_59<7>
                                                       XLXI_2/Bi_7
    SLICE_X78Y31.C6      net (fanout=5)        0.411   XLXN_59<7>
    SLICE_X78Y31.C       Tilo                  0.043   XLXI_7/XLXI_22/XLXN_7
                                                       XLXI_7/XLXI_22/A3/XLXI_2
    SLICE_X78Y30.A1      net (fanout=4)        0.467   XLXI_7/XLXI_22/XLXN_7
    SLICE_X78Y30.A       Tilo                  0.043   XLXN_66<11>
                                                       XLXI_7/XLXI_22/XLXI_5/XLXI_10
    SLICE_X79Y36.A5      net (fanout=4)        0.523   XLXI_7/XLXN_36
    SLICE_X79Y36.A       Tilo                  0.043   XLXN_59<15>
                                                       XLXI_7/XLXI_26/XLXI_11
    SLICE_X79Y36.B6      net (fanout=1)        0.181   XLXI_7/XLXI_26/XLXN_50
    SLICE_X79Y36.B       Tilo                  0.043   XLXN_59<15>
                                                       XLXI_7/XLXI_26/XLXI_14
    SLICE_X77Y42.B4      net (fanout=1)        0.507   XLXI_7/XLXN_49
    SLICE_X77Y42.B       Tilo                  0.043   XLXI_7/XLXI_19/XLXN_26
                                                       XLXI_7/XLXI_13
    SLICE_X77Y46.B4      net (fanout=8)        0.450   XLXI_7/XLXN_65
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.983ns (0.444ns logic, 2.539ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_5 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 6)
  Clock Path Skew:      -0.081ns (0.555 - 0.636)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_5 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y29.BQ      Tcko                  0.223   XLXN_59<6>
                                                       XLXI_2/Bi_5
    SLICE_X79Y30.A4      net (fanout=7)        0.449   XLXN_59<5>
    SLICE_X79Y30.A       Tilo                  0.043   XLXI_7/XLXN_37
                                                       XLXI_7/XLXI_22/A1/XLXI_2
    SLICE_X79Y30.C1      net (fanout=6)        0.376   XLXI_7/XLXI_22/XLXN_26
    SLICE_X79Y30.C       Tilo                  0.043   XLXI_7/XLXN_37
                                                       XLXI_7/XLXI_22/XLXI_5/XLXI_11
    SLICE_X79Y30.D4      net (fanout=1)        0.236   XLXI_7/XLXI_22/XLXI_5/XLXN_50
    SLICE_X79Y30.D       Tilo                  0.043   XLXI_7/XLXN_37
                                                       XLXI_7/XLXI_22/XLXI_5/XLXI_14
    SLICE_X79Y36.B3      net (fanout=3)        0.494   XLXI_7/XLXN_37
    SLICE_X79Y36.B       Tilo                  0.043   XLXN_59<15>
                                                       XLXI_7/XLXI_26/XLXI_14
    SLICE_X77Y42.B4      net (fanout=1)        0.507   XLXI_7/XLXN_49
    SLICE_X77Y42.B       Tilo                  0.043   XLXI_7/XLXI_19/XLXN_26
                                                       XLXI_7/XLXI_13
    SLICE_X77Y46.B4      net (fanout=8)        0.450   XLXI_7/XLXN_65
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (0.444ns logic, 2.512ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_5 (SLICE_X77Y46.B1), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Bi_24 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 5)
  Clock Path Skew:      -0.094ns (0.555 - 0.649)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Bi_24 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y45.AQ      Tcko                  0.259   XLXN_59<26>
                                                       XLXI_2/Bi_24
    SLICE_X79Y47.D2      net (fanout=8)        0.678   XLXN_59<24>
    SLICE_X79Y47.D       Tilo                  0.043   XLXI_7/XLXI_17/XLXN_31
                                                       XLXI_7/XLXI_17/A0/XLXI_2
    SLICE_X78Y47.D1      net (fanout=5)        0.564   XLXI_7/XLXI_17/XLXN_31
    SLICE_X78Y47.D       Tilo                  0.043   XLXI_7/XLXN_58
                                                       XLXI_7/XLXI_17/XLXI_5/XLXI_10
    SLICE_X77Y46.C3      net (fanout=5)        0.606   XLXI_7/XLXN_58
    SLICE_X77Y46.C       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_11
    SLICE_X77Y46.D4      net (fanout=1)        0.236   XLXI_7/XLXI_25/XLXN_50
    SLICE_X77Y46.D       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_14
    SLICE_X77Y46.B1      net (fanout=1)        0.355   XLXI_7/XLXN_67
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.437ns logic, 2.439ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Ai_18 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.856ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.555 - 0.644)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Ai_18 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.CQ      Tcko                  0.223   XLXN_29<18>
                                                       XLXI_2/Ai_18
    SLICE_X79Y41.B4      net (fanout=7)        0.685   XLXN_29<18>
    SLICE_X79Y41.B       Tilo                  0.043   XLXI_7/XLXI_19/XLXN_20
                                                       XLXI_7/XLXI_19/A2/XLXI_2
    SLICE_X76Y43.A2      net (fanout=6)        0.683   XLXI_7/XLXI_19/XLXN_20
    SLICE_X76Y43.A       Tilo                  0.043   XLXI_7/XLXN_54
                                                       XLXI_7/XLXI_19/XLXI_5/XLXI_11
    SLICE_X76Y43.B5      net (fanout=1)        0.161   XLXI_7/XLXI_19/XLXI_5/XLXN_50
    SLICE_X76Y43.B       Tilo                  0.043   XLXI_7/XLXN_54
                                                       XLXI_7/XLXI_19/XLXI_5/XLXI_14
    SLICE_X77Y46.C6      net (fanout=4)        0.292   XLXI_7/XLXN_54
    SLICE_X77Y46.C       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_11
    SLICE_X77Y46.D4      net (fanout=1)        0.236   XLXI_7/XLXI_25/XLXN_50
    SLICE_X77Y46.D       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_14
    SLICE_X77Y46.B1      net (fanout=1)        0.355   XLXI_7/XLXN_67
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.444ns logic, 2.412ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/Ai_24 (FF)
  Destination:          XLXI_6/GPIOf0_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (0.555 - 0.648)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_2/Ai_24 to XLXI_6/GPIOf0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y42.AQ      Tcko                  0.259   XLXN_29<26>
                                                       XLXI_2/Ai_24
    SLICE_X79Y47.D3      net (fanout=8)        0.539   XLXN_29<24>
    SLICE_X79Y47.D       Tilo                  0.043   XLXI_7/XLXI_17/XLXN_31
                                                       XLXI_7/XLXI_17/A0/XLXI_2
    SLICE_X78Y47.D1      net (fanout=5)        0.564   XLXI_7/XLXI_17/XLXN_31
    SLICE_X78Y47.D       Tilo                  0.043   XLXI_7/XLXN_58
                                                       XLXI_7/XLXI_17/XLXI_5/XLXI_10
    SLICE_X77Y46.C3      net (fanout=5)        0.606   XLXI_7/XLXN_58
    SLICE_X77Y46.C       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_11
    SLICE_X77Y46.D4      net (fanout=1)        0.236   XLXI_7/XLXI_25/XLXN_50
    SLICE_X77Y46.D       Tilo                  0.043   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_25/XLXI_14
    SLICE_X77Y46.B1      net (fanout=1)        0.355   XLXI_7/XLXN_67
    SLICE_X77Y46.CLK     Tas                   0.006   XLXI_6/GPIOf0<5>
                                                       XLXI_7/XLXI_15
                                                       XLXI_6/GPIOf0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.437ns logic, 2.300ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_8 (SLICE_X46Y57.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_6/GPIOf0_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.338ns (0.996 - 1.334)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_6/GPIOf0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y47.AQ      Tcko                  0.223   rst
                                                       XLXI_1/rst
    SLICE_X46Y57.SR      net (fanout=25)       1.642   rst
    SLICE_X46Y57.CLK     Trck                  0.151   XLXI_6/GPIOf0<11>
                                                       XLXI_6/GPIOf0_8
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.374ns logic, 1.642ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/Bi_25 (SLICE_X82Y45.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/SW_OK_15 (FF)
  Destination:          XLXI_2/Bi_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.779 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/SW_OK_15 to XLXI_2/Bi_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.CQ      Tcko                  0.100   SW_OK<15>
                                                       XLXI_1/SW_OK_15
    SLICE_X82Y45.B6      net (fanout=79)       0.257   SW_OK<15>
    SLICE_X82Y45.CLK     Tah         (-Th)     0.059   XLXN_59<26>
                                                       XLXI_2/Bi_25_rstpot
                                                       XLXI_2/Bi_25
    -------------------------------------------------  ---------------------------
    Total                                      0.298ns (0.041ns logic, 0.257ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Bi_27 (SLICE_X79Y46.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/SW_OK_15 (FF)
  Destination:          XLXI_2/Bi_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.260ns (0.778 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/SW_OK_15 to XLXI_2/Bi_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.CQ      Tcko                  0.100   SW_OK<15>
                                                       XLXI_1/SW_OK_15
    SLICE_X79Y46.D6      net (fanout=79)       0.262   SW_OK<15>
    SLICE_X79Y46.CLK     Tah         (-Th)     0.033   XLXN_59<27>
                                                       XLXI_2/Mmux_Bi[31]_Bi[31]_mux_49_OUT20
                                                       XLXI_2/Bi_27
    -------------------------------------------------  ---------------------------
    Total                                      0.329ns (0.067ns logic, 0.262ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Bi_21 (SLICE_X78Y42.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/SW_OK_15 (FF)
  Destination:          XLXI_2/Bi_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (0.777 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/SW_OK_15 to XLXI_2/Bi_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y52.CQ      Tcko                  0.100   SW_OK<15>
                                                       XLXI_1/SW_OK_15
    SLICE_X78Y42.B6      net (fanout=79)       0.309   SW_OK<15>
    SLICE_X78Y42.CLK     Tah         (-Th)     0.059   XLXN_59<22>
                                                       XLXI_2/Bi_21_rstpot
                                                       XLXI_2/Bi_21
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.041ns logic, 0.309ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_0/SR
  Location pin: SLICE_X48Y55.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_1/SR
  Location pin: SLICE_X48Y55.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    7.379|    1.782|    3.124|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 134076 paths, 0 nets, and 3666 connections

Design statistics:
   Minimum period:   7.379ns{1}   (Maximum frequency: 135.520MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 25 15:07:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



