// Seed: 1934883506
module module_0 (
    output logic id_0,
    input  logic id_1,
    output logic id_2,
    input  logic id_3
);
  task id_4(id_5);
    id_4 = 1'b0;
  endtask
  supply0 id_6;
  assign id_6[1'b0|1'b0][1] = 1;
  logic id_7;
  logic id_8;
  logic id_9, id_10;
  assign id_7 = 1;
  assign id_5 = id_4;
  logic id_11;
  logic id_12;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
