// Seed: 4008933487
module module_0 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6
);
  logic [-1  -  1 : -1] id_8;
  ;
  logic id_9;
  assign module_1.id_7 = 0;
  assign id_1 = 1;
  logic id_10;
  ;
  logic id_11;
endmodule
module module_0 (
    output tri1 id_0,
    output wor id_1,
    output wand id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wor module_1,
    output wor id_14,
    output logic id_15
);
  always_comb @(id_9 or 1) id_15 = id_4;
  logic [7:0] id_17 = id_17;
  assign id_0 = id_12 ? 1 : id_12 & id_17[-1'b0/(-1)];
  module_0 modCall_1 (
      id_0,
      id_2,
      id_10,
      id_5,
      id_1,
      id_7,
      id_8
  );
  wire id_18;
endmodule
