PIO
===

Register Listing for PIO
------------------------

+------------------------------------------------------+-------------------------------------------+
| Register                                             | Address                                   |
+======================================================+===========================================+
| :ref:`PIO_SFR_CTRL <PIO_SFR_CTRL>`                   | :ref:`0x40202000 <PIO_SFR_CTRL>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_FSTAT <PIO_SFR_FSTAT>`                 | :ref:`0x40202004 <PIO_SFR_FSTAT>`         |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_FDEBUG <PIO_SFR_FDEBUG>`               | :ref:`0x40202008 <PIO_SFR_FDEBUG>`        |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_FLEVEL <PIO_SFR_FLEVEL>`               | :ref:`0x4020200c <PIO_SFR_FLEVEL>`        |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_TXF0 <PIO_SFR_TXF0>`                   | :ref:`0x40202010 <PIO_SFR_TXF0>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_TXF1 <PIO_SFR_TXF1>`                   | :ref:`0x40202014 <PIO_SFR_TXF1>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_TXF2 <PIO_SFR_TXF2>`                   | :ref:`0x40202018 <PIO_SFR_TXF2>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_RESERVED7 <PIO_RESERVED7>`                 | :ref:`0x4020201c <PIO_RESERVED7>`         |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_RXF0 <PIO_SFR_RXF0>`                   | :ref:`0x40202020 <PIO_SFR_RXF0>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_RXF1 <PIO_SFR_RXF1>`                   | :ref:`0x40202024 <PIO_SFR_RXF1>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_RXF2 <PIO_SFR_RXF2>`                   | :ref:`0x40202028 <PIO_SFR_RXF2>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_TXF3 <PIO_SFR_TXF3>`                   | :ref:`0x4020202c <PIO_SFR_TXF3>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ <PIO_SFR_IRQ>`                     | :ref:`0x40202030 <PIO_SFR_IRQ>`           |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ_FORCE <PIO_SFR_IRQ_FORCE>`         | :ref:`0x40202034 <PIO_SFR_IRQ_FORCE>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SYNC_BYPASS <PIO_SFR_SYNC_BYPASS>`     | :ref:`0x40202038 <PIO_SFR_SYNC_BYPASS>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_DBG_PADOUT <PIO_SFR_DBG_PADOUT>`       | :ref:`0x4020203c <PIO_SFR_DBG_PADOUT>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_DBG_PADOE <PIO_SFR_DBG_PADOE>`         | :ref:`0x40202040 <PIO_SFR_DBG_PADOE>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_DBG_CFGINFO <PIO_SFR_DBG_CFGINFO>`     | :ref:`0x40202044 <PIO_SFR_DBG_CFGINFO>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM0 <PIO_SFR_INSTR_MEM0>`       | :ref:`0x40202048 <PIO_SFR_INSTR_MEM0>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM1 <PIO_SFR_INSTR_MEM1>`       | :ref:`0x4020204c <PIO_SFR_INSTR_MEM1>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM2 <PIO_SFR_INSTR_MEM2>`       | :ref:`0x40202050 <PIO_SFR_INSTR_MEM2>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM3 <PIO_SFR_INSTR_MEM3>`       | :ref:`0x40202054 <PIO_SFR_INSTR_MEM3>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM4 <PIO_SFR_INSTR_MEM4>`       | :ref:`0x40202058 <PIO_SFR_INSTR_MEM4>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM5 <PIO_SFR_INSTR_MEM5>`       | :ref:`0x4020205c <PIO_SFR_INSTR_MEM5>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM6 <PIO_SFR_INSTR_MEM6>`       | :ref:`0x40202060 <PIO_SFR_INSTR_MEM6>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM7 <PIO_SFR_INSTR_MEM7>`       | :ref:`0x40202064 <PIO_SFR_INSTR_MEM7>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM8 <PIO_SFR_INSTR_MEM8>`       | :ref:`0x40202068 <PIO_SFR_INSTR_MEM8>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM9 <PIO_SFR_INSTR_MEM9>`       | :ref:`0x4020206c <PIO_SFR_INSTR_MEM9>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM10 <PIO_SFR_INSTR_MEM10>`     | :ref:`0x40202070 <PIO_SFR_INSTR_MEM10>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM11 <PIO_SFR_INSTR_MEM11>`     | :ref:`0x40202074 <PIO_SFR_INSTR_MEM11>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM12 <PIO_SFR_INSTR_MEM12>`     | :ref:`0x40202078 <PIO_SFR_INSTR_MEM12>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM13 <PIO_SFR_INSTR_MEM13>`     | :ref:`0x4020207c <PIO_SFR_INSTR_MEM13>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM14 <PIO_SFR_INSTR_MEM14>`     | :ref:`0x40202080 <PIO_SFR_INSTR_MEM14>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM15 <PIO_SFR_INSTR_MEM15>`     | :ref:`0x40202084 <PIO_SFR_INSTR_MEM15>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM16 <PIO_SFR_INSTR_MEM16>`     | :ref:`0x40202088 <PIO_SFR_INSTR_MEM16>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM17 <PIO_SFR_INSTR_MEM17>`     | :ref:`0x4020208c <PIO_SFR_INSTR_MEM17>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM18 <PIO_SFR_INSTR_MEM18>`     | :ref:`0x40202090 <PIO_SFR_INSTR_MEM18>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM19 <PIO_SFR_INSTR_MEM19>`     | :ref:`0x40202094 <PIO_SFR_INSTR_MEM19>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM20 <PIO_SFR_INSTR_MEM20>`     | :ref:`0x40202098 <PIO_SFR_INSTR_MEM20>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM21 <PIO_SFR_INSTR_MEM21>`     | :ref:`0x4020209c <PIO_SFR_INSTR_MEM21>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM22 <PIO_SFR_INSTR_MEM22>`     | :ref:`0x402020a0 <PIO_SFR_INSTR_MEM22>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM23 <PIO_SFR_INSTR_MEM23>`     | :ref:`0x402020a4 <PIO_SFR_INSTR_MEM23>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM24 <PIO_SFR_INSTR_MEM24>`     | :ref:`0x402020a8 <PIO_SFR_INSTR_MEM24>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM25 <PIO_SFR_INSTR_MEM25>`     | :ref:`0x402020ac <PIO_SFR_INSTR_MEM25>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM26 <PIO_SFR_INSTR_MEM26>`     | :ref:`0x402020b0 <PIO_SFR_INSTR_MEM26>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM27 <PIO_SFR_INSTR_MEM27>`     | :ref:`0x402020b4 <PIO_SFR_INSTR_MEM27>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM28 <PIO_SFR_INSTR_MEM28>`     | :ref:`0x402020b8 <PIO_SFR_INSTR_MEM28>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM29 <PIO_SFR_INSTR_MEM29>`     | :ref:`0x402020bc <PIO_SFR_INSTR_MEM29>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM30 <PIO_SFR_INSTR_MEM30>`     | :ref:`0x402020c0 <PIO_SFR_INSTR_MEM30>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INSTR_MEM31 <PIO_SFR_INSTR_MEM31>`     | :ref:`0x402020c4 <PIO_SFR_INSTR_MEM31>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_CLKDIV <PIO_SFR_SM0_CLKDIV>`       | :ref:`0x402020c8 <PIO_SFR_SM0_CLKDIV>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_EXECCTRL <PIO_SFR_SM0_EXECCTRL>`   | :ref:`0x402020cc <PIO_SFR_SM0_EXECCTRL>`  |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_SHIFTCTRL <PIO_SFR_SM0_SHIFTCTRL>` | :ref:`0x402020d0 <PIO_SFR_SM0_SHIFTCTRL>` |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_ADDR <PIO_SFR_SM0_ADDR>`           | :ref:`0x402020d4 <PIO_SFR_SM0_ADDR>`      |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_INSTR <PIO_SFR_SM0_INSTR>`         | :ref:`0x402020d8 <PIO_SFR_SM0_INSTR>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM0_PINCTRL <PIO_SFR_SM0_PINCTRL>`     | :ref:`0x402020dc <PIO_SFR_SM0_PINCTRL>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_CLKDIV <PIO_SFR_SM1_CLKDIV>`       | :ref:`0x402020e0 <PIO_SFR_SM1_CLKDIV>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_EXECCTRL <PIO_SFR_SM1_EXECCTRL>`   | :ref:`0x402020e4 <PIO_SFR_SM1_EXECCTRL>`  |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_SHIFTCTRL <PIO_SFR_SM1_SHIFTCTRL>` | :ref:`0x402020e8 <PIO_SFR_SM1_SHIFTCTRL>` |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_ADDR <PIO_SFR_SM1_ADDR>`           | :ref:`0x402020ec <PIO_SFR_SM1_ADDR>`      |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_INSTR <PIO_SFR_SM1_INSTR>`         | :ref:`0x402020f0 <PIO_SFR_SM1_INSTR>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM1_PINCTRL <PIO_SFR_SM1_PINCTRL>`     | :ref:`0x402020f4 <PIO_SFR_SM1_PINCTRL>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_CLKDIV <PIO_SFR_SM2_CLKDIV>`       | :ref:`0x402020f8 <PIO_SFR_SM2_CLKDIV>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_EXECCTRL <PIO_SFR_SM2_EXECCTRL>`   | :ref:`0x402020fc <PIO_SFR_SM2_EXECCTRL>`  |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_SHIFTCTRL <PIO_SFR_SM2_SHIFTCTRL>` | :ref:`0x40202100 <PIO_SFR_SM2_SHIFTCTRL>` |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_ADDR <PIO_SFR_SM2_ADDR>`           | :ref:`0x40202104 <PIO_SFR_SM2_ADDR>`      |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_INSTR <PIO_SFR_SM2_INSTR>`         | :ref:`0x40202108 <PIO_SFR_SM2_INSTR>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM2_PINCTRL <PIO_SFR_SM2_PINCTRL>`     | :ref:`0x4020210c <PIO_SFR_SM2_PINCTRL>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_CLKDIV <PIO_SFR_SM3_CLKDIV>`       | :ref:`0x40202110 <PIO_SFR_SM3_CLKDIV>`    |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_EXECCTRL <PIO_SFR_SM3_EXECCTRL>`   | :ref:`0x40202114 <PIO_SFR_SM3_EXECCTRL>`  |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_SHIFTCTRL <PIO_SFR_SM3_SHIFTCTRL>` | :ref:`0x40202118 <PIO_SFR_SM3_SHIFTCTRL>` |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_ADDR <PIO_SFR_SM3_ADDR>`           | :ref:`0x4020211c <PIO_SFR_SM3_ADDR>`      |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_INSTR <PIO_SFR_SM3_INSTR>`         | :ref:`0x40202120 <PIO_SFR_SM3_INSTR>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_SM3_PINCTRL <PIO_SFR_SM3_PINCTRL>`     | :ref:`0x40202124 <PIO_SFR_SM3_PINCTRL>`   |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_INTR <PIO_SFR_INTR>`                   | :ref:`0x40202128 <PIO_SFR_INTR>`          |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ0_INTE <PIO_SFR_IRQ0_INTE>`         | :ref:`0x4020212c <PIO_SFR_IRQ0_INTE>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ0_INTF <PIO_SFR_IRQ0_INTF>`         | :ref:`0x40202130 <PIO_SFR_IRQ0_INTF>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ0_INTS <PIO_SFR_IRQ0_INTS>`         | :ref:`0x40202134 <PIO_SFR_IRQ0_INTS>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ1_INTE <PIO_SFR_IRQ1_INTE>`         | :ref:`0x40202138 <PIO_SFR_IRQ1_INTE>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ1_INTF <PIO_SFR_IRQ1_INTF>`         | :ref:`0x4020213c <PIO_SFR_IRQ1_INTF>`     |
+------------------------------------------------------+-------------------------------------------+
| :ref:`PIO_SFR_IRQ1_INTS <PIO_SFR_IRQ1_INTS>`         | :ref:`0x40202140 <PIO_SFR_IRQ1_INTS>`     |
+------------------------------------------------------+-------------------------------------------+

PIO_SFR_CTRL
^^^^^^^^^^^^

`Address: 0x40202000 + 0x0 = 0x40202000`


    .. wavedrom::
        :caption: PIO_SFR_CTRL

        {
            "reg": [
                {"name": "en",  "bits": 4},
                {"name": "restart",  "bits": 4},
                {"name": "clkdiv_restart",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+----------------+--------------------------------------------+
| Field  | Name           | Description                                |
+========+================+============================================+
| [3:0]  | EN             | en read/write control register             |
+--------+----------------+--------------------------------------------+
| [7:4]  | RESTART        | restart read/write control register        |
+--------+----------------+--------------------------------------------+
| [11:8] | CLKDIV_RESTART | clkdiv_restart read/write control register |
+--------+----------------+--------------------------------------------+

PIO_SFR_FSTAT
^^^^^^^^^^^^^

`Address: 0x40202000 + 0x4 = 0x40202004`


    .. wavedrom::
        :caption: PIO_SFR_FSTAT

        {
            "reg": [
                {"name": "rx_full",  "bits": 4},
                {"name": "constant0",  "bits": 4},
                {"name": "rx_empty",  "bits": 4},
                {"name": "constant1",  "bits": 4},
                {"name": "tx_full",  "bits": 4},
                {"name": "constant2",  "bits": 4},
                {"name": "tx_empty",  "bits": 4},
                {"name": "constant3",  "bits": 4}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+------------------------------------+
| Field   | Name      | Description                        |
+=========+===========+====================================+
| [3:0]   | RX_FULL   | rx_full read only status register  |
+---------+-----------+------------------------------------+
| [7:4]   | CONSTANT0 | constant value of 0                |
+---------+-----------+------------------------------------+
| [11:8]  | RX_EMPTY  | rx_empty read only status register |
+---------+-----------+------------------------------------+
| [15:12] | CONSTANT1 | constant value of 0                |
+---------+-----------+------------------------------------+
| [19:16] | TX_FULL   | tx_full read only status register  |
+---------+-----------+------------------------------------+
| [23:20] | CONSTANT2 | constant value of 0                |
+---------+-----------+------------------------------------+
| [27:24] | TX_EMPTY  | tx_empty read only status register |
+---------+-----------+------------------------------------+
| [31:28] | CONSTANT3 | constant value of 0                |
+---------+-----------+------------------------------------+

PIO_SFR_FDEBUG
^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x8 = 0x40202008`


    .. wavedrom::
        :caption: PIO_SFR_FDEBUG

        {
            "reg": [
                {"name": "rxstall",  "bits": 4},
                {"name": "nc_dbg3",  "bits": 1},
                {"name": "rxunder",  "bits": 4},
                {"name": "nc_dbg2",  "bits": 4},
                {"name": "txover",  "bits": 4},
                {"name": "nc_dbg1",  "bits": 4},
                {"name": "txstall",  "bits": 4},
                {"name": "nc_dbg0",  "bits": 4},
                {"bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------+-------------------------------------+
| Field   | Name    | Description                         |
+=========+=========+=====================================+
| [3:0]   | RXSTALL | rxstall read/write control register |
+---------+---------+-------------------------------------+
| [4]     | NC_DBG3 | nc_dbg3 read/write control register |
+---------+---------+-------------------------------------+
| [8:5]   | RXUNDER | rxunder read/write control register |
+---------+---------+-------------------------------------+
| [12:9]  | NC_DBG2 | nc_dbg2 read/write control register |
+---------+---------+-------------------------------------+
| [16:13] | TXOVER  | txover read/write control register  |
+---------+---------+-------------------------------------+
| [20:17] | NC_DBG1 | nc_dbg1 read/write control register |
+---------+---------+-------------------------------------+
| [24:21] | TXSTALL | txstall read/write control register |
+---------+---------+-------------------------------------+
| [28:25] | NC_DBG0 | nc_dbg0 read/write control register |
+---------+---------+-------------------------------------+

PIO_SFR_FLEVEL
^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xc = 0x4020200c`


    .. wavedrom::
        :caption: PIO_SFR_FLEVEL

        {
            "reg": [
                {"name": "tx_level0",  "bits": 3},
                {"name": "constant0",  "bits": 1},
                {"name": "rx_level0",  "bits": 3},
                {"name": "constant1",  "bits": 1},
                {"name": "tx_level1",  "bits": 3},
                {"name": "constant2",  "bits": 1},
                {"name": "rx_level1",  "bits": 3},
                {"name": "constant3",  "bits": 1},
                {"name": "tx_level2",  "bits": 3},
                {"name": "constant4",  "bits": 1},
                {"name": "rx_level2",  "bits": 3},
                {"name": "constant5",  "bits": 1},
                {"name": "tx_level3",  "bits": 3},
                {"name": "constant6",  "bits": 1},
                {"name": "rx_level3",  "bits": 3},
                {"name": "constant7",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------+---------------------------------------+
| Field   | Name      | Description                           |
+=========+===========+=======================================+
| [2:0]   | TX_LEVEL0 | tx_level[0] read only status register |
+---------+-----------+---------------------------------------+
| [3]     | CONSTANT0 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [6:4]   | RX_LEVEL0 | rx_level[0] read only status register |
+---------+-----------+---------------------------------------+
| [7]     | CONSTANT1 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [10:8]  | TX_LEVEL1 | tx_level[1] read only status register |
+---------+-----------+---------------------------------------+
| [11]    | CONSTANT2 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [14:12] | RX_LEVEL1 | rx_level[1] read only status register |
+---------+-----------+---------------------------------------+
| [15]    | CONSTANT3 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [18:16] | TX_LEVEL2 | tx_level[2] read only status register |
+---------+-----------+---------------------------------------+
| [19]    | CONSTANT4 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [22:20] | RX_LEVEL2 | rx_level[2] read only status register |
+---------+-----------+---------------------------------------+
| [23]    | CONSTANT5 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [26:24] | TX_LEVEL3 | tx_level[3] read only status register |
+---------+-----------+---------------------------------------+
| [27]    | CONSTANT6 | constant value of 0                   |
+---------+-----------+---------------------------------------+
| [30:28] | RX_LEVEL3 | rx_level[3] read only status register |
+---------+-----------+---------------------------------------+
| [31]    | CONSTANT7 | constant value of 0                   |
+---------+-----------+---------------------------------------+

PIO_SFR_TXF0
^^^^^^^^^^^^

`Address: 0x40202000 + 0x10 = 0x40202010`


    .. wavedrom::
        :caption: PIO_SFR_TXF0

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_SFR_TXF1
^^^^^^^^^^^^

`Address: 0x40202000 + 0x14 = 0x40202014`


    .. wavedrom::
        :caption: PIO_SFR_TXF1

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_SFR_TXF2
^^^^^^^^^^^^

`Address: 0x40202000 + 0x18 = 0x40202018`


    .. wavedrom::
        :caption: PIO_SFR_TXF2

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_RESERVED7
^^^^^^^^^^^^^

`Address: 0x40202000 + 0x1c = 0x4020201c`


    .. wavedrom::
        :caption: PIO_RESERVED7

        {
            "reg": [
                {"name": "reserved7", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


PIO_SFR_RXF0
^^^^^^^^^^^^

`Address: 0x40202000 + 0x20 = 0x40202020`


    .. wavedrom::
        :caption: PIO_SFR_RXF0

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_SFR_RXF1
^^^^^^^^^^^^

`Address: 0x40202000 + 0x24 = 0x40202024`


    .. wavedrom::
        :caption: PIO_SFR_RXF1

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_SFR_RXF2
^^^^^^^^^^^^

`Address: 0x40202000 + 0x28 = 0x40202028`


    .. wavedrom::
        :caption: PIO_SFR_RXF2

        {
            "reg": [
                {"name": "pdout",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+---------------------------------+
| Field  | Name  | Description                     |
+========+=======+=================================+
| [31:0] | PDOUT | pdout read only status register |
+--------+-------+---------------------------------+

PIO_SFR_TXF3
^^^^^^^^^^^^

`Address: 0x40202000 + 0x2c = 0x4020202c`


    .. wavedrom::
        :caption: PIO_SFR_TXF3

        {
            "reg": [
                {"name": "fdin",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------+----------------------------------+
| Field  | Name | Description                      |
+========+======+==================================+
| [31:0] | FDIN | fdin read/write control register |
+--------+------+----------------------------------+

PIO_SFR_IRQ
^^^^^^^^^^^

`Address: 0x40202000 + 0x30 = 0x40202030`


    .. wavedrom::
        :caption: PIO_SFR_IRQ

        {
            "reg": [
                {"name": "sfr_irq",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------+-----------------------------------+
| Field | Name    | Description                       |
+=======+=========+===================================+
| [7:0] | SFR_IRQ | sfr_irq read only status register |
+-------+---------+-----------------------------------+

PIO_SFR_IRQ_FORCE
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x34 = 0x40202034`


    .. wavedrom::
        :caption: PIO_SFR_IRQ_FORCE

        {
            "reg": [
                {"name": "sfr_irq_force",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+---------------+-------------------------------------------+
| Field | Name          | Description                               |
+=======+===============+===========================================+
| [7:0] | SFR_IRQ_FORCE | sfr_irq_force read/write control register |
+-------+---------------+-------------------------------------------+

PIO_SFR_SYNC_BYPASS
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x38 = 0x40202038`


    .. wavedrom::
        :caption: PIO_SFR_SYNC_BYPASS

        {
            "reg": [
                {"name": "sfr_sync_bypass",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+---------------------------------------------+
| Field  | Name            | Description                                 |
+========+=================+=============================================+
| [31:0] | SFR_SYNC_BYPASS | sfr_sync_bypass read/write control register |
+--------+-----------------+---------------------------------------------+

PIO_SFR_DBG_PADOUT
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x3c = 0x4020203c`


    .. wavedrom::
        :caption: PIO_SFR_DBG_PADOUT

        {
            "reg": [
                {"name": "gpio_in",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+---------+-----------------------------------+
| Field  | Name    | Description                       |
+========+=========+===================================+
| [31:0] | GPIO_IN | gpio_in read only status register |
+--------+---------+-----------------------------------+

PIO_SFR_DBG_PADOE
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x40 = 0x40202040`


    .. wavedrom::
        :caption: PIO_SFR_DBG_PADOE

        {
            "reg": [
                {"name": "gpio_dir",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+------------------------------------+
| Field  | Name     | Description                        |
+========+==========+====================================+
| [31:0] | GPIO_DIR | gpio_dir read only status register |
+--------+----------+------------------------------------+

PIO_SFR_DBG_CFGINFO
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x44 = 0x40202044`


    .. wavedrom::
        :caption: PIO_SFR_DBG_CFGINFO

        {
            "reg": [
                {"name": "constant0",  "bits": 8},
                {"name": "constant1",  "bits": 8},
                {"name": "constant2",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+-----------+----------------------+
| Field   | Name      | Description          |
+=========+===========+======================+
| [7:0]   | CONSTANT0 | constant value of 4  |
+---------+-----------+----------------------+
| [15:8]  | CONSTANT1 | constant value of 4  |
+---------+-----------+----------------------+
| [31:16] | CONSTANT2 | constant value of 32 |
+---------+-----------+----------------------+

PIO_SFR_INSTR_MEM0
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x48 = 0x40202048`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM0

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM1
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x4c = 0x4020204c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM1

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM2
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x50 = 0x40202050`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM2

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM3
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x54 = 0x40202054`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM3

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM4
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x58 = 0x40202058`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM4

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM5
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x5c = 0x4020205c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM5

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM6
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x60 = 0x40202060`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM6

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM7
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x64 = 0x40202064`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM7

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM8
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x68 = 0x40202068`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM8

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM9
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x6c = 0x4020206c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM9

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM10
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x70 = 0x40202070`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM10

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM11
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x74 = 0x40202074`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM11

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM12
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x78 = 0x40202078`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM12

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM13
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x7c = 0x4020207c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM13

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM14
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x80 = 0x40202080`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM14

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM15
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x84 = 0x40202084`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM15

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM16
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x88 = 0x40202088`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM16

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM17
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x8c = 0x4020208c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM17

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM18
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x90 = 0x40202090`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM18

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM19
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x94 = 0x40202094`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM19

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM20
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x98 = 0x40202098`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM20

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM21
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x9c = 0x4020209c`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM21

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM22
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xa0 = 0x402020a0`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM22

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM23
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xa4 = 0x402020a4`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM23

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM24
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xa8 = 0x402020a8`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM24

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM25
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xac = 0x402020ac`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM25

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM26
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xb0 = 0x402020b0`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM26

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM27
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xb4 = 0x402020b4`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM27

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM28
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xb8 = 0x402020b8`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM28

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM29
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xbc = 0x402020bc`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM29

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM30
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xc0 = 0x402020c0`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM30

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_INSTR_MEM31
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xc4 = 0x402020c4`


    .. wavedrom::
        :caption: PIO_SFR_INSTR_MEM31

        {
            "reg": [
                {"name": "instr",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+-----------------------------------+
| Field  | Name  | Description                       |
+========+=======+===================================+
| [31:0] | INSTR | instr read/write control register |
+--------+-------+-----------------------------------+

PIO_SFR_SM0_CLKDIV
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xc8 = 0x402020c8`


    .. wavedrom::
        :caption: PIO_SFR_SM0_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

PIO_SFR_SM0_EXECCTRL
^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xcc = 0x402020cc`


    .. wavedrom::
        :caption: PIO_SFR_SM0_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED       | exec_stalled read/write control register       |
+---------+--------------------+------------------------------------------------+

PIO_SFR_SM0_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xd0 = 0x402020d0`


    .. wavedrom::
        :caption: PIO_SFR_SM0_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

PIO_SFR_SM0_ADDR
^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xd4 = 0x402020d4`


    .. wavedrom::
        :caption: PIO_SFR_SM0_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_SFR_SM0_INSTR
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xd8 = 0x402020d8`


    .. wavedrom::
        :caption: PIO_SFR_SM0_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_SFR_SM0_PINCTRL
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xdc = 0x402020dc`


    .. wavedrom::
        :caption: PIO_SFR_SM0_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

PIO_SFR_SM1_CLKDIV
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xe0 = 0x402020e0`


    .. wavedrom::
        :caption: PIO_SFR_SM1_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

PIO_SFR_SM1_EXECCTRL
^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xe4 = 0x402020e4`


    .. wavedrom::
        :caption: PIO_SFR_SM1_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED       | exec_stalled read/write control register       |
+---------+--------------------+------------------------------------------------+

PIO_SFR_SM1_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xe8 = 0x402020e8`


    .. wavedrom::
        :caption: PIO_SFR_SM1_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

PIO_SFR_SM1_ADDR
^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xec = 0x402020ec`


    .. wavedrom::
        :caption: PIO_SFR_SM1_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_SFR_SM1_INSTR
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xf0 = 0x402020f0`


    .. wavedrom::
        :caption: PIO_SFR_SM1_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_SFR_SM1_PINCTRL
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xf4 = 0x402020f4`


    .. wavedrom::
        :caption: PIO_SFR_SM1_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

PIO_SFR_SM2_CLKDIV
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xf8 = 0x402020f8`


    .. wavedrom::
        :caption: PIO_SFR_SM2_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

PIO_SFR_SM2_EXECCTRL
^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0xfc = 0x402020fc`


    .. wavedrom::
        :caption: PIO_SFR_SM2_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED       | exec_stalled read/write control register       |
+---------+--------------------+------------------------------------------------+

PIO_SFR_SM2_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x100 = 0x40202100`


    .. wavedrom::
        :caption: PIO_SFR_SM2_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

PIO_SFR_SM2_ADDR
^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x104 = 0x40202104`


    .. wavedrom::
        :caption: PIO_SFR_SM2_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_SFR_SM2_INSTR
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x108 = 0x40202108`


    .. wavedrom::
        :caption: PIO_SFR_SM2_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_SFR_SM2_PINCTRL
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x10c = 0x4020210c`


    .. wavedrom::
        :caption: PIO_SFR_SM2_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

PIO_SFR_SM3_CLKDIV
^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x110 = 0x40202110`


    .. wavedrom::
        :caption: PIO_SFR_SM3_CLKDIV

        {
            "reg": [
                {"name": "unused_div",  "bits": 8},
                {"name": "div_frac",  "bits": 8},
                {"name": "div_int",  "bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+---------+------------+----------------------------------------+
| Field   | Name       | Description                            |
+=========+============+========================================+
| [7:0]   | UNUSED_DIV | unused_div read/write control register |
+---------+------------+----------------------------------------+
| [15:8]  | DIV_FRAC   | div_frac read/write control register   |
+---------+------------+----------------------------------------+
| [31:16] | DIV_INT    | div_int read/write control register    |
+---------+------------+----------------------------------------+

PIO_SFR_SM3_EXECCTRL
^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x114 = 0x40202114`


    .. wavedrom::
        :caption: PIO_SFR_SM3_EXECCTRL

        {
            "reg": [
                {"name": "status_n",  "bits": 4},
                {"name": "status_sel",  "bits": 1},
                {"name": "resvd_exec",  "bits": 2},
                {"name": "wrap_target",  "bits": 5},
                {"name": "pend",  "bits": 5},
                {"name": "out_sticky",  "bits": 1},
                {"name": "inline_out_en",  "bits": 1},
                {"name": "out_en_sel",  "bits": 5},
                {"name": "jmp_pin",  "bits": 5},
                {"name": "side_pindir",  "bits": 1},
                {"name": "sideset_enable_bit",  "bits": 1},
                {"name": "exec_stalled",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+--------------------+------------------------------------------------+
| Field   | Name               | Description                                    |
+=========+====================+================================================+
| [3:0]   | STATUS_N           | status_n read/write control register           |
+---------+--------------------+------------------------------------------------+
| [4]     | STATUS_SEL         | status_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [6:5]   | RESVD_EXEC         | resvd_exec read/write control register         |
+---------+--------------------+------------------------------------------------+
| [11:7]  | WRAP_TARGET        | wrap_target read/write control register        |
+---------+--------------------+------------------------------------------------+
| [16:12] | PEND               | pend read/write control register               |
+---------+--------------------+------------------------------------------------+
| [17]    | OUT_STICKY         | out_sticky read/write control register         |
+---------+--------------------+------------------------------------------------+
| [18]    | INLINE_OUT_EN      | inline_out_en read/write control register      |
+---------+--------------------+------------------------------------------------+
| [23:19] | OUT_EN_SEL         | out_en_sel read/write control register         |
+---------+--------------------+------------------------------------------------+
| [28:24] | JMP_PIN            | jmp_pin read/write control register            |
+---------+--------------------+------------------------------------------------+
| [29]    | SIDE_PINDIR        | side_pindir read/write control register        |
+---------+--------------------+------------------------------------------------+
| [30]    | SIDESET_ENABLE_BIT | sideset_enable_bit read/write control register |
+---------+--------------------+------------------------------------------------+
| [31]    | EXEC_STALLED       | exec_stalled read/write control register       |
+---------+--------------------+------------------------------------------------+

PIO_SFR_SM3_SHIFTCTRL
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x118 = 0x40202118`


    .. wavedrom::
        :caption: PIO_SFR_SM3_SHIFTCTRL

        {
            "reg": [
                {"name": "resvd_shift",  "bits": 16},
                {"name": "auto_push",  "bits": 1},
                {"name": "auto_pull",  "bits": 1},
                {"name": "in_shift_dir",  "bits": 1},
                {"name": "out_shift_dir",  "bits": 1},
                {"name": "isr_threshold",  "bits": 5},
                {"name": "osr_threshold",  "bits": 5},
                {"name": "join_tx",  "bits": 1},
                {"name": "join_rx",  "bits": 1}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+---------------+-------------------------------------------+
| Field   | Name          | Description                               |
+=========+===============+===========================================+
| [15:0]  | RESVD_SHIFT   | resvd_shift read/write control register   |
+---------+---------------+-------------------------------------------+
| [16]    | AUTO_PUSH     | auto_push read/write control register     |
+---------+---------------+-------------------------------------------+
| [17]    | AUTO_PULL     | auto_pull read/write control register     |
+---------+---------------+-------------------------------------------+
| [18]    | IN_SHIFT_DIR  | in_shift_dir read/write control register  |
+---------+---------------+-------------------------------------------+
| [19]    | OUT_SHIFT_DIR | out_shift_dir read/write control register |
+---------+---------------+-------------------------------------------+
| [24:20] | ISR_THRESHOLD | isr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [29:25] | OSR_THRESHOLD | osr_threshold read/write control register |
+---------+---------------+-------------------------------------------+
| [30]    | JOIN_TX       | join_tx read/write control register       |
+---------+---------------+-------------------------------------------+
| [31]    | JOIN_RX       | join_rx read/write control register       |
+---------+---------------+-------------------------------------------+

PIO_SFR_SM3_ADDR
^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x11c = 0x4020211c`


    .. wavedrom::
        :caption: PIO_SFR_SM3_ADDR

        {
            "reg": [
                {"name": "pc",  "bits": 5},
                {"bits": 27}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------+------------------------------+
| Field | Name | Description                  |
+=======+======+==============================+
| [4:0] | PC   | pc read only status register |
+-------+------+------------------------------+

PIO_SFR_SM3_INSTR
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x120 = 0x40202120`


    .. wavedrom::
        :caption: PIO_SFR_SM3_INSTR

        {
            "reg": [
                {"name": "imm_instr",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------+---------------------------------------+
| Field  | Name      | Description                           |
+========+===========+=======================================+
| [15:0] | IMM_INSTR | imm_instr read/write control register |
+--------+-----------+---------------------------------------+

PIO_SFR_SM3_PINCTRL
^^^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x124 = 0x40202124`


    .. wavedrom::
        :caption: PIO_SFR_SM3_PINCTRL

        {
            "reg": [
                {"name": "pins_out_base",  "bits": 5},
                {"name": "pins_set_base",  "bits": 5},
                {"name": "pins_side_base",  "bits": 5},
                {"name": "pins_in_base",  "bits": 5},
                {"name": "pins_out_count",  "bits": 6},
                {"name": "pins_set_count",  "bits": 3},
                {"name": "pins_side_count",  "bits": 3}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+---------+-----------------+---------------------------------------------+
| Field   | Name            | Description                                 |
+=========+=================+=============================================+
| [4:0]   | PINS_OUT_BASE   | pins_out_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [9:5]   | PINS_SET_BASE   | pins_set_base read/write control register   |
+---------+-----------------+---------------------------------------------+
| [14:10] | PINS_SIDE_BASE  | pins_side_base read/write control register  |
+---------+-----------------+---------------------------------------------+
| [19:15] | PINS_IN_BASE    | pins_in_base read/write control register    |
+---------+-----------------+---------------------------------------------+
| [25:20] | PINS_OUT_COUNT  | pins_out_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [28:26] | PINS_SET_COUNT  | pins_set_count read/write control register  |
+---------+-----------------+---------------------------------------------+
| [31:29] | PINS_SIDE_COUNT | pins_side_count read/write control register |
+---------+-----------------+---------------------------------------------+

PIO_SFR_INTR
^^^^^^^^^^^^

`Address: 0x40202000 + 0x128 = 0x40202128`


    .. wavedrom::
        :caption: PIO_SFR_INTR

        {
            "reg": [
                {"name": "intr_rxnempty",  "bits": 4},
                {"name": "intr_txnfull",  "bits": 4},
                {"name": "intr_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+---------------+-----------------------------------------+
| Field  | Name          | Description                             |
+========+===============+=========================================+
| [3:0]  | INTR_RXNEMPTY | intr_rxnempty read only status register |
+--------+---------------+-----------------------------------------+
| [7:4]  | INTR_TXNFULL  | intr_txnfull read only status register  |
+--------+---------------+-----------------------------------------+
| [11:8] | INTR_SM       | intr_sm read only status register       |
+--------+---------------+-----------------------------------------+

PIO_SFR_IRQ0_INTE
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x12c = 0x4020212c`


    .. wavedrom::
        :caption: PIO_SFR_IRQ0_INTE

        {
            "reg": [
                {"name": "irq0_inte_rxnempty",  "bits": 4},
                {"name": "irq0_inte_txnfull",  "bits": 4},
                {"name": "irq0_inte_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ0_INTE_RXNEMPTY | irq0_inte_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ0_INTE_TXNFULL  | irq0_inte_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ0_INTE_SM       | irq0_inte_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

PIO_SFR_IRQ0_INTF
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x130 = 0x40202130`


    .. wavedrom::
        :caption: PIO_SFR_IRQ0_INTF

        {
            "reg": [
                {"name": "irq0_intf_rxnempty",  "bits": 4},
                {"name": "irq0_intf_txnfull",  "bits": 4},
                {"name": "irq0_intf_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ0_INTF_RXNEMPTY | irq0_intf_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ0_INTF_TXNFULL  | irq0_intf_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ0_INTF_SM       | irq0_intf_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

PIO_SFR_IRQ0_INTS
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x134 = 0x40202134`


    .. wavedrom::
        :caption: PIO_SFR_IRQ0_INTS

        {
            "reg": [
                {"name": "irq0_ints_rxnempty",  "bits": 4},
                {"name": "irq0_ints_txnfull",  "bits": 4},
                {"name": "irq0_ints_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [3:0]  | IRQ0_INTS_RXNEMPTY | irq0_ints_rxnempty read only status register |
+--------+--------------------+----------------------------------------------+
| [7:4]  | IRQ0_INTS_TXNFULL  | irq0_ints_txnfull read only status register  |
+--------+--------------------+----------------------------------------------+
| [11:8] | IRQ0_INTS_SM       | irq0_ints_sm read only status register       |
+--------+--------------------+----------------------------------------------+

PIO_SFR_IRQ1_INTE
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x138 = 0x40202138`


    .. wavedrom::
        :caption: PIO_SFR_IRQ1_INTE

        {
            "reg": [
                {"name": "irq1_inte_rxnempty",  "bits": 4},
                {"name": "irq1_inte_txnfull",  "bits": 4},
                {"name": "irq1_inte_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ1_INTE_RXNEMPTY | irq1_inte_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ1_INTE_TXNFULL  | irq1_inte_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ1_INTE_SM       | irq1_inte_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

PIO_SFR_IRQ1_INTF
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x13c = 0x4020213c`


    .. wavedrom::
        :caption: PIO_SFR_IRQ1_INTF

        {
            "reg": [
                {"name": "irq1_intf_rxnempty",  "bits": 4},
                {"name": "irq1_intf_txnfull",  "bits": 4},
                {"name": "irq1_intf_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+------------------------------------------------+
| Field  | Name               | Description                                    |
+========+====================+================================================+
| [3:0]  | IRQ1_INTF_RXNEMPTY | irq1_intf_rxnempty read/write control register |
+--------+--------------------+------------------------------------------------+
| [7:4]  | IRQ1_INTF_TXNFULL  | irq1_intf_txnfull read/write control register  |
+--------+--------------------+------------------------------------------------+
| [11:8] | IRQ1_INTF_SM       | irq1_intf_sm read/write control register       |
+--------+--------------------+------------------------------------------------+

PIO_SFR_IRQ1_INTS
^^^^^^^^^^^^^^^^^

`Address: 0x40202000 + 0x140 = 0x40202140`


    .. wavedrom::
        :caption: PIO_SFR_IRQ1_INTS

        {
            "reg": [
                {"name": "irq1_ints_rxnempty",  "bits": 4},
                {"name": "irq1_ints_txnfull",  "bits": 4},
                {"name": "irq1_ints_sm",  "bits": 4},
                {"bits": 20}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+--------+--------------------+----------------------------------------------+
| Field  | Name               | Description                                  |
+========+====================+==============================================+
| [3:0]  | IRQ1_INTS_RXNEMPTY | irq1_ints_rxnempty read only status register |
+--------+--------------------+----------------------------------------------+
| [7:4]  | IRQ1_INTS_TXNFULL  | irq1_ints_txnfull read only status register  |
+--------+--------------------+----------------------------------------------+
| [11:8] | IRQ1_INTS_SM       | irq1_ints_sm read only status register       |
+--------+--------------------+----------------------------------------------+

