$date
	Mon Jan  6 15:02:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 8 # count [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
1!
$end
#500
0!
#1000
b1 #
1!
#1500
0!
#2000
b10 #
1!
#2500
0!
#3000
b11 #
1!
#3500
0!
#4000
b100 #
1!
#4500
0!
#5000
b101 #
1!
#5500
0!
#6000
b110 #
1!
#6500
0!
#7000
b111 #
1!
#7500
0!
#8000
b1000 #
1!
#8500
0!
#9000
b1001 #
1!
#9500
0!
#10000
b1010 #
1!
#10500
0!
#11000
b1011 #
1!
#11500
0!
#12001
