// Seed: 717308955
module module_0;
  assign module_1.id_0 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    output wor   id_2,
    input  logic id_3
);
  final begin : LABEL_0
    id_1 = (1 + (1));
    id_1 <= id_3;
  end
  module_0 modCall_1 ();
endmodule
module module_2 ();
  int id_2;
  assign id_2 = id_1 - 1;
  wire id_3;
  always_comb @(1 or posedge 1) id_1.id_1 <= id_1;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_3 (
    output wire id_0,
    inout  wand id_1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
