0.6
2019.1
May 24 2019
14:51:52
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sim_1/imports/uart/tb_uart_rx.v,1637988712,verilog,,,,tb_uart_rx,,,,,,,,
/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sources_1/imports/UART_RX/uart_rx.v,1637988006,verilog,,/home/shubhayu/Sem 7/FPGA/Vivado/UART_RX_TX/UART_RX_TX.srcs/sim_1/imports/uart/tb_uart_rx.v,,uart_rx,,,,,,,,
