Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/LogicUnit_tb_isim_beh.exe -prj C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/LogicUnit_tb_beh.prj work.LogicUnit_tb 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/FULL_ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/ADDER.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/ZeroExtend.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/OrUnit.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/Multiplexer.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/ArithmeticUnit.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/AndUnit.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/LogicUnit.vhd" into library work
Parsing VHDL file "C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/LogicUnit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity AndUnit [andunit_default]
Compiling architecture behavioral of entity OrUnit [orunit_default]
Compiling architecture behavioral of entity FULL_ADDER [full_adder_default]
Compiling architecture behavioral of entity ADDER [adder_default]
Compiling architecture behavioral of entity ArithmeticUnit [arithmeticunit_default]
Compiling architecture behavioral of entity ZeroExtend [zeroextend_default]
Compiling architecture behavioral of entity Multiplexer [multiplexer_default]
Compiling architecture behavioral of entity LogicUnit [logicunit_default]
Compiling architecture behavior of entity logicunit_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable C:/Users/Robin Andersson/OneDrive/Skola/D0011E/Lab3b/ALU/LogicUnit_tb_isim_beh.exe
Fuse Memory Usage: 30180 KB
Fuse CPU Usage: 1124 ms
