{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@113:139@HdlStmProcess", "\n  /* Differentiator (including decimation stage)\n   * Perform the differentiation stage (FIR) at a lower speed.\n   * Z = one sample delay WORD_EN = output word rate */\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      acc3_d <= 37'd0;\n      diff1_d <= 37'd0;\n      diff2_d <= 37'd0;\n      diff1   <= 37'd0;\n      diff2   <= 37'd0;\n      diff3   <= 37'd0;\n    end else if (word_en == 1'b1) begin\n      diff1   <= acc3 - acc3_d;\n      diff2   <= diff1 - diff1_d;\n      diff3   <= diff2 - diff2_d;\n      acc3_d  <= acc3;\n      diff1_d <= diff1;\n      diff2_d <= diff2;\n    end\n  end\n\n  /* Clock the Sinc output into an output register\n   * WORD_EN = output word rate */\n\n  always @(posedge clk) begin\n"], "Clone Blocks": [["hdl/library/axi_mc_current_monitor/dec256sinc24b.v@125:155", "end\n\n/*DIFFERENTIATOR (including decimation stage)\n* Perform the differentiation stage (FIR) at a lower speed.\nWORD_CLK = output word rate */\nalways @(posedge word_clk or posedge reset_i)\nbegin\n    if(reset_i == 1'b1)\n    begin\n        acc3_d2 <= 0;\n        diff1_d <= 0;\n        diff2_d <= 0;\n        diff1   <= 0;\n        diff2   <= 0;\n        diff3   <= 0;\n    end\n    else\n    begin\n        diff1   <= acc3 - acc3_d2;\n        diff2   <= diff1 - diff1_d;\n        diff3   <= diff2 - diff2_d;\n        acc3_d2 <= acc3;\n        diff1_d <= diff1;\n        diff2_d <= diff2;\n    end\nend\n\n/*  Clock the Sinc output into an output register\n    Clocking Sinc Output into an Output Register\nWORD_CLK = output word rate */\nalways @(posedge word_clk)\n"]], "Diff Content": {"Delete": [[123, "      diff1   <= 37'd0;\n"], [124, "      diff2   <= 37'd0;\n"], [125, "      diff3   <= 37'd0;\n"], [127, "      diff1   <= acc3 - acc3_d;\n"], [128, "      diff2   <= diff1 - diff1_d;\n"], [129, "      diff3   <= diff2 - diff2_d;\n"], [131, "      diff1_d <= diff1;\n"], [132, "      diff2_d <= diff2;\n"]], "Add": [[132, "      diff1_d <= diff1_s;\n"], [132, "      diff2_d <= diff2_s;\n"], [134, "  assign diff1_s = acc3 - acc3_d;\n"], [134, "  assign diff2_s = diff1_s - diff1_d;\n"], [134, "  assign diff3_s = diff2_s - diff2_d;\n"]]}}