Protel Design System Design Rule Check
PCB File : D:\HK2 Nam 4 2025\THCS_AltiumDesigner\Bai 3\Bai 3\PCB.PcbDoc
Date     : 3/21/2025
Time     : 10:40:38 AM

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad COM1-10(112.48mm,9.929mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad COM1-11(87.49mm,9.929mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad COM2-10(62.923mm,9.862mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3.26mm > 2.54mm) Pad COM2-11(37.933mm,9.862mm) on Multi-Layer Actual Hole Size = 3.26mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-1(19mm,7mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-2(19mm,21mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-3(126mm,21mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3mm > 2.54mm) Pad Free-4(126mm,7mm) on Multi-Layer Actual Hole Size = 3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J1-0(117.419mm,41.674mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J1-0(128.849mm,41.674mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J2-0(104.766mm,41.674mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J2-0(93.336mm,41.674mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J3-0(69.303mm,41.579mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J3-0(80.733mm,41.579mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J4-0(44.931mm,41.568mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J4-0(56.361mm,41.568mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J5-0(22.103mm,41.715mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J5-0(33.533mm,41.715mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J6-0(15.113mm,41.656mm) on Multi-Layer Actual Hole Size = 3.3mm
   Violation between Hole Size Constraint: (3.3mm > 2.54mm) Pad J6-0(3.683mm,41.656mm) on Multi-Layer Actual Hole Size = 3.3mm
Rule Violations :20

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.238mm < 0.254mm) Between Pad F1-1(24.26mm,2.931mm) on Top Layer And Via (27.051mm,2.733mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.238mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.254mm) Between Pad J3-4(75.648mm,32.68mm) on Multi-Layer And Via (74.803mm,31.194mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.031mm] / [Bottom Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.081mm < 0.254mm) Between Pad R39-1(101.14mm,28.602mm) on Top Layer And Via (101.224mm,30.035mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.081mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Pad S1-6(23.817mm,17.693mm) on Top Layer And Via (25.781mm,17.78mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-1(68.008mm,12.954mm) on Top Layer And Pad U1-2(68.644mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad U1-1(68.008mm,12.954mm) on Top Layer And Via (68.072mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-10(73.724mm,12.954mm) on Top Layer And Pad U1-11(74.359mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-10(73.724mm,12.954mm) on Top Layer And Pad U1-9(73.088mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad U1-10(73.724mm,12.954mm) on Top Layer And Via (73.332mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-11(74.359mm,12.954mm) on Top Layer And Pad U1-12(74.993mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-12(74.993mm,12.954mm) on Top Layer And Pad U1-13(75.629mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U1-12(74.993mm,12.954mm) on Top Layer And Via (75.629mm,14.491mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-13(75.629mm,12.954mm) on Top Layer And Pad U1-14(76.263mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-14(76.263mm,12.954mm) on Top Layer And Pad U1-15(76.898mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.098mm < 0.254mm) Between Pad U1-14(76.263mm,12.954mm) on Top Layer And Via (75.629mm,14.491mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.098mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-15(76.898mm,12.954mm) on Top Layer And Pad U1-16(77.534mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-16(77.534mm,12.954mm) on Top Layer And Pad U1-17(78.168mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-17(78.168mm,12.954mm) on Top Layer And Pad U1-18(78.803mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-18(78.803mm,12.954mm) on Top Layer And Pad U1-19(79.439mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-19(79.439mm,12.954mm) on Top Layer And Pad U1-20(80.073mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-2(68.644mm,12.954mm) on Top Layer And Pad U1-3(69.278mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-20(80.073mm,12.954mm) on Top Layer And Pad U1-21(80.709mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-21(80.709mm,12.954mm) on Top Layer And Pad U1-22(81.344mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-22(81.344mm,12.954mm) on Top Layer And Pad U1-23(81.978mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-23(81.978mm,12.954mm) on Top Layer And Pad U1-24(82.614mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-25(82.614mm,22.606mm) on Top Layer And Pad U1-26(81.978mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad U1-25(82.614mm,22.606mm) on Top Layer And Via (81.941mm,20.929mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-26(81.978mm,22.606mm) on Top Layer And Pad U1-27(81.344mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.111mm < 0.254mm) Between Pad U1-26(81.978mm,22.606mm) on Top Layer And Via (81.941mm,20.929mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.111mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-27(81.344mm,22.606mm) on Top Layer And Pad U1-28(80.709mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad U1-27(81.344mm,22.606mm) on Top Layer And Via (81.941mm,20.929mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-28(80.709mm,22.606mm) on Top Layer And Pad U1-29(80.073mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-29(80.073mm,22.606mm) on Top Layer And Pad U1-30(79.439mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-3(69.278mm,12.954mm) on Top Layer And Pad U1-4(69.913mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-30(79.439mm,22.606mm) on Top Layer And Pad U1-31(78.803mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-31(78.803mm,22.606mm) on Top Layer And Pad U1-32(78.168mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-32(78.168mm,22.606mm) on Top Layer And Pad U1-33(77.534mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-33(77.534mm,22.606mm) on Top Layer And Pad U1-34(76.898mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-34(76.898mm,22.606mm) on Top Layer And Pad U1-35(76.263mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.168mm < 0.254mm) Between Pad U1-34(76.898mm,22.606mm) on Top Layer And Via (76.327mm,20.955mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.168mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-35(76.263mm,22.606mm) on Top Layer And Pad U1-36(75.629mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Pad U1-35(76.263mm,22.606mm) on Top Layer And Via (76.327mm,20.955mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-36(75.629mm,22.606mm) on Top Layer And Pad U1-37(74.993mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-36(75.629mm,22.606mm) on Top Layer And Via (76.327mm,20.955mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-37(74.993mm,22.606mm) on Top Layer And Pad U1-38(74.359mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-38(74.359mm,22.606mm) on Top Layer And Pad U1-39(73.724mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-39(73.724mm,22.606mm) on Top Layer And Pad U1-40(73.088mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-4(69.913mm,12.954mm) on Top Layer And Pad U1-5(70.549mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-40(73.088mm,22.606mm) on Top Layer And Pad U1-41(72.454mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-41(72.454mm,22.606mm) on Top Layer And Pad U1-42(71.819mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-42(71.819mm,22.606mm) on Top Layer And Pad U1-43(71.183mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-43(71.183mm,22.606mm) on Top Layer And Pad U1-44(70.549mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-44(70.549mm,22.606mm) on Top Layer And Pad U1-45(69.913mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-45(69.913mm,22.606mm) on Top Layer And Pad U1-46(69.278mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-46(69.278mm,22.606mm) on Top Layer And Pad U1-47(68.644mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-47(68.644mm,22.606mm) on Top Layer And Pad U1-48(68.008mm,22.606mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-5(70.549mm,12.954mm) on Top Layer And Pad U1-6(71.183mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad U1-5(70.549mm,12.954mm) on Top Layer And Via (70.432mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-6(71.183mm,12.954mm) on Top Layer And Pad U1-7(71.819mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-7(71.819mm,12.954mm) on Top Layer And Pad U1-8(72.454mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Pad U1-7(71.819mm,12.954mm) on Top Layer And Via (71.882mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Pad U1-8(72.454mm,12.954mm) on Top Layer And Pad U1-9(73.088mm,12.954mm) on Top Layer [Top Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.214mm < 0.254mm) Between Pad U1-9(73.088mm,12.954mm) on Top Layer And Via (73.332mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.214mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (112.776mm,26.924mm) from Top Layer to Bottom Layer And Via (114.3mm,26.924mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (36.068mm,28.829mm) from Top Layer to Bottom Layer And Via (36.195mm,30.353mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (40.513mm,3.81mm) from Top Layer to Bottom Layer And Via (41.783mm,4.826mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Via (50.546mm,4.826mm) from Top Layer to Bottom Layer And Via (51.435mm,6.096mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm] / [Bottom Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.087mm < 0.254mm) Between Via (67.691mm,9.906mm) from Top Layer to Bottom Layer And Via (69.178mm,10.003mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.087mm] / [Bottom Solder] Mask Sliver [0.087mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (70.432mm,14.732mm) from Top Layer to Bottom Layer And Via (71.882mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Via (70.866mm,11.049mm) from Top Layer to Bottom Layer And Via (70.993mm,9.525mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm] / [Bottom Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (71.882mm,14.732mm) from Top Layer to Bottom Layer And Via (73.332mm,14.732mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Via (81.356mm,28.694mm) from Top Layer to Bottom Layer And Via (82.661mm,29.325mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.047mm] / [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.085mm < 0.254mm) Between Via (82.661mm,29.325mm) from Top Layer to Bottom Layer And Via (83.689mm,30.402mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.085mm] / [Bottom Solder] Mask Sliver [0.085mm]
Rule Violations :73

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(44.161mm,28.56mm) on Top Layer And Track (43.351mm,28.51mm)(43.351mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(44.161mm,28.56mm) on Top Layer And Track (43.351mm,29.42mm)(44.971mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-1(44.161mm,28.56mm) on Top Layer And Track (44.971mm,28.51mm)(44.971mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(44.161mm,26.86mm) on Top Layer And Track (43.351mm,26mm)(43.351mm,26.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(44.161mm,26.86mm) on Top Layer And Track (43.351mm,26mm)(44.971mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C10-2(44.161mm,26.86mm) on Top Layer And Track (44.971mm,26mm)(44.971mm,26.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(110.756mm,39.289mm) on Top Layer And Track (109.896mm,38.479mm)(109.896mm,40.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(110.756mm,39.289mm) on Top Layer And Track (109.896mm,38.479mm)(110.806mm,38.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-1(110.756mm,39.289mm) on Top Layer And Track (109.896mm,40.099mm)(110.806mm,40.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(27.05mm,28.712mm) on Top Layer And Track (26.24mm,28.662mm)(26.24mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(27.05mm,28.712mm) on Top Layer And Track (26.24mm,29.572mm)(27.86mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-1(27.05mm,28.712mm) on Top Layer And Track (27.86mm,28.662mm)(27.86mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(27.05mm,27.012mm) on Top Layer And Track (26.24mm,26.152mm)(26.24mm,27.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(27.05mm,27.012mm) on Top Layer And Track (26.24mm,26.152mm)(27.86mm,26.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C11-2(27.05mm,27.012mm) on Top Layer And Track (27.86mm,26.152mm)(27.86mm,27.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(112.456mm,39.289mm) on Top Layer And Track (112.406mm,38.479mm)(113.316mm,38.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(112.456mm,39.289mm) on Top Layer And Track (112.406mm,40.099mm)(113.316mm,40.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C1-2(112.456mm,39.289mm) on Top Layer And Track (113.316mm,38.479mm)(113.316mm,40.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(8.176mm,28.599mm) on Top Layer And Track (7.366mm,28.549mm)(7.366mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(8.176mm,28.599mm) on Top Layer And Track (7.366mm,29.459mm)(8.986mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-1(8.176mm,28.599mm) on Top Layer And Track (8.986mm,28.549mm)(8.986mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(8.176mm,26.899mm) on Top Layer And Track (7.366mm,26.039mm)(7.366mm,26.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(8.176mm,26.899mm) on Top Layer And Track (7.366mm,26.039mm)(8.986mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C12-2(8.176mm,26.899mm) on Top Layer And Track (8.986mm,26.039mm)(8.986mm,26.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-1(110.79mm,41.764mm) on Top Layer And Track (109.93mm,40.954mm)(109.93mm,42.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-1(110.79mm,41.764mm) on Top Layer And Track (109.93mm,40.954mm)(110.84mm,40.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-1(110.79mm,41.764mm) on Top Layer And Track (109.93mm,42.574mm)(110.84mm,42.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-2(112.49mm,41.764mm) on Top Layer And Track (112.44mm,40.954mm)(113.35mm,40.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-2(112.49mm,41.764mm) on Top Layer And Track (112.44mm,42.574mm)(113.35mm,42.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C13-2(112.49mm,41.764mm) on Top Layer And Track (113.35mm,40.954mm)(113.35mm,42.574mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(86.757mm,32.149mm) on Top Layer And Track (85.897mm,31.339mm)(85.897mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(86.757mm,32.149mm) on Top Layer And Track (85.897mm,31.339mm)(86.807mm,31.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-1(86.757mm,32.149mm) on Top Layer And Track (85.897mm,32.959mm)(86.807mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(88.457mm,32.149mm) on Top Layer And Track (88.407mm,31.339mm)(89.317mm,31.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(88.457mm,32.149mm) on Top Layer And Track (88.407mm,32.959mm)(89.317mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C14-2(88.457mm,32.149mm) on Top Layer And Track (89.317mm,31.339mm)(89.317mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(68.615mm,28.634mm) on Top Layer And Track (67.805mm,28.584mm)(67.805mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(68.615mm,28.634mm) on Top Layer And Track (67.805mm,29.494mm)(69.425mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-1(68.615mm,28.634mm) on Top Layer And Track (69.425mm,28.584mm)(69.425mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(68.615mm,26.934mm) on Top Layer And Track (67.805mm,26.074mm)(67.805mm,26.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(68.615mm,26.934mm) on Top Layer And Track (67.805mm,26.074mm)(69.425mm,26.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C15-2(68.615mm,26.934mm) on Top Layer And Track (69.425mm,26.074mm)(69.425mm,26.984mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(39.369mm,28.57mm) on Top Layer And Track (38.559mm,28.52mm)(38.559mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(39.369mm,28.57mm) on Top Layer And Track (38.559mm,29.43mm)(40.179mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-1(39.369mm,28.57mm) on Top Layer And Track (40.179mm,28.52mm)(40.179mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(39.369mm,26.87mm) on Top Layer And Track (38.559mm,26.01mm)(38.559mm,26.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(39.369mm,26.87mm) on Top Layer And Track (38.559mm,26.01mm)(40.179mm,26.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C16-2(39.369mm,26.87mm) on Top Layer And Track (40.179mm,26.01mm)(40.179mm,26.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(22.078mm,28.698mm) on Top Layer And Track (21.268mm,28.648mm)(21.268mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(22.078mm,28.698mm) on Top Layer And Track (21.268mm,29.558mm)(22.888mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-1(22.078mm,28.698mm) on Top Layer And Track (22.888mm,28.648mm)(22.888mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(22.078mm,26.998mm) on Top Layer And Track (21.268mm,26.138mm)(21.268mm,27.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(22.078mm,26.998mm) on Top Layer And Track (21.268mm,26.138mm)(22.888mm,26.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C17-2(22.078mm,26.998mm) on Top Layer And Track (22.888mm,26.138mm)(22.888mm,27.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(3.021mm,28.599mm) on Top Layer And Track (2.211mm,28.549mm)(2.211mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(3.021mm,28.599mm) on Top Layer And Track (2.211mm,29.459mm)(3.831mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-1(3.021mm,28.599mm) on Top Layer And Track (3.831mm,28.549mm)(3.831mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(3.021mm,26.899mm) on Top Layer And Track (2.211mm,26.039mm)(2.211mm,26.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(3.021mm,26.899mm) on Top Layer And Track (2.211mm,26.039mm)(3.831mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C18-2(3.021mm,26.899mm) on Top Layer And Track (3.831mm,26.039mm)(3.831mm,26.949mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(10.707mm,21.963mm) on Top Layer And Track (10.657mm,21.153mm)(11.567mm,21.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(10.707mm,21.963mm) on Top Layer And Track (10.657mm,22.773mm)(11.567mm,22.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-1(10.707mm,21.963mm) on Top Layer And Track (11.567mm,21.153mm)(11.567mm,22.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-2(9.007mm,21.963mm) on Top Layer And Track (8.147mm,21.153mm)(8.147mm,22.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-2(9.007mm,21.963mm) on Top Layer And Track (8.147mm,21.153mm)(9.057mm,21.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C19-2(9.007mm,21.963mm) on Top Layer And Track (8.147mm,22.773mm)(9.057mm,22.773mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(8.998mm,19.571mm) on Top Layer And Track (8.138mm,18.761mm)(8.138mm,20.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(8.998mm,19.571mm) on Top Layer And Track (8.138mm,18.761mm)(9.048mm,18.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-1(8.998mm,19.571mm) on Top Layer And Track (8.138mm,20.381mm)(9.048mm,20.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(10.698mm,19.571mm) on Top Layer And Track (10.648mm,18.761mm)(11.558mm,18.761mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(10.698mm,19.571mm) on Top Layer And Track (10.648mm,20.381mm)(11.558mm,20.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C20-2(10.698mm,19.571mm) on Top Layer And Track (11.558mm,18.761mm)(11.558mm,20.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(86.757mm,44.204mm) on Top Layer And Track (85.897mm,43.394mm)(85.897mm,45.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(86.757mm,44.204mm) on Top Layer And Track (85.897mm,43.394mm)(86.807mm,43.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-1(86.757mm,44.204mm) on Top Layer And Track (85.897mm,45.014mm)(86.807mm,45.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(88.457mm,44.204mm) on Top Layer And Track (88.407mm,43.394mm)(89.317mm,43.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(88.457mm,44.204mm) on Top Layer And Track (88.407mm,45.014mm)(89.317mm,45.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C2-2(88.457mm,44.204mm) on Top Layer And Track (89.317mm,43.394mm)(89.317mm,45.014mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-1(63.664mm,28.631mm) on Top Layer And Track (62.854mm,28.581mm)(62.854mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-1(63.664mm,28.631mm) on Top Layer And Track (62.854mm,29.491mm)(64.474mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-1(63.664mm,28.631mm) on Top Layer And Track (64.474mm,28.581mm)(64.474mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-2(63.664mm,26.931mm) on Top Layer And Track (62.854mm,26.071mm)(62.854mm,26.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-2(63.664mm,26.931mm) on Top Layer And Track (62.854mm,26.071mm)(64.474mm,26.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C3-2(63.664mm,26.931mm) on Top Layer And Track (64.474mm,26.071mm)(64.474mm,26.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(51.414mm,28.546mm) on Top Layer And Track (50.604mm,28.496mm)(50.604mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(51.414mm,28.546mm) on Top Layer And Track (50.604mm,29.406mm)(52.224mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-1(51.414mm,28.546mm) on Top Layer And Track (52.224mm,28.496mm)(52.224mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(51.414mm,26.846mm) on Top Layer And Track (50.604mm,25.986mm)(50.604mm,26.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(51.414mm,26.846mm) on Top Layer And Track (50.604mm,25.986mm)(52.224mm,25.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C4-2(51.414mm,26.846mm) on Top Layer And Track (52.224mm,25.986mm)(52.224mm,26.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(34.38mm,28.712mm) on Top Layer And Track (33.57mm,28.662mm)(33.57mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(34.38mm,28.712mm) on Top Layer And Track (33.57mm,29.572mm)(35.19mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-1(34.38mm,28.712mm) on Top Layer And Track (35.19mm,28.662mm)(35.19mm,29.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(34.38mm,27.012mm) on Top Layer And Track (33.57mm,26.152mm)(33.57mm,27.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(34.38mm,27.012mm) on Top Layer And Track (33.57mm,26.152mm)(35.19mm,26.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C5-2(34.38mm,27.012mm) on Top Layer And Track (35.19mm,26.152mm)(35.19mm,27.062mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(15.584mm,28.57mm) on Top Layer And Track (14.774mm,28.52mm)(14.774mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(15.584mm,28.57mm) on Top Layer And Track (14.774mm,29.43mm)(16.394mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-1(15.584mm,28.57mm) on Top Layer And Track (16.394mm,28.52mm)(16.394mm,29.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(15.584mm,26.87mm) on Top Layer And Track (14.774mm,26.01mm)(14.774mm,26.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(15.584mm,26.87mm) on Top Layer And Track (14.774mm,26.01mm)(16.394mm,26.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C6-2(15.584mm,26.87mm) on Top Layer And Track (16.394mm,26.01mm)(16.394mm,26.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-1(110.801mm,32.149mm) on Top Layer And Track (109.941mm,31.339mm)(109.941mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-1(110.801mm,32.149mm) on Top Layer And Track (109.941mm,31.339mm)(110.851mm,31.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-1(110.801mm,32.149mm) on Top Layer And Track (109.941mm,32.959mm)(110.851mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-2(112.501mm,32.149mm) on Top Layer And Track (112.451mm,31.339mm)(113.361mm,31.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-2(112.501mm,32.149mm) on Top Layer And Track (112.451mm,32.959mm)(113.361mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C7-2(112.501mm,32.149mm) on Top Layer And Track (113.361mm,31.339mm)(113.361mm,32.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(86.733mm,37.035mm) on Top Layer And Track (85.873mm,36.225mm)(85.873mm,37.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(86.733mm,37.035mm) on Top Layer And Track (85.873mm,36.225mm)(86.783mm,36.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-1(86.733mm,37.035mm) on Top Layer And Track (85.873mm,37.845mm)(86.783mm,37.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(88.433mm,37.035mm) on Top Layer And Track (88.383mm,36.225mm)(89.293mm,36.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(88.433mm,37.035mm) on Top Layer And Track (88.383mm,37.845mm)(89.293mm,37.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C8-2(88.433mm,37.035mm) on Top Layer And Track (89.293mm,36.225mm)(89.293mm,37.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-1(56.479mm,28.631mm) on Top Layer And Track (55.669mm,28.581mm)(55.669mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-1(56.479mm,28.631mm) on Top Layer And Track (55.669mm,29.491mm)(57.289mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-1(56.479mm,28.631mm) on Top Layer And Track (57.289mm,28.581mm)(57.289mm,29.491mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-2(56.479mm,26.931mm) on Top Layer And Track (55.669mm,26.071mm)(55.669mm,26.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-2(56.479mm,26.931mm) on Top Layer And Track (55.669mm,26.071mm)(57.289mm,26.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad C9-2(56.479mm,26.931mm) on Top Layer And Track (57.289mm,26.071mm)(57.289mm,26.981mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad COM1-1(105.525mm,11.349mm) on Multi-Layer And Track (84.585mm,12.829mm)(115.385mm,12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM1-2(102.755mm,11.349mm) on Multi-Layer And Track (84.585mm,12.829mm)(115.385mm,12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM1-3(99.985mm,11.349mm) on Multi-Layer And Track (84.585mm,12.829mm)(115.385mm,12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM1-4(97.215mm,11.349mm) on Multi-Layer And Track (84.585mm,12.829mm)(115.385mm,12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM1-5(94.445mm,11.349mm) on Multi-Layer And Track (84.585mm,12.829mm)(115.385mm,12.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad COM2-1(55.968mm,11.282mm) on Multi-Layer And Track (35.028mm,12.762mm)(65.828mm,12.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM2-2(53.198mm,11.282mm) on Multi-Layer And Track (35.028mm,12.762mm)(65.828mm,12.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM2-3(50.428mm,11.282mm) on Multi-Layer And Track (35.028mm,12.762mm)(65.828mm,12.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM2-4(47.658mm,11.282mm) on Multi-Layer And Track (35.028mm,12.762mm)(65.828mm,12.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad COM2-5(44.888mm,11.282mm) on Multi-Layer And Track (35.028mm,12.762mm)(65.828mm,12.762mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D1-1(18.655mm,13.904mm) on Top Layer And Track (17.563mm,13.023mm)(17.563mm,17.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad D1-1(18.655mm,13.904mm) on Top Layer And Track (17.563mm,13.023mm)(19.722mm,13.023mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D1-1(18.655mm,13.904mm) on Top Layer And Track (19.722mm,13.023mm)(19.722mm,17.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad D1-2(18.655mm,16.104mm) on Top Layer And Track (17.563mm,13.023mm)(17.563mm,17.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad D1-2(18.655mm,16.104mm) on Top Layer And Track (19.722mm,13.023mm)(19.722mm,17.011mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad F1-1(24.26mm,2.931mm) on Top Layer And Track (26.317mm,1.609mm)(26.317mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad F1-2(24.26mm,8.161mm) on Top Layer And Track (26.317mm,1.609mm)(26.317mm,9.483mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-0(115.384mm,45.024mm) on Multi-Layer And Track (115.234mm,31.224mm)(115.234mm,49.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J1-0(130.884mm,45.024mm) on Multi-Layer And Track (131.034mm,31.224mm)(131.034mm,49.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-0(106.801mm,45.024mm) on Multi-Layer And Track (106.951mm,31.224mm)(106.951mm,49.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J2-0(91.301mm,45.024mm) on Multi-Layer And Track (91.151mm,31.224mm)(91.151mm,49.524mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-0(67.268mm,44.93mm) on Multi-Layer And Track (67.118mm,31.13mm)(67.118mm,49.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-0(82.768mm,44.93mm) on Multi-Layer And Track (82.918mm,31.13mm)(82.918mm,49.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-0(42.896mm,44.918mm) on Multi-Layer And Track (42.746mm,31.118mm)(42.746mm,49.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-0(58.396mm,44.918mm) on Multi-Layer And Track (58.546mm,31.118mm)(58.546mm,49.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-0(20.068mm,45.065mm) on Multi-Layer And Track (19.918mm,31.265mm)(19.918mm,49.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-0(35.568mm,45.065mm) on Multi-Layer And Track (35.718mm,31.265mm)(35.718mm,49.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-0(1.648mm,45.006mm) on Multi-Layer And Track (1.498mm,31.206mm)(1.498mm,49.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J6-0(17.148mm,45.006mm) on Multi-Layer And Track (17.298mm,31.206mm)(17.298mm,49.506mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(46.572mm,26.846mm) on Top Layer And Track (45.762mm,25.986mm)(45.762mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(46.572mm,26.846mm) on Top Layer And Track (45.762mm,25.986mm)(47.382mm,25.986mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-1(46.572mm,26.846mm) on Top Layer And Track (47.382mm,25.986mm)(47.382mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(46.572mm,28.546mm) on Top Layer And Track (45.762mm,25.986mm)(45.762mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(46.572mm,28.546mm) on Top Layer And Track (45.762mm,29.406mm)(47.382mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R10-2(46.572mm,28.546mm) on Top Layer And Track (47.382mm,25.986mm)(47.382mm,29.406mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-1(112.486mm,36.887mm) on Top Layer And Track (109.926mm,36.077mm)(113.346mm,36.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-1(112.486mm,36.887mm) on Top Layer And Track (109.926mm,37.697mm)(113.346mm,37.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-1(112.486mm,36.887mm) on Top Layer And Track (113.346mm,36.077mm)(113.346mm,37.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(29.508mm,26.998mm) on Top Layer And Track (28.698mm,26.138mm)(28.698mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(29.508mm,26.998mm) on Top Layer And Track (28.698mm,26.138mm)(30.318mm,26.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-1(29.508mm,26.998mm) on Top Layer And Track (30.318mm,26.138mm)(30.318mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(29.508mm,28.698mm) on Top Layer And Track (28.698mm,26.138mm)(28.698mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(29.508mm,28.698mm) on Top Layer And Track (28.698mm,29.558mm)(30.318mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R11-2(29.508mm,28.698mm) on Top Layer And Track (30.318mm,26.138mm)(30.318mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-2(110.786mm,36.887mm) on Top Layer And Track (109.926mm,36.077mm)(109.926mm,37.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-2(110.786mm,36.887mm) on Top Layer And Track (109.926mm,36.077mm)(113.346mm,36.077mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R1-2(110.786mm,36.887mm) on Top Layer And Track (109.926mm,37.697mm)(113.346mm,37.697mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(10.653mm,26.899mm) on Top Layer And Track (11.463mm,26.039mm)(11.463mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(10.653mm,26.899mm) on Top Layer And Track (9.842mm,26.039mm)(11.463mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-1(10.653mm,26.899mm) on Top Layer And Track (9.842mm,26.039mm)(9.842mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(10.653mm,28.599mm) on Top Layer And Track (11.463mm,26.039mm)(11.463mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(10.653mm,28.599mm) on Top Layer And Track (9.842mm,26.039mm)(9.842mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R12-2(10.653mm,28.599mm) on Top Layer And Track (9.842mm,29.459mm)(11.463mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(112.503mm,44.122mm) on Top Layer And Track (109.943mm,43.312mm)(113.363mm,43.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(112.503mm,44.122mm) on Top Layer And Track (109.943mm,44.932mm)(113.363mm,44.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-1(112.503mm,44.122mm) on Top Layer And Track (113.363mm,43.312mm)(113.363mm,44.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(110.803mm,44.122mm) on Top Layer And Track (109.943mm,43.312mm)(109.943mm,44.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(110.803mm,44.122mm) on Top Layer And Track (109.943mm,43.312mm)(113.363mm,43.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R13-2(110.803mm,44.122mm) on Top Layer And Track (109.943mm,44.932mm)(113.363mm,44.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-1(88.457mm,34.629mm) on Top Layer And Track (85.897mm,33.819mm)(89.317mm,33.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-1(88.457mm,34.629mm) on Top Layer And Track (85.897mm,35.439mm)(89.317mm,35.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-1(88.457mm,34.629mm) on Top Layer And Track (89.317mm,33.819mm)(89.317mm,35.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(86.757mm,34.629mm) on Top Layer And Track (85.897mm,33.819mm)(85.897mm,35.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(86.757mm,34.629mm) on Top Layer And Track (85.897mm,33.819mm)(89.317mm,33.819mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R14-2(86.757mm,34.629mm) on Top Layer And Track (85.897mm,35.439mm)(89.317mm,35.439mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(66.208mm,26.902mm) on Top Layer And Track (65.398mm,26.042mm)(65.398mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(66.208mm,26.902mm) on Top Layer And Track (65.398mm,26.042mm)(67.018mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-1(66.208mm,26.902mm) on Top Layer And Track (67.018mm,26.042mm)(67.018mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(66.208mm,28.602mm) on Top Layer And Track (65.398mm,26.042mm)(65.398mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(66.208mm,28.602mm) on Top Layer And Track (65.398mm,29.462mm)(67.018mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R15-2(66.208mm,28.602mm) on Top Layer And Track (67.018mm,26.042mm)(67.018mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(41.747mm,26.86mm) on Top Layer And Track (40.937mm,26mm)(40.937mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(41.747mm,26.86mm) on Top Layer And Track (40.937mm,26mm)(42.557mm,26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-1(41.747mm,26.86mm) on Top Layer And Track (42.557mm,26mm)(42.557mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(41.747mm,28.56mm) on Top Layer And Track (40.937mm,26mm)(40.937mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(41.747mm,28.56mm) on Top Layer And Track (40.937mm,29.42mm)(42.557mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R16-2(41.747mm,28.56mm) on Top Layer And Track (42.557mm,26mm)(42.557mm,29.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-1(24.538mm,26.998mm) on Top Layer And Track (23.728mm,26.138mm)(23.728mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-1(24.538mm,26.998mm) on Top Layer And Track (23.728mm,26.138mm)(25.348mm,26.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-1(24.538mm,26.998mm) on Top Layer And Track (25.348mm,26.138mm)(25.348mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-2(24.538mm,28.698mm) on Top Layer And Track (23.728mm,26.138mm)(23.728mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-2(24.538mm,28.698mm) on Top Layer And Track (23.728mm,29.558mm)(25.348mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R17-2(24.538mm,28.698mm) on Top Layer And Track (25.348mm,26.138mm)(25.348mm,29.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(5.605mm,26.899mm) on Top Layer And Track (4.795mm,26.039mm)(4.795mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(5.605mm,26.899mm) on Top Layer And Track (4.795mm,26.039mm)(6.415mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-1(5.605mm,26.899mm) on Top Layer And Track (6.415mm,26.039mm)(6.415mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(5.605mm,28.599mm) on Top Layer And Track (4.795mm,26.039mm)(4.795mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(5.605mm,28.599mm) on Top Layer And Track (4.795mm,29.459mm)(6.415mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R18-2(5.605mm,28.599mm) on Top Layer And Track (6.415mm,26.039mm)(6.415mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(67.255mm,5.382mm) on Top Layer And Track (66.445mm,4.522mm)(66.445mm,7.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(67.255mm,5.382mm) on Top Layer And Track (66.445mm,4.522mm)(68.065mm,4.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-1(67.255mm,5.382mm) on Top Layer And Track (68.065mm,4.522mm)(68.065mm,7.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(67.255mm,7.082mm) on Top Layer And Track (66.445mm,4.522mm)(66.445mm,7.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(67.255mm,7.082mm) on Top Layer And Track (66.445mm,7.942mm)(68.065mm,7.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R19-2(67.255mm,7.082mm) on Top Layer And Track (68.065mm,4.522mm)(68.065mm,7.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(76.308mm,5.39mm) on Top Layer And Track (75.498mm,4.53mm)(75.498mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(76.308mm,5.39mm) on Top Layer And Track (75.498mm,4.53mm)(77.118mm,4.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-1(76.308mm,5.39mm) on Top Layer And Track (77.118mm,4.53mm)(77.118mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(76.308mm,7.09mm) on Top Layer And Track (75.498mm,4.53mm)(75.498mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(76.308mm,7.09mm) on Top Layer And Track (75.498mm,7.95mm)(77.118mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R20-2(76.308mm,7.09mm) on Top Layer And Track (77.118mm,4.53mm)(77.118mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(88.458mm,41.764mm) on Top Layer And Track (85.898mm,40.954mm)(89.318mm,40.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(88.458mm,41.764mm) on Top Layer And Track (85.898mm,42.573mm)(89.318mm,42.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-1(88.458mm,41.764mm) on Top Layer And Track (89.318mm,40.954mm)(89.318mm,42.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(71.755mm,28.663mm) on Top Layer And Track (70.945mm,26.103mm)(70.945mm,29.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(71.755mm,28.663mm) on Top Layer And Track (70.945mm,29.523mm)(72.565mm,29.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-1(71.755mm,28.663mm) on Top Layer And Track (72.565mm,26.103mm)(72.565mm,29.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(71.755mm,26.963mm) on Top Layer And Track (70.945mm,26.103mm)(70.945mm,29.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(71.755mm,26.963mm) on Top Layer And Track (70.945mm,26.103mm)(72.565mm,26.103mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R21-2(71.755mm,26.963mm) on Top Layer And Track (72.565mm,26.103mm)(72.565mm,29.523mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(86.758mm,41.764mm) on Top Layer And Track (85.898mm,40.954mm)(85.898mm,42.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(86.758mm,41.764mm) on Top Layer And Track (85.898mm,40.954mm)(89.318mm,40.954mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R2-2(86.758mm,41.764mm) on Top Layer And Track (85.898mm,42.573mm)(89.318mm,42.573mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(93.178mm,28.602mm) on Top Layer And Track (92.368mm,26.042mm)(92.368mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(93.178mm,28.602mm) on Top Layer And Track (92.368mm,29.462mm)(93.988mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-1(93.178mm,28.602mm) on Top Layer And Track (93.988mm,26.042mm)(93.988mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(93.178mm,26.902mm) on Top Layer And Track (92.368mm,26.042mm)(92.368mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(93.178mm,26.902mm) on Top Layer And Track (92.368mm,26.042mm)(93.988mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R22-2(93.178mm,26.902mm) on Top Layer And Track (93.988mm,26.042mm)(93.988mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(91.307mm,15.179mm) on Top Layer And Track (88.747mm,14.369mm)(92.167mm,14.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(91.307mm,15.179mm) on Top Layer And Track (88.747mm,15.989mm)(92.167mm,15.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-1(91.307mm,15.179mm) on Top Layer And Track (92.167mm,14.369mm)(92.167mm,15.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-2(89.607mm,15.179mm) on Top Layer And Track (88.747mm,14.369mm)(88.747mm,15.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-2(89.607mm,15.179mm) on Top Layer And Track (88.747mm,14.369mm)(92.167mm,14.369mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R23-2(89.607mm,15.179mm) on Top Layer And Track (88.747mm,15.989mm)(92.167mm,15.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(100.992mm,15.31mm) on Top Layer And Track (101.852mm,14.5mm)(101.852mm,16.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(100.992mm,15.31mm) on Top Layer And Track (98.432mm,14.5mm)(101.852mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-1(100.992mm,15.31mm) on Top Layer And Track (98.432mm,16.12mm)(101.852mm,16.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(99.292mm,15.31mm) on Top Layer And Track (98.432mm,14.5mm)(101.852mm,14.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(99.292mm,15.31mm) on Top Layer And Track (98.432mm,14.5mm)(98.432mm,16.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R24-2(99.292mm,15.31mm) on Top Layer And Track (98.432mm,16.12mm)(101.852mm,16.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(69.507mm,5.418mm) on Top Layer And Track (68.697mm,4.558mm)(68.697mm,7.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(69.507mm,5.418mm) on Top Layer And Track (68.697mm,4.558mm)(70.317mm,4.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-1(69.507mm,5.418mm) on Top Layer And Track (70.317mm,4.558mm)(70.317mm,7.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(69.507mm,7.118mm) on Top Layer And Track (68.697mm,4.558mm)(68.697mm,7.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(69.507mm,7.118mm) on Top Layer And Track (68.697mm,7.978mm)(70.317mm,7.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R25-2(69.507mm,7.118mm) on Top Layer And Track (70.317mm,4.558mm)(70.317mm,7.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-1(78.588mm,5.353mm) on Top Layer And Track (77.778mm,4.493mm)(77.778mm,7.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-1(78.588mm,5.353mm) on Top Layer And Track (77.778mm,4.493mm)(79.398mm,4.493mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-1(78.588mm,5.353mm) on Top Layer And Track (79.398mm,4.493mm)(79.398mm,7.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-2(78.588mm,7.053mm) on Top Layer And Track (77.778mm,4.493mm)(77.778mm,7.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-2(78.588mm,7.053mm) on Top Layer And Track (77.778mm,7.913mm)(79.398mm,7.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R26-2(78.588mm,7.053mm) on Top Layer And Track (79.398mm,4.493mm)(79.398mm,7.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(74.365mm,28.599mm) on Top Layer And Track (73.555mm,26.039mm)(73.555mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(74.365mm,28.599mm) on Top Layer And Track (73.555mm,29.459mm)(75.175mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-1(74.365mm,28.599mm) on Top Layer And Track (75.175mm,26.039mm)(75.175mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(74.365mm,26.899mm) on Top Layer And Track (73.555mm,26.039mm)(73.555mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(74.365mm,26.899mm) on Top Layer And Track (73.555mm,26.039mm)(75.175mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R27-2(74.365mm,26.899mm) on Top Layer And Track (75.175mm,26.039mm)(75.175mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-1(95.696mm,28.602mm) on Top Layer And Track (94.886mm,26.042mm)(94.886mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-1(95.696mm,28.602mm) on Top Layer And Track (94.886mm,29.462mm)(96.506mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-1(95.696mm,28.602mm) on Top Layer And Track (96.506mm,26.042mm)(96.506mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-2(95.696mm,26.902mm) on Top Layer And Track (94.886mm,26.042mm)(94.886mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-2(95.696mm,26.902mm) on Top Layer And Track (94.886mm,26.042mm)(96.506mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R28-2(95.696mm,26.902mm) on Top Layer And Track (96.506mm,26.042mm)(96.506mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-1(91.307mm,17.623mm) on Top Layer And Track (88.747mm,16.813mm)(92.167mm,16.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-1(91.307mm,17.623mm) on Top Layer And Track (88.747mm,18.433mm)(92.167mm,18.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-1(91.307mm,17.623mm) on Top Layer And Track (92.167mm,16.813mm)(92.167mm,18.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-2(89.607mm,17.623mm) on Top Layer And Track (88.747mm,16.813mm)(88.747mm,18.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-2(89.607mm,17.623mm) on Top Layer And Track (88.747mm,16.813mm)(92.167mm,16.813mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R29-2(89.607mm,17.623mm) on Top Layer And Track (88.747mm,18.433mm)(92.167mm,18.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(100.992mm,18.008mm) on Top Layer And Track (101.852mm,17.198mm)(101.852mm,18.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(100.992mm,18.008mm) on Top Layer And Track (98.432mm,17.198mm)(101.852mm,17.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-1(100.992mm,18.008mm) on Top Layer And Track (98.432mm,18.818mm)(101.852mm,18.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(99.292mm,18.008mm) on Top Layer And Track (98.432mm,17.198mm)(101.852mm,17.198mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(99.292mm,18.008mm) on Top Layer And Track (98.432mm,17.198mm)(98.432mm,18.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R30-2(99.292mm,18.008mm) on Top Layer And Track (98.432mm,18.818mm)(101.852mm,18.818mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(61.225mm,26.902mm) on Top Layer And Track (60.415mm,26.042mm)(60.415mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(61.225mm,26.902mm) on Top Layer And Track (60.415mm,26.042mm)(62.035mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-1(61.225mm,26.902mm) on Top Layer And Track (62.035mm,26.042mm)(62.035mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-1(71.775mm,5.425mm) on Top Layer And Track (70.965mm,4.565mm)(70.965mm,7.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-1(71.775mm,5.425mm) on Top Layer And Track (70.965mm,4.565mm)(72.585mm,4.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-1(71.775mm,5.425mm) on Top Layer And Track (72.585mm,4.565mm)(72.585mm,7.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(71.775mm,7.125mm) on Top Layer And Track (70.965mm,4.565mm)(70.965mm,7.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(71.775mm,7.125mm) on Top Layer And Track (70.965mm,7.985mm)(72.585mm,7.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R31-2(71.775mm,7.125mm) on Top Layer And Track (72.585mm,4.565mm)(72.585mm,7.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(61.225mm,28.602mm) on Top Layer And Track (60.415mm,26.042mm)(60.415mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(61.225mm,28.602mm) on Top Layer And Track (60.415mm,29.462mm)(62.035mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R3-2(61.225mm,28.602mm) on Top Layer And Track (62.035mm,26.042mm)(62.035mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(80.871mm,5.362mm) on Top Layer And Track (80.061mm,4.502mm)(80.061mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(80.871mm,5.362mm) on Top Layer And Track (80.061mm,4.502mm)(81.681mm,4.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-1(80.871mm,5.362mm) on Top Layer And Track (81.681mm,4.502mm)(81.681mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(80.871mm,7.062mm) on Top Layer And Track (80.061mm,4.502mm)(80.061mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(80.871mm,7.062mm) on Top Layer And Track (80.061mm,7.922mm)(81.681mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R32-2(80.871mm,7.062mm) on Top Layer And Track (81.681mm,4.502mm)(81.681mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-1(76.916mm,28.602mm) on Top Layer And Track (76.106mm,26.042mm)(76.106mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-1(76.916mm,28.602mm) on Top Layer And Track (76.106mm,29.462mm)(77.726mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-1(76.916mm,28.602mm) on Top Layer And Track (77.726mm,26.042mm)(77.726mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-2(76.916mm,26.902mm) on Top Layer And Track (76.106mm,26.042mm)(76.106mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-2(76.916mm,26.902mm) on Top Layer And Track (76.106mm,26.042mm)(77.726mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R33-2(76.916mm,26.902mm) on Top Layer And Track (77.726mm,26.042mm)(77.726mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(98.394mm,28.602mm) on Top Layer And Track (97.584mm,26.042mm)(97.584mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(98.394mm,28.602mm) on Top Layer And Track (97.584mm,29.462mm)(99.204mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-1(98.394mm,28.602mm) on Top Layer And Track (99.204mm,26.042mm)(99.204mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-2(98.394mm,26.902mm) on Top Layer And Track (97.584mm,26.042mm)(97.584mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-2(98.394mm,26.902mm) on Top Layer And Track (97.584mm,26.042mm)(99.204mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R34-2(98.394mm,26.902mm) on Top Layer And Track (99.204mm,26.042mm)(99.204mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(100.99mm,20.468mm) on Top Layer And Track (101.85mm,19.658mm)(101.85mm,21.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(100.99mm,20.468mm) on Top Layer And Track (98.43mm,19.658mm)(101.85mm,19.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-1(100.99mm,20.468mm) on Top Layer And Track (98.43mm,21.278mm)(101.85mm,21.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(99.29mm,20.468mm) on Top Layer And Track (98.43mm,19.658mm)(101.85mm,19.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(99.29mm,20.468mm) on Top Layer And Track (98.43mm,19.658mm)(98.43mm,21.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R35-2(99.29mm,20.468mm) on Top Layer And Track (98.43mm,21.278mm)(101.85mm,21.278mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-1(74.015mm,5.402mm) on Top Layer And Track (73.205mm,4.542mm)(73.205mm,7.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-1(74.015mm,5.402mm) on Top Layer And Track (73.205mm,4.542mm)(74.825mm,4.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-1(74.015mm,5.402mm) on Top Layer And Track (74.825mm,4.542mm)(74.825mm,7.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(74.015mm,7.102mm) on Top Layer And Track (73.205mm,4.542mm)(73.205mm,7.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(74.015mm,7.102mm) on Top Layer And Track (73.205mm,7.962mm)(74.825mm,7.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R36-2(74.015mm,7.102mm) on Top Layer And Track (74.825mm,4.542mm)(74.825mm,7.962mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-1(83.18mm,5.362mm) on Top Layer And Track (82.37mm,4.502mm)(82.37mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-1(83.18mm,5.362mm) on Top Layer And Track (82.37mm,4.502mm)(83.99mm,4.502mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-1(83.18mm,5.362mm) on Top Layer And Track (83.99mm,4.502mm)(83.99mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(83.18mm,7.062mm) on Top Layer And Track (82.37mm,4.502mm)(82.37mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(83.18mm,7.062mm) on Top Layer And Track (82.37mm,7.922mm)(83.99mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R37-2(83.18mm,7.062mm) on Top Layer And Track (83.99mm,4.502mm)(83.99mm,7.922mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(79.373mm,28.602mm) on Top Layer And Track (78.563mm,26.042mm)(78.563mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(79.373mm,28.602mm) on Top Layer And Track (78.563mm,29.462mm)(80.183mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-1(79.373mm,28.602mm) on Top Layer And Track (80.183mm,26.042mm)(80.183mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(79.373mm,26.902mm) on Top Layer And Track (78.563mm,26.042mm)(78.563mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(79.373mm,26.902mm) on Top Layer And Track (78.563mm,26.042mm)(80.183mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R38-2(79.373mm,26.902mm) on Top Layer And Track (80.183mm,26.042mm)(80.183mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(101.14mm,28.602mm) on Top Layer And Track (100.33mm,26.042mm)(100.33mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(101.14mm,28.602mm) on Top Layer And Track (100.33mm,29.462mm)(101.95mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-1(101.14mm,28.602mm) on Top Layer And Track (101.95mm,26.042mm)(101.95mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(101.14mm,26.902mm) on Top Layer And Track (100.33mm,26.042mm)(100.33mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(101.14mm,26.902mm) on Top Layer And Track (100.33mm,26.042mm)(101.95mm,26.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R39-2(101.14mm,26.902mm) on Top Layer And Track (101.95mm,26.042mm)(101.95mm,29.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-1(100.99mm,22.903mm) on Top Layer And Track (101.85mm,22.093mm)(101.85mm,23.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-1(100.99mm,22.903mm) on Top Layer And Track (98.43mm,22.093mm)(101.85mm,22.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-1(100.99mm,22.903mm) on Top Layer And Track (98.43mm,23.713mm)(101.85mm,23.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(99.29mm,22.903mm) on Top Layer And Track (98.43mm,22.093mm)(101.85mm,22.093mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(99.29mm,22.903mm) on Top Layer And Track (98.43mm,22.093mm)(98.43mm,23.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R40-2(99.29mm,22.903mm) on Top Layer And Track (98.43mm,23.713mm)(101.85mm,23.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(49.007mm,26.839mm) on Top Layer And Track (48.197mm,25.979mm)(48.197mm,29.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(49.007mm,26.839mm) on Top Layer And Track (48.197mm,25.979mm)(49.817mm,25.979mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-1(49.007mm,26.839mm) on Top Layer And Track (49.817mm,25.979mm)(49.817mm,29.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-1(15.698mm,15.848mm) on Top Layer And Track (14.888mm,13.288mm)(14.888mm,16.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-1(15.698mm,15.848mm) on Top Layer And Track (14.888mm,16.708mm)(16.508mm,16.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-1(15.698mm,15.848mm) on Top Layer And Track (16.508mm,13.288mm)(16.508mm,16.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-2(15.698mm,14.148mm) on Top Layer And Track (14.888mm,13.288mm)(14.888mm,16.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-2(15.698mm,14.148mm) on Top Layer And Track (14.888mm,13.288mm)(16.508mm,13.288mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R41-2(15.698mm,14.148mm) on Top Layer And Track (16.508mm,13.288mm)(16.508mm,16.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(49.007mm,28.539mm) on Top Layer And Track (48.197mm,25.979mm)(48.197mm,29.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(49.007mm,28.539mm) on Top Layer And Track (48.197mm,29.399mm)(49.817mm,29.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R4-2(49.007mm,28.539mm) on Top Layer And Track (49.817mm,25.979mm)(49.817mm,29.399mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(29.328mm,4.904mm) on Top Layer And Track (28.518mm,4.044mm)(28.518mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(29.328mm,4.904mm) on Top Layer And Track (28.518mm,4.044mm)(30.138mm,4.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-1(29.328mm,4.904mm) on Top Layer And Track (30.138mm,4.044mm)(30.138mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-2(29.328mm,6.604mm) on Top Layer And Track (28.518mm,4.044mm)(28.518mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-2(29.328mm,6.604mm) on Top Layer And Track (28.518mm,7.464mm)(30.138mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R42-2(29.328mm,6.604mm) on Top Layer And Track (30.138mm,4.044mm)(30.138mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-1(31.793mm,4.904mm) on Top Layer And Track (30.983mm,4.044mm)(30.983mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-1(31.793mm,4.904mm) on Top Layer And Track (30.983mm,4.044mm)(32.603mm,4.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-1(31.793mm,4.904mm) on Top Layer And Track (32.603mm,4.044mm)(32.603mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-2(31.793mm,6.604mm) on Top Layer And Track (30.983mm,4.044mm)(30.983mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-2(31.793mm,6.604mm) on Top Layer And Track (30.983mm,7.464mm)(32.603mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R43-2(31.793mm,6.604mm) on Top Layer And Track (32.603mm,4.044mm)(32.603mm,7.464mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(31.973mm,27.033mm) on Top Layer And Track (31.163mm,26.173mm)(31.163mm,29.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(31.973mm,27.033mm) on Top Layer And Track (31.163mm,26.173mm)(32.783mm,26.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-1(31.973mm,27.033mm) on Top Layer And Track (32.783mm,26.173mm)(32.783mm,29.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(31.973mm,28.733mm) on Top Layer And Track (31.163mm,26.173mm)(31.163mm,29.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(31.973mm,28.733mm) on Top Layer And Track (31.163mm,29.593mm)(32.783mm,29.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R5-2(31.973mm,28.733mm) on Top Layer And Track (32.783mm,26.173mm)(32.783mm,29.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(13.12mm,26.899mm) on Top Layer And Track (12.31mm,26.039mm)(12.31mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(13.12mm,26.899mm) on Top Layer And Track (12.31mm,26.039mm)(13.93mm,26.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-1(13.12mm,26.899mm) on Top Layer And Track (13.93mm,26.039mm)(13.93mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-2(13.12mm,28.599mm) on Top Layer And Track (12.31mm,26.039mm)(12.31mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-2(13.12mm,28.599mm) on Top Layer And Track (12.31mm,29.459mm)(13.93mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R6-2(13.12mm,28.599mm) on Top Layer And Track (13.93mm,26.039mm)(13.93mm,29.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(112.473mm,34.508mm) on Top Layer And Track (109.913mm,33.698mm)(113.333mm,33.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(112.473mm,34.508mm) on Top Layer And Track (109.913mm,35.318mm)(113.333mm,35.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-1(112.473mm,34.508mm) on Top Layer And Track (113.333mm,33.698mm)(113.333mm,35.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(110.773mm,34.508mm) on Top Layer And Track (109.913mm,33.698mm)(109.913mm,35.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(110.773mm,34.508mm) on Top Layer And Track (109.913mm,33.698mm)(113.333mm,33.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R7-2(110.773mm,34.508mm) on Top Layer And Track (109.913mm,35.318mm)(113.333mm,35.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(88.433mm,39.46mm) on Top Layer And Track (85.873mm,38.65mm)(89.293mm,38.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(88.433mm,39.46mm) on Top Layer And Track (85.873mm,40.27mm)(89.293mm,40.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-1(88.433mm,39.46mm) on Top Layer And Track (89.293mm,38.65mm)(89.293mm,40.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(86.733mm,39.46mm) on Top Layer And Track (85.873mm,38.65mm)(85.873mm,40.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(86.733mm,39.46mm) on Top Layer And Track (85.873mm,38.65mm)(89.293mm,38.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R8-2(86.733mm,39.46mm) on Top Layer And Track (85.873mm,40.27mm)(89.293mm,40.27mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(58.885mm,26.934mm) on Top Layer And Track (58.075mm,26.074mm)(58.075mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(58.885mm,26.934mm) on Top Layer And Track (58.075mm,26.074mm)(59.695mm,26.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-1(58.885mm,26.934mm) on Top Layer And Track (59.695mm,26.074mm)(59.695mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(58.885mm,28.634mm) on Top Layer And Track (58.075mm,26.074mm)(58.075mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(58.885mm,28.634mm) on Top Layer And Track (58.075mm,29.494mm)(59.695mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R9-2(58.885mm,28.634mm) on Top Layer And Track (59.695mm,26.074mm)(59.695mm,29.494mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U1-1(68.008mm,12.954mm) on Top Layer And Text "*" (67.729mm,12.383mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
Rule Violations :408

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (9.713mm,15.323mm) on Top Overlay And Text "+" (11.138mm,14.248mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "C15" (68.076mm,30.116mm) on Top Overlay And Track (67.118mm,31.13mm)(82.918mm,31.13mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "C9" (55.914mm,30.123mm) on Top Overlay And Track (42.746mm,31.118mm)(58.546mm,31.118mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R11" (29.002mm,30.147mm) on Top Overlay And Track (19.918mm,31.265mm)(35.718mm,31.265mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.25mm < 0.254mm) Between Text "R21" (71.172mm,30.103mm) on Top Overlay And Track (67.118mm,31.13mm)(82.918mm,31.13mm) on Top Overlay Silk Text to Silk Clearance [0.25mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "R9" (58.399mm,30.121mm) on Top Overlay And Track (42.746mm,31.118mm)(58.546mm,31.118mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "R9" (58.399mm,30.121mm) on Top Overlay And Track (58.546mm,31.118mm)(58.546mm,49.418mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
Rule Violations :7

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 508
Waived Violations : 0
Time Elapsed        : 00:00:02