# CPU_Project
A SystemVerilog-based verification environment for the ZhenCPU, including FSM, ALU, register, memory testing, waveform analysis, and functional coverage.

---

## Overview
ZhenCPU is a simplified CPU designed for instruction-level execution and hardware verification learning.  
This repository contains:

- RTL source code (SystemVerilog) organized per module  
- Self-checking testbenches for each module (ALU, Mem, Mux, Rig, Controller, Counter)  
- CPU-level integration testbench  
- Waveform analysis using Cadence Xcelium + SimVision  
- Formal property verification (FPV) for FSM, registers, counters, and ALU  
- Functional coverage reports for each module and CPU-level tests  
- Instruction program testing environment  

---

## CPU Modules

- **ALU** ‚Äì arithmetic & logic operations  
- **MUX Units** ‚Äì data-path selection  
- **Register / Rig** ‚Äì accumulator & intermediate registers  
- **Controller** ‚Äì 8-state Moore FSM for instruction sequencing  
- **Memory** ‚Äì 8-bit data memory with 5-bit address  
- **Program Counter** ‚Äì 5-bit counter with enable & reset  

All module directories include RTL + testbench + coverage + FPV assertions.

---

## Verification Features

- ‚úî Module-level testbenches (ALU, Mem, Mux, Rig, Control, Counter)  
- ‚úî CPU integration testing under CPUwave/  
- ‚úî Directed + randomized stimulus  
- ‚úî Waveform tracing (VCD/FSDB via SimVision)  
- ‚úî Functional coverage (FSM states, ALU opcodes, memory accesses, register operations)  
- ‚úî Formal verification (FPV) with bind files  
- ‚úî Simulation logs & automated scripts (`runme.sh`, `runcover.sh`, `clean.sh`)  

---

## üìÅ Project Structure

```
src/               # RTL modules + per-module verification
  ALU/             # ALU RTL, testbench, FPV, coverage, scripts
  Mem/             # Memory RTL, testbench, FPV, coverage
  Mux/             # Mux RTL + testbench
  Rig/             # Register RTL + testbench + FPV
  control/         # FSM controller RTL + testbench + FPV
  count/           # 5-bit counter RTL + testbench + FPV
  cpu.sv           # Top-level CPU RTL
  typedefs.sv      # Shared enums & type definitions

CPUwave/           # CPU-level waveform simulation environment
  cpu_tb.sv        # Full CPU-level testbench
  runme.sh         # Launch full CPU simulation + SimVision

programs/          # Instruction-program testing + TCL automation
coverage/          # Consolidated functional coverage reports
tb/                # Additional standalone testbenches
waves/             # Waveform screenshots (user-generated)
.gitignore
README.md
```

---
