# 32-bit-RISC-processor-with-thermal-management-unit-and-flexible-pipelining.
The verilog code for MIPS based 32 bit RISC processor with thermal management unit and flexible 5 stage pipelining is implemented.
