{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600347317510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600347317511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 17 09:55:17 2020 " "Processing started: Thu Sep 17 09:55:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600347317511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1600347317511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab06 -c Lab06 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1600347317511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1600347318074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1600347318074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-options " "Found design unit 1: ULA-options" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600347331190 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600347331190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600347331190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1600347331226 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Result adder8b.vhd(16) " "VHDL Process Statement warning at adder8b.vhd(16): inferring latch(es) for signal or variable \"Result\", which holds its previous value in one or more paths through the process" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1600347331228 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] adder8b.vhd(16) " "Inferred latch for \"Result\[0\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331229 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] adder8b.vhd(16) " "Inferred latch for \"Result\[1\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331229 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] adder8b.vhd(16) " "Inferred latch for \"Result\[2\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] adder8b.vhd(16) " "Inferred latch for \"Result\[3\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] adder8b.vhd(16) " "Inferred latch for \"Result\[4\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] adder8b.vhd(16) " "Inferred latch for \"Result\[5\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] adder8b.vhd(16) " "Inferred latch for \"Result\[6\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] adder8b.vhd(16) " "Inferred latch for \"Result\[7\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] adder8b.vhd(16) " "Inferred latch for \"Result\[8\]\" at adder8b.vhd(16)" {  } { { "adder8b.vhd" "" { Text "D:/Arquitetura/Quartus/Lab06/adder8b.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1600347331230 "|ULA"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600347331482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 17 09:55:31 2020 " "Processing ended: Thu Sep 17 09:55:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600347331482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600347331482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600347331482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1600347331482 ""}
