Analysis & Synthesis report for DCDC
Sat May 18 21:39:06 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ADS8688:ADS8688_inst
 17. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult2
 20. Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult1
 21. Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult0
 22. altpll Parameter Settings by Entity Instance
 23. lpm_mult Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "KEY:KEY_inst"
 25. Port Connectivity Checks: "BUS:BUS_inst"
 26. Port Connectivity Checks: "ADS8688:ADS8688_inst|clkdiv:clk_inst"
 27. Port Connectivity Checks: "delay:delay_inst"
 28. Port Connectivity Checks: "clkdiv:clkdiv_inst"
 29. SignalTap II Logic Analyzer Settings
 30. Elapsed Time Per Partition
 31. Connections to In-System Debugging Instance "auto_signaltap_0"
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 18 21:39:06 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DCDC                                            ;
; Top-level Entity Name              ; DCDC                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,536                                           ;
;     Total combinational functions  ; 1,030                                           ;
;     Dedicated logic registers      ; 1,091                                           ;
; Total registers                    ; 1091                                            ;
; Total pins                         ; 47                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; DCDC               ; DCDC               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+
; KEY.v                            ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/KEY.v                                                                  ;         ;
; BUS.v                            ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/BUS.v                                                                  ;         ;
; clkdiv.v                         ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/clkdiv.v                                                               ;         ;
; DCDC.v                           ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/DCDC.v                                                                 ;         ;
; ADS8688.v                        ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/ADS8688.v                                                              ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; D:/FPGA_Project/DCDC/pll.v                                                                  ;         ;
; output_files/delay.v             ; yes             ; User Verilog HDL File        ; D:/FPGA_Project/DCDC/output_files/delay.v                                                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_sp14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/altsyncram_sp14.tdf                                                 ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/mux_aoc.tdf                                                         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/decode_rqf.tdf                                                      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_tbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cntr_tbi.tdf                                                        ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cntr_02j.tdf                                                        ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cntr_sbi.tdf                                                        ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cmpr_8cc.tdf                                                        ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cntr_gui.tdf                                                        ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/cmpr_5cc.tdf                                                        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/program files (x86)/quartus/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_m8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/FPGA_Project/DCDC/db/mult_m8t.tdf                                                        ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 1,536                   ;
;                                             ;                         ;
; Total combinational functions               ; 1030                    ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 403                     ;
;     -- 3 input functions                    ; 271                     ;
;     -- <=2 input functions                  ; 356                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 697                     ;
;     -- arithmetic mode                      ; 333                     ;
;                                             ;                         ;
; Total registers                             ; 1091                    ;
;     -- Dedicated logic registers            ; 1091                    ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 47                      ;
; Total memory bits                           ; 2048                    ;
; Embedded Multiplier 9-bit elements          ; 6                       ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; ADS8688:ADS8688_inst|CS ;
; Maximum fan-out                             ; 320                     ;
; Total fan-out                               ; 6730                    ;
; Average fan-out                             ; 3.06                    ;
+---------------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DCDC                                                                                                   ; 1030 (75)         ; 1091 (39)    ; 2048        ; 6            ; 0       ; 3         ; 47   ; 0            ; |DCDC                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |ADS8688:ADS8688_inst|                                                                               ; 432 (385)         ; 448 (416)    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |clkdiv:clk_inst|                                                                                 ; 47 (47)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|clkdiv:clk_inst                                                                                                                                                                                                                                                                                                 ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                  ; work         ;
;          |mult_m8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult0|mult_m8t:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult1|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                  ; work         ;
;          |mult_m8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult1|mult_m8t:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult2|                                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                  ; work         ;
;          |mult_m8t:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DCDC|ADS8688:ADS8688_inst|lpm_mult:Mult2|mult_m8t:auto_generated                                                                                                                                                                                                                                                                          ; work         ;
;    |BUS:BUS_inst|                                                                                       ; 55 (55)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|BUS:BUS_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |KEY:KEY_inst|                                                                                       ; 40 (40)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|KEY:KEY_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |clkdiv:clkdiv_inst|                                                                                 ; 47 (47)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|clkdiv:clkdiv_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |delay:delay_inst|                                                                                   ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|delay:delay_inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |pll:pll_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|pll:pll_inst                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 250 (1)           ; 402 (32)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 249 (0)           ; 370 (0)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 249 (21)          ; 370 (90)     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_sp14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 39 (1)            ; 96 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 32 (0)            ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 77 (11)           ; 62 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_tbi:auto_generated|                                                             ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tbi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |DCDC|pll:pll_inst ; D:/FPGA_Project/DCDC/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                 ;
+----------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ADS8688:ADS8688_inst|result2[8]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[7]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[6]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[5]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[4]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[3]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[2]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[1]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[0]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[9]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[10] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[11] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[12] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[13] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[14] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[15] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[16] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[17] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[18] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[19] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[20] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[21] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[22] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[23] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[24] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[25] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[26] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[27] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[28] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[29] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[30] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[31] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[32] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[33] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[34] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[35] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[36] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[37] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[38] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[39] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[40] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[41] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[42] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[43] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[44] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[45] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[46] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result2[47] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[0]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[1]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[2]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[3]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[4]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[5]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[6]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[7]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[8]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[9]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[10] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[11] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[12] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[13] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[14] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[15] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[16] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[17] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[18] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[19] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[20] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[21] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[22] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[23] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[24] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[25] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[26] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[27] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[28] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[29] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[30] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[31] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[32] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[33] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[34] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[35] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[36] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[37] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[38] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[39] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[40] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[41] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[42] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[43] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[44] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[45] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[46] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result1[47] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[0]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[1]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[2]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[3]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[4]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[5]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[6]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[7]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[8]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[9]  ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[10] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[11] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[12] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[13] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[14] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[15] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[16] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[17] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[18] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[19] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[20] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[21] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[22] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[23] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[24] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[25] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[26] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[27] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[28] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[29] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[30] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[31] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[32] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[33] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[34] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[35] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[36] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[37] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[38] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[39] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[40] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[41] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[42] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[43] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[44] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[45] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[46] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|result0[47] ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|r2          ; yes                                                              ; yes                                        ;
; ADS8688:ADS8688_inst|r1          ; yes                                                              ; yes                                        ;
+----------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADS8688:ADS8688_inst|PRC[1..7,13..15]                                                                                                                                                  ; Merged with ADS8688:ADS8688_inst|PRC[12]                                                                                                                                                           ;
; ADS8688:ADS8688_inst|PRC[8]                                                                                                                                                            ; Merged with ADS8688:ADS8688_inst|PRC[11]                                                                                                                                                           ;
; ADS8688:ADS8688_inst|ch_sel[15]                                                                                                                                                        ; Merged with ADS8688:ADS8688_inst|ch_sel[14]                                                                                                                                                        ;
; ADS8688:ADS8688_inst|ch_sel[1..9,12,13]                                                                                                                                                ; Merged with ADS8688:ADS8688_inst|ch_sel[0]                                                                                                                                                         ;
; ADS8688:ADS8688_inst|PRC[12]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ADS8688:ADS8688_inst|ch_sel[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; ADS8688:ADS8688_inst|ch_sel[14]                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; ADS8688:ADS8688_inst|PRC[11]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 27                                                                                                                                                 ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1091  ;
; Number of registers using Synchronous Clear  ; 213   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 266   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 525   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADS8688:ADS8688_inst|PRC[9]                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 13                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DCDC|cnt1[5]                                                                                                                                                             ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DCDC|cnt2[4]                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DCDC|ADS8688:ADS8688_inst|ch_sel[11]                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DCDC|ADS8688:ADS8688_inst|cnt[6]                                                                                                                                         ;
; 256:1              ; 2 bits    ; 340 LEs       ; 14 LEs               ; 326 LEs                ; Yes        ; |DCDC|ADS8688:ADS8688_inst|outRMS[14]                                                                                                                                     ;
; 256:1              ; 14 bits   ; 2380 LEs      ; 98 LEs               ; 2282 LEs               ; Yes        ; |DCDC|ADS8688:ADS8688_inst|outRMS[5]                                                                                                                                      ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |DCDC|BUS:BUS_inst|rdmux[9]                                                                                                                                               ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |DCDC|BUS:BUS_inst|rdmux[7]                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DCDC|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DCDC|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for ADS8688:ADS8688_inst            ;
+---------------------------+-------+------+-------------+
; Assignment                ; Value ; From ; To          ;
+---------------------------+-------+------+-------------+
; PRESERVE_REGISTER         ; on    ; -    ; result2[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[16] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[17] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[18] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[19] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[20] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[21] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[22] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[23] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[24] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[25] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[26] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[26] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[27] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[27] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[28] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[28] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[29] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[29] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[30] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[30] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[31] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[31] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[32] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[32] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[33] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[33] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[34] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[34] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[35] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[35] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[36] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[36] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[37] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[37] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[38] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[38] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[39] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[39] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[40] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[40] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[41] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[41] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[42] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[42] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[43] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[43] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[44] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[44] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[45] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[45] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[46] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[46] ;
; PRESERVE_REGISTER         ; on    ; -    ; result2[47] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result2[47] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[16] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[17] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[18] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[19] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[20] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[21] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[22] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[23] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[24] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[25] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[26] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[26] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[27] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[27] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[28] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[28] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[29] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[29] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[30] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[30] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[31] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[31] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[32] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[32] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[33] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[33] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[34] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[34] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[35] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[35] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[36] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[36] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[37] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[37] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[38] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[38] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[39] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[39] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[40] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[40] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[41] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[41] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[42] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[42] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[43] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[43] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[44] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[44] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[45] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[45] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[46] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[46] ;
; PRESERVE_REGISTER         ; on    ; -    ; result1[47] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result1[47] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[0]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[16] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[17] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[18] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[19] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[20] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[21] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[22] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[23] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[24] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[25] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[26] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[26] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[27] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[27] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[28] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[28] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[29] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[29] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[30] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[30] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[31] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[31] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[32] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[32] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[33] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[33] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[34] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[34] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[35] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[35] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[36] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[36] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[37] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[37] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[38] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[38] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[39] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[39] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[40] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[40] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[41] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[41] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[42] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[42] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[43] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[43] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[44] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[44] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[45] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[45] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[46] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[46] ;
; PRESERVE_REGISTER         ; on    ; -    ; result0[47] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; result0[47] ;
; PRESERVE_REGISTER         ; on    ; -    ; r2          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r2          ;
; PRESERVE_REGISTER         ; on    ; -    ; r1          ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; r1          ;
+---------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                          ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 16                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 16                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                    ; Signed Integer ;
; sld_node_crc_hiword                             ; 60419                                                                 ; Untyped        ;
; sld_node_crc_loword                             ; 7219                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                     ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                  ; String         ;
; sld_state_bits                                  ; 11                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                  ; String         ;
; sld_inversion_mask_length                       ; 69                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult2 ;
+------------------------------------------------+------------+------------------------+
; Parameter Name                                 ; Value      ; Type                   ;
+------------------------------------------------+------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 16         ; Untyped                ;
; LPM_WIDTHB                                     ; 16         ; Untyped                ;
; LPM_WIDTHP                                     ; 32         ; Untyped                ;
; LPM_WIDTHR                                     ; 32         ; Untyped                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                ;
; LATENCY                                        ; 0          ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                ;
; USE_EAB                                        ; OFF        ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_m8t   ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                ;
+------------------------------------------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------+
; Parameter Name                                 ; Value      ; Type                   ;
+------------------------------------------------+------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 16         ; Untyped                ;
; LPM_WIDTHB                                     ; 16         ; Untyped                ;
; LPM_WIDTHP                                     ; 32         ; Untyped                ;
; LPM_WIDTHR                                     ; 32         ; Untyped                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                ;
; LATENCY                                        ; 0          ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                ;
; USE_EAB                                        ; OFF        ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_m8t   ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                ;
+------------------------------------------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADS8688:ADS8688_inst|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------+
; Parameter Name                                 ; Value      ; Type                   ;
+------------------------------------------------+------------+------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE         ;
; LPM_WIDTHA                                     ; 16         ; Untyped                ;
; LPM_WIDTHB                                     ; 16         ; Untyped                ;
; LPM_WIDTHP                                     ; 32         ; Untyped                ;
; LPM_WIDTHR                                     ; 32         ; Untyped                ;
; LPM_WIDTHS                                     ; 1          ; Untyped                ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                ;
; LPM_PIPELINE                                   ; 0          ; Untyped                ;
; LATENCY                                        ; 0          ; Untyped                ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                ;
; USE_EAB                                        ; OFF        ; Untyped                ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                ;
; CBXI_PARAMETER                                 ; mult_m8t   ; Untyped                ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                ;
+------------------------------------------------+------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 3                                   ;
; Entity Instance                       ; ADS8688:ADS8688_inst|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 16                                  ;
;     -- LPM_WIDTHB                     ; 16                                  ;
;     -- LPM_WIDTHP                     ; 32                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; ADS8688:ADS8688_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                  ;
;     -- LPM_WIDTHB                     ; 16                                  ;
;     -- LPM_WIDTHP                     ; 32                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
; Entity Instance                       ; ADS8688:ADS8688_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                  ;
;     -- LPM_WIDTHB                     ; 16                                  ;
;     -- LPM_WIDTHP                     ; 32                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEY:KEY_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BUS:BUS_inst"                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; rddat0  ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "rddat0[15..8]" will be connected to GND. ;
; rddat5  ; Input  ; Info     ; Explicitly unconnected                                                                                                                           ;
; otdata0 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "otdata0[15..15]" have no fanouts                   ;
; otdata1 ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "otdata1[15..1]" have no fanouts                     ;
; otdata2 ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "ADS8688:ADS8688_inst|clkdiv:clk_inst" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; div[1..0]  ; Input ; Info     ; Stuck at VCC                     ;
; div[14..2] ; Input ; Info     ; Stuck at GND                     ;
+------------+-------+----------+----------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "delay:delay_inst" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; ed[4..2] ; Input ; Info     ; Stuck at GND   ;
; ed[7]    ; Input ; Info     ; Stuck at VCC   ;
; ed[6]    ; Input ; Info     ; Stuck at GND   ;
; ed[5]    ; Input ; Info     ; Stuck at VCC   ;
; ed[1]    ; Input ; Info     ; Stuck at VCC   ;
; ed[0]    ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkdiv:clkdiv_inst"                                                                                                                               ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; div       ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (15 bits) it drives.  Extra input bit(s) "div[14..4]" will be connected to GND. ;
; div[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                  ;
; div[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 16                  ; 16               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:03     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                       ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection           ; Details ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------+---------+
; ADS8688:ADS8688_inst|cnt[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ADS8688:ADS8688_inst|cnt[6] ; N/A     ;
; BUS:BUS_inst|otdata0[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[0]     ; N/A     ;
; BUS:BUS_inst|otdata0[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[0]     ; N/A     ;
; BUS:BUS_inst|otdata0[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[10]    ; N/A     ;
; BUS:BUS_inst|otdata0[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[10]    ; N/A     ;
; BUS:BUS_inst|otdata0[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[11]    ; N/A     ;
; BUS:BUS_inst|otdata0[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[11]    ; N/A     ;
; BUS:BUS_inst|otdata0[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[12]    ; N/A     ;
; BUS:BUS_inst|otdata0[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[12]    ; N/A     ;
; BUS:BUS_inst|otdata0[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[13]    ; N/A     ;
; BUS:BUS_inst|otdata0[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[13]    ; N/A     ;
; BUS:BUS_inst|otdata0[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[14]    ; N/A     ;
; BUS:BUS_inst|otdata0[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[14]    ; N/A     ;
; BUS:BUS_inst|otdata0[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[15]    ; N/A     ;
; BUS:BUS_inst|otdata0[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[15]    ; N/A     ;
; BUS:BUS_inst|otdata0[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[1]     ; N/A     ;
; BUS:BUS_inst|otdata0[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[1]     ; N/A     ;
; BUS:BUS_inst|otdata0[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[2]     ; N/A     ;
; BUS:BUS_inst|otdata0[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[2]     ; N/A     ;
; BUS:BUS_inst|otdata0[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[3]     ; N/A     ;
; BUS:BUS_inst|otdata0[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[3]     ; N/A     ;
; BUS:BUS_inst|otdata0[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[4]     ; N/A     ;
; BUS:BUS_inst|otdata0[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[4]     ; N/A     ;
; BUS:BUS_inst|otdata0[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[5]     ; N/A     ;
; BUS:BUS_inst|otdata0[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[5]     ; N/A     ;
; BUS:BUS_inst|otdata0[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[6]     ; N/A     ;
; BUS:BUS_inst|otdata0[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[6]     ; N/A     ;
; BUS:BUS_inst|otdata0[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[7]     ; N/A     ;
; BUS:BUS_inst|otdata0[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[7]     ; N/A     ;
; BUS:BUS_inst|otdata0[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[8]     ; N/A     ;
; BUS:BUS_inst|otdata0[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[8]     ; N/A     ;
; BUS:BUS_inst|otdata0[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[9]     ; N/A     ;
; BUS:BUS_inst|otdata0[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; BUS:BUS_inst|otdata0[9]     ; N/A     ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 18 21:38:32 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DCDC -c DCDC
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file key.v
    Info (12023): Found entity 1: KEY
Info (12021): Found 1 design units, including 1 entities, in source file bus.v
    Info (12023): Found entity 1: BUS
Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v
    Info (12023): Found entity 1: clkdiv
Info (12021): Found 1 design units, including 1 entities, in source file dcdc.v
    Info (12023): Found entity 1: DCDC
Info (12021): Found 1 design units, including 1 entities, in source file ads8688.v
    Info (12023): Found entity 1: ADS8688
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file output_files/delay.v
    Info (12023): Found entity 1: delay
Info (12127): Elaborating entity "DCDC" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "clkdiv" for hierarchy "clkdiv:clkdiv_inst"
Info (12128): Elaborating entity "delay" for hierarchy "delay:delay_inst"
Info (12128): Elaborating entity "ADS8688" for hierarchy "ADS8688:ADS8688_inst"
Info (12128): Elaborating entity "BUS" for hierarchy "BUS:BUS_inst"
Info (12128): Elaborating entity "KEY" for hierarchy "KEY:KEY_inst"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf
    Info (12023): Found entity 1: altsyncram_sp14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tbi.tdf
    Info (12023): Found entity 1: cntr_tbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ADS8688:ADS8688_inst|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ADS8688:ADS8688_inst|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ADS8688:ADS8688_inst|Mult0"
Info (12130): Elaborated megafunction instantiation "ADS8688:ADS8688_inst|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "ADS8688:ADS8688_inst|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m8t.tdf
    Info (12023): Found entity 1: mult_m8t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file D:/FPGA_Project/DCDC/output_files/DCDC.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1623 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 7 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 1548 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4694 megabytes
    Info: Processing ended: Sat May 18 21:39:06 2019
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/FPGA_Project/DCDC/output_files/DCDC.map.smsg.


