<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\PXMDownloads\GwFPGAspi_st7735lcd_v2\impl\gwsynthesis\SPIlcd_prj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\PXMDownloads\GwFPGAspi_st7735lcd_v2\src\LCDAir_pre1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 26 16:43:02 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>781</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>470</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td></td>
<td></td>
<td>xtal_clk_ibuf/I </td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>xtal_clk_ibuf/I</td>
<td>xtal_clk</td>
<td>uPLL/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>116.395(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of xtal_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>xtal_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>xtal_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.409</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.191</td>
</tr>
<tr>
<td>2</td>
<td>1.607</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.993</td>
</tr>
<tr>
<td>3</td>
<td>1.727</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_2_s7/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>8.229</td>
</tr>
<tr>
<td>4</td>
<td>1.794</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_10_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.806</td>
</tr>
<tr>
<td>5</td>
<td>2.034</td>
<td>lcd_init_inst/cnt_150ms_21_s0/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.566</td>
</tr>
<tr>
<td>6</td>
<td>2.034</td>
<td>lcd_init_inst/cnt_150ms_21_s0/Q</td>
<td>lcd_init_inst/state.S1_DELAY_1_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.566</td>
</tr>
<tr>
<td>7</td>
<td>2.060</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_1_s7/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.897</td>
</tr>
<tr>
<td>8</td>
<td>2.077</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_8_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.523</td>
</tr>
<tr>
<td>9</td>
<td>2.140</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.460</td>
</tr>
<tr>
<td>10</td>
<td>2.221</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_6_s7/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.736</td>
</tr>
<tr>
<td>11</td>
<td>2.267</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_11_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.333</td>
</tr>
<tr>
<td>12</td>
<td>2.541</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_5_s7/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.415</td>
</tr>
<tr>
<td>13</td>
<td>2.576</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.024</td>
</tr>
<tr>
<td>14</td>
<td>2.576</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_16_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.024</td>
</tr>
<tr>
<td>15</td>
<td>2.601</td>
<td>lcd_write_inst/count_1_s1/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.999</td>
</tr>
<tr>
<td>16</td>
<td>2.725</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_4_s7/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.232</td>
</tr>
<tr>
<td>17</td>
<td>2.767</td>
<td>lcd_init_inst/cnt_150ms_18_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_21_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.833</td>
</tr>
<tr>
<td>18</td>
<td>2.783</td>
<td>lcd_init_inst/init_data_Z_0_s6/DO[3]</td>
<td>muxcontrol_inst/data_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.817</td>
</tr>
<tr>
<td>19</td>
<td>2.799</td>
<td>lcd_init_inst/init_data_Z_0_s6/DO[1]</td>
<td>muxcontrol_inst/data_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.801</td>
</tr>
<tr>
<td>20</td>
<td>2.812</td>
<td>show_string_number_inst/ascii_num_1_s0/Q</td>
<td>lcd_show_char_inst/rom_addr_11_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.788</td>
</tr>
<tr>
<td>21</td>
<td>2.843</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/Q</td>
<td>lcd_init_inst/init_data_Z_0_s8/RESET</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.114</td>
</tr>
<tr>
<td>22</td>
<td>2.869</td>
<td>show_string_number_inst/ascii_num_1_s0/Q</td>
<td>lcd_show_char_inst/rom_addr_10_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.731</td>
</tr>
<tr>
<td>23</td>
<td>2.926</td>
<td>show_string_number_inst/ascii_num_1_s0/Q</td>
<td>lcd_show_char_inst/rom_addr_9_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.674</td>
</tr>
<tr>
<td>24</td>
<td>2.952</td>
<td>lcd_init_inst/cnt_150ms_18_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_20_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.648</td>
</tr>
<tr>
<td>25</td>
<td>2.993</td>
<td>lcd_init_inst/init_data_Z_0_s6/DO[2]</td>
<td>muxcontrol_inst/data_2_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.607</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.414</td>
<td>lcd_show_char_inst/rom_addr_0_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[2]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.681</td>
<td>lcd_show_char_inst/rom_addr_2_s0/Q</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/AD[4]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.835</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>lcd_show_char_inst/data_7_s3/Q</td>
<td>lcd_show_char_inst/data_7_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>lcd_write_inst/count_1_s1/Q</td>
<td>lcd_write_inst/count_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>lcd_write_inst/count_2_s1/Q</td>
<td>lcd_write_inst/count_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>lcd_write_inst/wclkcnt_1_s0/Q</td>
<td>lcd_write_inst/wclkcnt_1_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>lcd_init_inst/cnt_150ms_22_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_22_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>show_string_number_inst/cnt1_0_s4/Q</td>
<td>show_string_number_inst/cnt1_0_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/Q</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/Q</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_s5_num_8_s1/Q</td>
<td>lcd_init_inst/cnt_s5_num_8_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_7_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_7_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_14_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_14_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_15_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_15_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>lcd_init_inst/cnt_150ms_16_s0/Q</td>
<td>lcd_init_inst/cnt_150ms_16_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.710</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/Q</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>22</td>
<td>0.710</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/Q</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>23</td>
<td>0.710</td>
<td>lcd_write_inst/count_3_s1/Q</td>
<td>lcd_write_inst/count_3_s1/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>lcd_write_inst/wclkcnt_3_s0/Q</td>
<td>lcd_write_inst/wclkcnt_3_s0/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/Q</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/D</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_16_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_s4_num_4_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
<tr>
<td>7</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/cnt_set_windows_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/the1_wr_done_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td>10</td>
<td>3.672</td>
<td>4.922</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>lcd_show_char_inst/state.DONE_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>4.589</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>lcd_init_inst/n405_s2/I2</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s2/F</td>
</tr>
<tr>
<td>6.941</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>lcd_init_inst/n402_s3/I1</td>
</tr>
<tr>
<td>8.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n402_s3/F</td>
</tr>
<tr>
<td>8.850</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>lcd_init_inst/n399_s1/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n399_s1/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.262, 52.030%; route: 3.471, 42.375%; tC2Q: 0.458, 5.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>5.404</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>lcd_init_inst/n398_s2/I2</td>
</tr>
<tr>
<td>6.436</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n398_s2/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_init_inst/n396_s2/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n396_s2/F</td>
</tr>
<tr>
<td>8.861</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/n394_s1/I0</td>
</tr>
<tr>
<td>9.683</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n394_s1/F</td>
</tr>
<tr>
<td>9.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 44.777%; route: 3.956, 49.489%; tC2Q: 0.458, 5.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_2_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>7.085</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td>lcd_init_inst/init_data_Z_2_s10/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_2_s10/F</td>
</tr>
<tr>
<td>8.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td>lcd_init_inst/init_data_Z_2_s9/I1</td>
</tr>
<tr>
<td>9.215</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_2_s9/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_2_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>lcd_init_inst/init_data_Z_2_s7/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[0][A]</td>
<td>lcd_init_inst/init_data_Z_2_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 51.718%; route: 3.515, 42.712%; tC2Q: 0.458, 5.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>4.589</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>lcd_init_inst/n405_s2/I2</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s2/F</td>
</tr>
<tr>
<td>6.951</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>lcd_init_inst/n401_s2/I2</td>
</tr>
<tr>
<td>7.977</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n401_s2/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_init_inst/n401_s4/I3</td>
</tr>
<tr>
<td>9.496</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n401_s4/F</td>
</tr>
<tr>
<td>9.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_10_s3/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C14[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.256, 54.521%; route: 3.092, 39.608%; tC2Q: 0.458, 5.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>lcd_init_inst/cnt_150ms_21_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_21_s0/Q</td>
</tr>
<tr>
<td>2.570</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>lcd_init_inst/n14_s9/I2</td>
</tr>
<tr>
<td>3.669</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n14_s9/F</td>
</tr>
<tr>
<td>4.815</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd_init_inst/n54_s12/I3</td>
</tr>
<tr>
<td>5.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s12/F</td>
</tr>
<tr>
<td>6.674</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>lcd_init_inst/n54_s10/I3</td>
</tr>
<tr>
<td>7.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s10/F</td>
</tr>
<tr>
<td>8.157</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/n54_s16/I2</td>
</tr>
<tr>
<td>9.256</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s16/F</td>
</tr>
<tr>
<td>9.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 56.712%; route: 2.817, 37.230%; tC2Q: 0.458, 6.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S1_DELAY_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>lcd_init_inst/cnt_150ms_21_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_21_s0/Q</td>
</tr>
<tr>
<td>2.570</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[3][A]</td>
<td>lcd_init_inst/n14_s9/I2</td>
</tr>
<tr>
<td>3.669</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R5C16[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n14_s9/F</td>
</tr>
<tr>
<td>4.815</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[0][A]</td>
<td>lcd_init_inst/n54_s12/I3</td>
</tr>
<tr>
<td>5.847</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s12/F</td>
</tr>
<tr>
<td>6.674</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[3][B]</td>
<td>lcd_init_inst/n54_s10/I3</td>
</tr>
<tr>
<td>7.735</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C17[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s10/F</td>
</tr>
<tr>
<td>8.157</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>lcd_init_inst/n52_s11/I3</td>
</tr>
<tr>
<td>9.256</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n52_s11/F</td>
</tr>
<tr>
<td>9.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S1_DELAY_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s4/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>lcd_init_inst/state.S1_DELAY_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 56.712%; route: 2.817, 37.230%; tC2Q: 0.458, 6.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.587</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>7.085</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td>lcd_init_inst/init_data_Z_1_s10/I3</td>
</tr>
<tr>
<td>8.184</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_1_s10/F</td>
</tr>
<tr>
<td>8.189</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td>lcd_init_inst/init_data_Z_1_s9/I2</td>
</tr>
<tr>
<td>9.250</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C14[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_1_s9/F</td>
</tr>
<tr>
<td>9.587</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_1_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>lcd_init_inst/init_data_Z_1_s7/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C14[1][A]</td>
<td>lcd_init_inst/init_data_Z_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 54.340%; route: 3.147, 39.856%; tC2Q: 0.458, 5.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>lcd_init_inst/n351_s3/I3</td>
</tr>
<tr>
<td>8.169</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n351_s3/F</td>
</tr>
<tr>
<td>8.588</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lcd_init_inst/n351_s1/I2</td>
</tr>
<tr>
<td>9.214</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n351_s1/F</td>
</tr>
<tr>
<td>9.214</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lcd_init_inst/init_data_8_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C12[1][A]</td>
<td>lcd_init_inst/init_data_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 50.749%; route: 3.247, 43.159%; tC2Q: 0.458, 6.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>4.589</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>lcd_init_inst/n405_s2/I2</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s2/F</td>
</tr>
<tr>
<td>6.941</td>
<td>1.320</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][B]</td>
<td>lcd_init_inst/n402_s3/I1</td>
</tr>
<tr>
<td>8.040</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n402_s3/F</td>
</tr>
<tr>
<td>8.051</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/n402_s5/I3</td>
</tr>
<tr>
<td>9.150</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n402_s5/F</td>
</tr>
<tr>
<td>9.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.329, 58.033%; route: 2.672, 35.823%; tC2Q: 0.458, 6.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_6_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.226</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>6.659</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>lcd_init_inst/init_data_Z_6_s10/I2</td>
</tr>
<tr>
<td>7.691</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_6_s10/F</td>
</tr>
<tr>
<td>7.696</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td>lcd_init_inst/init_data_Z_6_s9/I2</td>
</tr>
<tr>
<td>8.722</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C12[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_6_s9/F</td>
</tr>
<tr>
<td>9.426</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_6_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>lcd_init_inst/init_data_Z_6_s7/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>lcd_init_inst/init_data_Z_6_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.151, 53.658%; route: 3.127, 40.417%; tC2Q: 0.458, 5.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>4.589</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][A]</td>
<td>lcd_init_inst/n405_s2/I2</td>
</tr>
<tr>
<td>5.621</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R4C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n405_s2/F</td>
</tr>
<tr>
<td>6.951</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][A]</td>
<td>lcd_init_inst/n401_s2/I2</td>
</tr>
<tr>
<td>7.977</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n401_s2/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_init_inst/n400_s1/I1</td>
</tr>
<tr>
<td>9.023</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n400_s1/F</td>
</tr>
<tr>
<td>9.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>lcd_init_inst/cnt_s5_num_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.783, 51.587%; route: 3.092, 42.163%; tC2Q: 0.458, 6.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_5_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>7.102</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td>lcd_init_inst/init_data_Z_5_s9/I0</td>
</tr>
<tr>
<td>7.904</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C15[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_5_s9/F</td>
</tr>
<tr>
<td>9.105</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_5_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>lcd_init_inst/init_data_Z_5_s7/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[2][A]</td>
<td>lcd_init_inst/init_data_Z_5_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.933, 39.554%; route: 4.024, 54.265%; tC2Q: 0.458, 6.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>5.404</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>lcd_init_inst/n398_s2/I2</td>
</tr>
<tr>
<td>6.436</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n398_s2/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_init_inst/n396_s2/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n396_s2/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_init_inst/n396_s4/I2</td>
</tr>
<tr>
<td>8.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n396_s4/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_15_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>lcd_init_inst/cnt_s5_num_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 50.955%; route: 2.987, 42.520%; tC2Q: 0.458, 6.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_0_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R7C14[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_0_s3/Q</td>
</tr>
<tr>
<td>3.468</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[3][B]</td>
<td>lcd_init_inst/n407_s2/I0</td>
</tr>
<tr>
<td>4.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R4C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n407_s2/F</td>
</tr>
<tr>
<td>5.404</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>lcd_init_inst/n398_s2/I2</td>
</tr>
<tr>
<td>6.436</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C13[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n398_s2/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>lcd_init_inst/n396_s2/I2</td>
</tr>
<tr>
<td>7.876</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n396_s2/F</td>
</tr>
<tr>
<td>7.892</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>lcd_init_inst/n395_s1/I1</td>
</tr>
<tr>
<td>8.714</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n395_s1/F</td>
</tr>
<tr>
<td>8.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s1/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C13[1][B]</td>
<td>lcd_init_inst/cnt_s5_num_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.579, 50.955%; route: 2.987, 42.520%; tC2Q: 0.458, 6.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_write_inst/count_1_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_1_s1/Q</td>
</tr>
<tr>
<td>2.971</td>
<td>0.823</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>lcd_write_inst/sclk_s4/I1</td>
</tr>
<tr>
<td>4.070</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C10[0][B]</td>
<td style=" background: #97FFFF;">lcd_write_inst/sclk_s4/F</td>
</tr>
<tr>
<td>4.576</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[3][A]</td>
<td>lcd_write_inst/wr_done_Z_s1/I2</td>
</tr>
<tr>
<td>5.608</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R4C10[3][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/wr_done_Z_s1/F</td>
</tr>
<tr>
<td>7.590</td>
<td>1.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/n56_s11/I0</td>
</tr>
<tr>
<td>8.689</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n56_s11/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.230, 46.151%; route: 3.310, 47.300%; tC2Q: 0.458, 6.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_4_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td>lcd_init_inst/init_data_Z_0_s14/I3</td>
</tr>
<tr>
<td>5.924</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_0_s14/F</td>
</tr>
<tr>
<td>5.929</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[3][B]</td>
<td>lcd_init_inst/init_data_Z_0_s11/I1</td>
</tr>
<tr>
<td>6.751</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R5C14[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_0_s11/F</td>
</tr>
<tr>
<td>7.593</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>lcd_init_inst/init_data_Z_4_s12/I3</td>
</tr>
<tr>
<td>8.218</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_4_s12/F</td>
</tr>
<tr>
<td>8.922</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_4_s7/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_init_inst/init_data_Z_4_s7/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C15[1][A]</td>
<td>lcd_init_inst/init_data_Z_4_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.578, 49.475%; route: 3.196, 44.187%; tC2Q: 0.458, 6.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.767</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_18_s0/Q</td>
</tr>
<tr>
<td>3.460</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>lcd_init_inst/n104_s3/I0</td>
</tr>
<tr>
<td>4.559</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s3/F</td>
</tr>
<tr>
<td>5.859</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>lcd_init_inst/n104_s2/I0</td>
</tr>
<tr>
<td>6.891</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s2/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>lcd_init_inst/n103_s1/I1</td>
</tr>
<tr>
<td>8.523</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n103_s1/F</td>
</tr>
<tr>
<td>8.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>lcd_init_inst/cnt_150ms_21_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C16[1][B]</td>
<td>lcd_init_inst/cnt_150ms_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.953, 43.220%; route: 3.421, 50.072%; tC2Q: 0.458, 6.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_Z_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>muxcontrol_inst/data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[0]</td>
<td>lcd_init_inst/init_data_Z_0_s6/CLK</td>
</tr>
<tr>
<td>5.150</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_0_s6/DO[3]</td>
</tr>
<tr>
<td>6.438</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td>muxcontrol_inst/n23_s1/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][B]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n23_s1/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>muxcontrol_inst/n23_s0/I1</td>
</tr>
<tr>
<td>8.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n23_s0/F</td>
</tr>
<tr>
<td>8.507</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td style=" font-weight:bold;">muxcontrol_inst/data_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>muxcontrol_inst/data_3_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][B]</td>
<td>muxcontrol_inst/data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 30.277%; route: 1.293, 18.967%; tC2Q: 3.460, 50.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.799</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_Z_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>muxcontrol_inst/data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[0]</td>
<td>lcd_init_inst/init_data_Z_0_s6/CLK</td>
</tr>
<tr>
<td>5.150</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_0_s6/DO[1]</td>
</tr>
<tr>
<td>6.288</td>
<td>1.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td>muxcontrol_inst/n25_s1/I1</td>
</tr>
<tr>
<td>7.387</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][B]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n25_s1/F</td>
</tr>
<tr>
<td>7.392</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>muxcontrol_inst/n25_s0/I1</td>
</tr>
<tr>
<td>8.491</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n25_s0/F</td>
</tr>
<tr>
<td>8.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/data_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>muxcontrol_inst/data_1_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>muxcontrol_inst/data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.198, 32.318%; route: 1.143, 16.809%; tC2Q: 3.460, 50.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>lcd_show_char_inst/n188_s4/I1</td>
</tr>
<tr>
<td>4.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>lcd_show_char_inst/n188_s3/I1</td>
</tr>
<tr>
<td>6.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s3/F</td>
</tr>
<tr>
<td>7.251</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td>lcd_show_char_inst/n197_s/I1</td>
</tr>
<tr>
<td>7.801</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n197_s/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][B]</td>
<td>lcd_show_char_inst/n196_s/CIN</td>
</tr>
<tr>
<td>7.858</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n196_s/COUT</td>
</tr>
<tr>
<td>7.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td>lcd_show_char_inst/n195_s/CIN</td>
</tr>
<tr>
<td>7.915</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n195_s/COUT</td>
</tr>
<tr>
<td>7.915</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_show_char_inst/n194_s/CIN</td>
</tr>
<tr>
<td>8.478</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n194_s/SUM</td>
</tr>
<tr>
<td>8.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_show_char_inst/rom_addr_11_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>lcd_show_char_inst/rom_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.081, 45.387%; route: 3.249, 47.861%; tC2Q: 0.458, 6.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/init_data_Z_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[2][A]</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R4C13[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_6_s3/Q</td>
</tr>
<tr>
<td>2.983</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[3][B]</td>
<td>lcd_init_inst/n460_s3/I0</td>
</tr>
<tr>
<td>4.015</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C13[3][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n460_s3/F</td>
</tr>
<tr>
<td>5.165</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[1][A]</td>
<td>lcd_init_inst/init_data_Z_3_s11/I1</td>
</tr>
<tr>
<td>6.264</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R5C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_3_s11/F</td>
</tr>
<tr>
<td>6.775</td>
<td>0.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td>lcd_init_inst/init_data_Z_0_s12/I3</td>
</tr>
<tr>
<td>7.401</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_0_s12/F</td>
</tr>
<tr>
<td>7.407</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td>lcd_init_inst/init_data_Z_0_s10/I2</td>
</tr>
<tr>
<td>8.468</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C14[2][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/init_data_Z_0_s10/F</td>
</tr>
<tr>
<td>8.804</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_0_s8/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_init_inst/init_data_Z_0_s8/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C14[1][A]</td>
<td>lcd_init_inst/init_data_Z_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 53.670%; route: 2.838, 39.887%; tC2Q: 0.458, 6.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/rom_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>lcd_show_char_inst/n188_s4/I1</td>
</tr>
<tr>
<td>4.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>lcd_show_char_inst/n188_s3/I1</td>
</tr>
<tr>
<td>6.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s3/F</td>
</tr>
<tr>
<td>7.251</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td>lcd_show_char_inst/n197_s/I1</td>
</tr>
<tr>
<td>7.801</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n197_s/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][B]</td>
<td>lcd_show_char_inst/n196_s/CIN</td>
</tr>
<tr>
<td>7.858</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n196_s/COUT</td>
</tr>
<tr>
<td>7.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td>lcd_show_char_inst/n195_s/CIN</td>
</tr>
<tr>
<td>8.421</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n195_s/SUM</td>
</tr>
<tr>
<td>8.421</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>lcd_show_char_inst/rom_addr_10_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>lcd_show_char_inst/rom_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.024, 44.925%; route: 3.249, 48.266%; tC2Q: 0.458, 6.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.926</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/ascii_num_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/rom_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>show_string_number_inst/ascii_num_1_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/ascii_num_1_s0/Q</td>
</tr>
<tr>
<td>3.444</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>lcd_show_char_inst/n188_s4/I1</td>
</tr>
<tr>
<td>4.476</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s4/F</td>
</tr>
<tr>
<td>5.294</td>
<td>0.818</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td>lcd_show_char_inst/n188_s3/I1</td>
</tr>
<tr>
<td>6.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C8[1][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n188_s3/F</td>
</tr>
<tr>
<td>7.251</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C9[0][A]</td>
<td>lcd_show_char_inst/n197_s/I1</td>
</tr>
<tr>
<td>7.801</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n197_s/COUT</td>
</tr>
<tr>
<td>7.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C9[0][B]</td>
<td>lcd_show_char_inst/n196_s/CIN</td>
</tr>
<tr>
<td>8.364</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n196_s/SUM</td>
</tr>
<tr>
<td>8.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>lcd_show_char_inst/rom_addr_9_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>lcd_show_char_inst/rom_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.967, 44.455%; route: 3.249, 48.678%; tC2Q: 0.458, 6.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[2][A]</td>
<td>lcd_init_inst/cnt_150ms_18_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C17[2][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_18_s0/Q</td>
</tr>
<tr>
<td>3.460</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][B]</td>
<td>lcd_init_inst/n104_s3/I0</td>
</tr>
<tr>
<td>4.559</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C16[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s3/F</td>
</tr>
<tr>
<td>5.859</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>lcd_init_inst/n104_s2/I0</td>
</tr>
<tr>
<td>6.885</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C17[1][B]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s2/F</td>
</tr>
<tr>
<td>7.306</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>lcd_init_inst/n104_s1/I2</td>
</tr>
<tr>
<td>8.338</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n104_s1/F</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.157, 47.492%; route: 3.032, 45.614%; tC2Q: 0.458, 6.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/init_data_Z_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>muxcontrol_inst/data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R6[0]</td>
<td>lcd_init_inst/init_data_Z_0_s6/CLK</td>
</tr>
<tr>
<td>5.150</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">lcd_init_inst/init_data_Z_0_s6/DO[2]</td>
</tr>
<tr>
<td>6.438</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>muxcontrol_inst/n24_s1/I1</td>
</tr>
<tr>
<td>7.470</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n24_s1/F</td>
</tr>
<tr>
<td>7.475</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>muxcontrol_inst/n24_s0/I1</td>
</tr>
<tr>
<td>8.297</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" background: #97FFFF;">muxcontrol_inst/n24_s0/F</td>
</tr>
<tr>
<td>8.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td style=" font-weight:bold;">muxcontrol_inst/data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>muxcontrol_inst/data_2_s0/CLK</td>
</tr>
<tr>
<td>11.290</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C5[0][A]</td>
<td>muxcontrol_inst/data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 28.061%; route: 1.293, 19.570%; tC2Q: 3.460, 52.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[1][A]</td>
<td>lcd_show_char_inst/rom_addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C7[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_0_s0/Q</td>
</tr>
<tr>
<td>2.199</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.785</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/rom_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>lcd_show_char_inst/rom_addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/rom_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/your_instance_name/prom_inst_0/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0/CLK</td>
</tr>
<tr>
<td>1.785</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>lcd_show_char_inst/your_instance_name/prom_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.501, 60.063%; tC2Q: 0.333, 39.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/data_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/data_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>lcd_show_char_inst/data_7_s3/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_7_s3/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>lcd_show_char_inst/n525_s8/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n525_s8/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/data_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>lcd_show_char_inst/data_7_s3/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>lcd_show_char_inst/data_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_show_char_inst/n288_s2/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n288_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>lcd_show_char_inst/n285_s2/I0</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n285_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_write_inst/count_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_1_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_write_inst/n48_s2/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n48_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_write_inst/count_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>lcd_write_inst/count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_write_inst/n47_s2/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n47_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_write_inst/count_2_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>lcd_write_inst/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/wclkcnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/wclkcnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>lcd_write_inst/wclkcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_1_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>lcd_write_inst/n21_s2/I1</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n21_s2/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>lcd_write_inst/wclkcnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[1][A]</td>
<td>lcd_write_inst/wclkcnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s1/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/n394_s1/I2</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n394_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_22_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd_init_inst/n102_s1/I3</td>
</tr>
<tr>
<td>2.339</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n102_s1/F</td>
</tr>
<tr>
<td>2.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>lcd_show_char_inst/n464_s2/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n464_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_length_num_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>lcd_show_char_inst/cnt_length_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>lcd_show_char_inst/n287_s2/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n287_s2/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>show_string_number_inst/cnt1_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>show_string_number_inst/cnt1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/cnt1_0_s4/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_0_s4/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/n14_s5/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">show_string_number_inst/n14_s5/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">show_string_number_inst/cnt1_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/cnt1_0_s4/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>show_string_number_inst/cnt1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s4/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/n56_s11/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n56_s11/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S3_DELAY_3_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>lcd_init_inst/state.S3_DELAY_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/n402_s5/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n402_s5/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>lcd_init_inst/cnt_s5_num_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_s5_num_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_s5_num_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s1/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_init_inst/n403_s1/I2</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n403_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_s5_num_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[0][A]</td>
<td>lcd_init_inst/cnt_s5_num_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>lcd_init_inst/cnt_150ms_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_7_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>lcd_init_inst/n117_s1/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n117_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>lcd_init_inst/cnt_150ms_7_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>lcd_init_inst/cnt_150ms_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>lcd_init_inst/cnt_150ms_14_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_14_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>lcd_init_inst/n110_s4/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n110_s4/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>lcd_init_inst/cnt_150ms_14_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>lcd_init_inst/cnt_150ms_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_15_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/n109_s1/I3</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n109_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>lcd_init_inst/cnt_150ms_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/cnt_150ms_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/cnt_150ms_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_16_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_16_s0/Q</td>
</tr>
<tr>
<td>1.968</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd_init_inst/n108_s1/I1</td>
</tr>
<tr>
<td>2.340</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n108_s1/F</td>
</tr>
<tr>
<td>2.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/cnt_150ms_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_16_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[0][A]</td>
<td>lcd_init_inst/cnt_150ms_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>lcd_show_char_inst/n289_s5/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n289_s5/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_wr_color_data_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>lcd_show_char_inst/cnt_wr_color_data_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_1_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>lcd_show_char_inst/n144_s2/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" background: #97FFFF;">lcd_show_char_inst/n144_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td style=" font-weight:bold;">lcd_show_char_inst/cnt_rom_prepare_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C8[0][A]</td>
<td>lcd_show_char_inst/cnt_rom_prepare_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/count_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/count_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>lcd_write_inst/count_3_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_3_s1/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>lcd_write_inst/n46_s2/I1</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n46_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/count_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>lcd_write_inst/count_3_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C10[1][A]</td>
<td>lcd_write_inst/count_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_3_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>lcd_write_inst/n19_s2/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">lcd_write_inst/n19_s2/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">lcd_write_inst/wclkcnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>lcd_write_inst/wclkcnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s4/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/n54_s16/I3</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" background: #97FFFF;">lcd_init_inst/n54_s16/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td style=" font-weight:bold;">lcd_init_inst/state.S2_WR_0X11_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>179</td>
<td>PLL_R</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C16[1][A]</td>
<td>lcd_init_inst/state.S2_WR_0X11_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_22_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_20_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_16_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_150ms_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_150ms_8_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_s4_num_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_s4_num_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_s4_num_4_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_s5_num_4_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_s5_num_4_s3/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/cnt_set_windows_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/cnt_set_windows_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/cnt_set_windows_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/the1_wr_done_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/the1_wr_done_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/the1_wr_done_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_init_inst/cnt_s5_num_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_init_inst/cnt_s5_num_6_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.922</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>lcd_show_char_inst/state.DONE_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.446</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.709</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>lcd_show_char_inst/state.DONE_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>uPLL/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>uPLL/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>11.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>lcd_show_char_inst/state.DONE_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>sys_clk</td>
<td>1.409</td>
<td>0.262</td>
</tr>
<tr>
<td>31</td>
<td>state.S5_WR_FULLSCR</td>
<td>5.645</td>
<td>1.966</td>
</tr>
<tr>
<td>28</td>
<td>busy</td>
<td>4.505</td>
<td>1.497</td>
</tr>
<tr>
<td>28</td>
<td>state.DONE</td>
<td>5.405</td>
<td>3.111</td>
</tr>
<tr>
<td>22</td>
<td>n124_7</td>
<td>5.216</td>
<td>1.508</td>
</tr>
<tr>
<td>18</td>
<td>state.STATE1</td>
<td>4.965</td>
<td>1.495</td>
</tr>
<tr>
<td>17</td>
<td>cnt_s5_num[0]</td>
<td>1.409</td>
<td>1.319</td>
</tr>
<tr>
<td>16</td>
<td>cnt_s5_num[1]</td>
<td>1.701</td>
<td>1.349</td>
</tr>
<tr>
<td>15</td>
<td>state.S4_WR_INITC</td>
<td>3.834</td>
<td>3.249</td>
</tr>
<tr>
<td>14</td>
<td>cnt_ascii_num[2]</td>
<td>6.435</td>
<td>0.888</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C11</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C10</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C9</td>
<td>100.00%</td>
</tr>
<tr>
<td>R10C18</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
