0.6
2019.1
May 24 2019
15:06:07
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sim_1/new/mux_4x1_using_buf_tb.v,1660051218,verilog,,,,mux_4x1_using_buf_tb,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sources_1/new/mux_4x1_using_buf.v,1660050233,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sim_1/new/mux_4x1_using_buf_tb.v,,mux_4x1_using_buf,,,,,,,,
F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/9_decoder_2x4/9_decoder_2x4.srcs/sources_1/new/decoder_2x4.v,1659989724,verilog,,F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/18_mux_4x1_using_Buf_and_decoder/18_mux_4x1_using_Buf_and_decoder.srcs/sources_1/new/mux_4x1_using_buf.v,,decoder_2x4,,,,,,,,
