INFO: [vitis-run 60-1548] Creating build summary session with primary output /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/blas.hlsrun_package_summary, at Wed Jul 31 23:42:01 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas -config /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg -cmdlineconfig /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /media/p4/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/media/p4/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'chomper' on host 'N' (Linux_x86_64 version 6.8.0-39-generic) on Wed Jul 31 23:42:02 CST 2024
INFO: [HLS 200-10] On os Ubuntu 24.04 LTS
INFO: [HLS 200-10] In directory '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas'
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas 
INFO: [HLS 200-1510] Running: open_project /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg
WARNING: [HLS 200-2001] file not found 'test.cpp' see [hls] at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.file=test.cpp' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(9)
WARNING: [HLS 200-40] Cannot find design file 'test.cpp'
INFO: [HLS 200-1465] Applying ini 'syn.file=/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/sgemm.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=tb.cpp' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file '/media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=sgemm' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1465] Applying ini 'clock=4' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' at /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/hls_config.cfg(5)
INFO: [HLS 200-1510] Running: apply_ini /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline 
INFO: [HLS 200-1909] Reading HLS ini file /media/p4/Xilinx/kria-vitis-platforms/kr260/platforms/xilinx_kr260_tsn_rs485pmod_202310_1/blas/blas/hls/config.cmdline
INFO: [HLS 200-1510] Running: export_design -flow none 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hadd_16ns_16ns_16_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hadd_16ns_16ns_16_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hadd_16ns_16ns_16_5_full_dsp_1_x_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hadd_16ns_16ns_16_5_full_dsp_1_x_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hmul_16ns_16ns_16_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hmul_16ns_16ns_16_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_hptosp_16ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_hptosp_16ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_sitofp_32s_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_sitofp_32s_32_7_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sgemm_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sgemm_sptohp_32ns_16_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/p4/Xilinx/Vivado/2023.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 31 23:42:10 2024...
INFO: [HLS 200-802] Generated output file blas/sgemm.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.07 seconds. CPU system time: 3.98 seconds. Elapsed time: 18.39 seconds; current allocated memory: 10.570 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 8.72 seconds. Total CPU system time: 4.38 seconds. Total elapsed time: 19.28 seconds; peak allocated memory: 230.938 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Jul 31 23:42:20 2024...
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 22s
