0.6
2019.1
May 24 2019
14:51:52
/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.srcs/sim_1/new/tb_task1.sv,1732617296,systemVerilog,,,,tb_task1,,,,,,,,
/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.srcs/sources_1/new/task1.sv,1732617117,systemVerilog,,/home/it/Desktop/tasks/Micro_Circuits_Design/Task1/project_1/project_1.srcs/sim_1/new/tb_task1.sv,,task1,,,,,,,,
