{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558543909637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558543909637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:51:49 2019 " "Processing started: Wed May 22 12:51:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558543909637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543909637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_map --read_settings_files=on --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543909637 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1558543910325 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1558543910375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/top_level_builds/r32v2020_build_v001/r32v2020.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/top_level_builds/r32v2020_build_v001/r32v2020.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R32V2020-struct " "Found design unit 1: R32V2020-struct" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""} { "Info" "ISGN_ENTITY_NAME" "1 R32V2020 " "Found entity 1: R32V2020" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_4_digit/loadable_7s4d_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/seven_seg_4_digit/loadable_7s4d_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Loadable_7S4D_LED-Behavioral " "Found design unit 1: Loadable_7S4D_LED-Behavioral" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""} { "Info" "ISGN_ENTITY_NAME" "1 Loadable_7S4D_LED " "Found entity 1: Loadable_7S4D_LED" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/statemachine/master_state_machine/onehotstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneHotStateMachine-rtl " "Found design unit 1: OneHotStateMachine-rtl" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneHotStateMachine " "Found entity 1: OneHotStateMachine" {  } { { "../../Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/StateMachine/Master_State_Machine/OneHotStateMachine.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/videoclk_svga_800x600.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VideoClk_SVGA_800x600-SYN " "Found design unit 1: VideoClk_SVGA_800x600-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""} { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600 " "Found entity 1: VideoClk_SVGA_800x600" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/video_svga_64x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Video_SVGA_64x32-rtl " "Found design unit 1: Video_SVGA_64x32-rtl" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Video_SVGA_64x32 " "Found entity 1: Video_SVGA_64x32" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Video_SVGA_64x32.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/mem_mapped_svga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Mapped_SVGA-struct " "Found design unit 1: Mem_Mapped_SVGA-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Mapped_SVGA " "Found entity 1: Mem_Mapped_SVGA" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/element_test_bed (mem_mapped_svga).vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Element_Test_Bed (Mem_Mapped_SVGA).vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2k " "Found entity 1: DisplayRam2k" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/vga/mem_mapped_svga/charrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CharRom-behavior " "Found design unit 1: CharRom-behavior" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""} { "Info" "ISGN_ENTITY_NAME" "1 CharRom " "Found entity 1: CharRom" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/CharRom.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counterloadable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLoadable-behv " "Found design unit 1: counterLoadable-behv" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLoadable " "Found entity 1: counterLoadable" {  } { { "../../Components/COUNTER/CounterLoadable.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../../Components/COUNTER/COUNTER_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/counter/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behv " "Found design unit 1: counter-behv" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Components/COUNTER/Counter.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/Counter.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/multiplexers/mux_16x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16x32-sim " "Found design unit 1: MUX_16x32-sim" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16x32 " "Found entity 1: MUX_16x32" {  } { { "../../Components/Multiplexers/MUX_16x32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Multiplexers/MUX_16x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_ld_at_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_LD_At_Reset-description " "Found design unit 1: REG_32_LD_At_Reset-description" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_LD_At_Reset " "Found entity 1: REG_32_LD_At_Reset" {  } { { "../../Components/Registers/REG_32_LD_At_Reset.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_LD_At_Reset.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../../Components/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_1-description " "Found design unit 1: REG_1-description" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920310 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_1 " "Found entity 1: REG_1" {  } { { "../../Components/Registers/REG_1.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920314 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcodedecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCodeDecoder-struct " "Found design unit 1: OpCodeDecoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCodeDecoder " "Found entity 1: OpCodeDecoder" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/opcodedecoder/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../../Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockrom_instruction/blockrom_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockrom_instruction-SYN " "Found design unit 1: blockrom_instruction-SYN" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRom_Instruction " "Found entity 1: BlockRom_Instruction" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_stack/blockram_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_stack-SYN " "Found design unit 1: blockram_stack-SYN" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Stack " "Found entity 1: BlockRam_Stack" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/blockram_data/blockram_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_data-SYN " "Found design unit 1: blockram_data-SYN" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockRam_Data " "Found entity 1: BlockRam_Data" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "../../Components/UART/bufferedUART.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/ps2kb/ps2_intf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_intf-ps2_intf_arch " "Found design unit 1: ps2_intf-ps2_intf_arch" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_intf " "Found entity 1: ps2_intf" {  } { { "../../Components/PS2KB/ps2_intf.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_intf.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/peripheralinterface/peripheralinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeripheralInterface-struct " "Found design unit 1: PeripheralInterface-struct" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeripheralInterface " "Found entity 1: PeripheralInterface" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dgilliland/documents/github/r32v2020/vhdl/components/registers/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_16-description " "Found design unit 1: REG_16-description" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_16 " "Found entity 1: REG_16" {  } { { "../../Components/Registers/REG_16.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920344 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "R32V2020 " "Elaborating entity \"R32V2020\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_NOP R32V2020.vhd(40) " "Verilog HDL or VHDL warning at R32V2020.vhd(40): object \"Op_NOP\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_RES R32V2020.vhd(42) " "Verilog HDL or VHDL warning at R32V2020.vhd(42): object \"Op_RES\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Op_CMP R32V2020.vhd(44) " "VHDL Signal Declaration warning at R32V2020.vhd(44): used implicit default value for signal \"Op_CMP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_ENS R32V2020.vhd(55) " "Verilog HDL or VHDL warning at R32V2020.vhd(55): object \"Op_ENS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LIL R32V2020.vhd(56) " "Verilog HDL or VHDL warning at R32V2020.vhd(56): object \"Op_LIL\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_LIU R32V2020.vhd(57) " "Verilog HDL or VHDL warning at R32V2020.vhd(57): object \"Op_LIU\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDB R32V2020.vhd(59) " "Verilog HDL or VHDL warning at R32V2020.vhd(59): object \"Op_SDB\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDS R32V2020.vhd(61) " "Verilog HDL or VHDL warning at R32V2020.vhd(61): object \"Op_SDS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SDL R32V2020.vhd(63) " "Verilog HDL or VHDL warning at R32V2020.vhd(63): object \"Op_SDL\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPB R32V2020.vhd(65) " "Verilog HDL or VHDL warning at R32V2020.vhd(65): object \"Op_SPB\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPS R32V2020.vhd(67) " "Verilog HDL or VHDL warning at R32V2020.vhd(67): object \"Op_SPS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_SPL R32V2020.vhd(69) " "Verilog HDL or VHDL warning at R32V2020.vhd(69): object \"Op_SPL\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_PSS R32V2020.vhd(70) " "Verilog HDL or VHDL warning at R32V2020.vhd(70): object \"Op_PSS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_JSR R32V2020.vhd(72) " "Verilog HDL or VHDL warning at R32V2020.vhd(72): object \"Op_JSR\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_RTS R32V2020.vhd(73) " "Verilog HDL or VHDL warning at R32V2020.vhd(73): object \"Op_RTS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BRA R32V2020.vhd(74) " "Verilog HDL or VHDL warning at R32V2020.vhd(74): object \"Op_BRA\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BCS R32V2020.vhd(75) " "Verilog HDL or VHDL warning at R32V2020.vhd(75): object \"Op_BCS\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BCC R32V2020.vhd(76) " "Verilog HDL or VHDL warning at R32V2020.vhd(76): object \"Op_BCC\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BOV R32V2020.vhd(77) " "Verilog HDL or VHDL warning at R32V2020.vhd(77): object \"Op_BOV\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Op_BEQ R32V2020.vhd(78) " "Verilog HDL or VHDL warning at R32V2020.vhd(78): object \"Op_BEQ\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCR R32V2020.vhd(86) " "Verilog HDL or VHDL warning at R32V2020.vhd(86): object \"CCR\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataToStackRam R32V2020.vhd(97) " "VHDL Signal Declaration warning at R32V2020.vhd(97): used implicit default value for signal \"dataToStackRam\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeStackRamEn R32V2020.vhd(98) " "VHDL Signal Declaration warning at R32V2020.vhd(98): used implicit default value for signal \"writeStackRamEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataToDataRam R32V2020.vhd(102) " "VHDL Signal Declaration warning at R32V2020.vhd(102): used implicit default value for signal \"dataToDataRam\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "writeToDataRamEnable R32V2020.vhd(104) " "VHDL Signal Declaration warning at R32V2020.vhd(104): used implicit default value for signal \"writeToDataRamEnable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralDataIn R32V2020.vhd(110) " "VHDL Signal Declaration warning at R32V2020.vhd(110): used implicit default value for signal \"peripheralDataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "peripheralDataOut R32V2020.vhd(111) " "Verilog HDL or VHDL warning at R32V2020.vhd(111): object \"peripheralDataOut\" assigned a value but never read" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralRdStrobe R32V2020.vhd(112) " "VHDL Signal Declaration warning at R32V2020.vhd(112): used implicit default value for signal \"peripheralRdStrobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralWrStrobe R32V2020.vhd(113) " "VHDL Signal Declaration warning at R32V2020.vhd(113): used implicit default value for signal \"peripheralWrStrobe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 113 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543920460 "|R32V2020"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoClk_SVGA_800x600 VideoClk_SVGA_800x600:clockGen " "Elaborating entity \"VideoClk_SVGA_800x600\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "clockGen" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "altpll_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Elaborated megafunction instantiation \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component " "Instantiated megafunction \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 125 " "Parameter \"clk0_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 64 " "Parameter \"clk0_multiply_by\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 15625 " "Parameter \"clk3_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 576 " "Parameter \"clk3_multiply_by\" = \"576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VideoClk_SVGA_800x600 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VideoClk_SVGA_800x600\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920592 ""}  } { { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543920592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/videoclk_svga_800x600_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/videoclk_svga_800x600_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VideoClk_SVGA_800x600_altpll " "Found entity 1: VideoClk_SVGA_800x600_altpll" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VideoClk_SVGA_800x600_altpll VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated " "Elaborating entity \"VideoClk_SVGA_800x600_altpll\" for hierarchy \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneHotStateMachine OneHotStateMachine:StateMachine " "Elaborating entity \"OneHotStateMachine\" for hierarchy \"OneHotStateMachine:StateMachine\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "StateMachine" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Loadable_7S4D_LED Loadable_7S4D_LED:SevenSegDisplay " "Elaborating entity \"Loadable_7S4D_LED\" for hierarchy \"Loadable_7S4D_LED:SevenSegDisplay\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "SevenSegDisplay" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayed_number Loadable_7S4D_LED.vhd(69) " "VHDL Process Statement warning at Loadable_7S4D_LED.vhd(69): signal \"displayed_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558543920676 "|R32V2020|Loadable_7S4D_LED:SevenSegDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayed_number Loadable_7S4D_LED.vhd(74) " "VHDL Process Statement warning at Loadable_7S4D_LED.vhd(74): signal \"displayed_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558543920676 "|R32V2020|Loadable_7S4D_LED:SevenSegDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayed_number Loadable_7S4D_LED.vhd(79) " "VHDL Process Statement warning at Loadable_7S4D_LED.vhd(79): signal \"displayed_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558543920676 "|R32V2020|Loadable_7S4D_LED:SevenSegDisplay"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "displayed_number Loadable_7S4D_LED.vhd(84) " "VHDL Process Statement warning at Loadable_7S4D_LED.vhd(84): signal \"displayed_number\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Seven_Seg_4_Digit/Loadable_7S4D_LED.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1558543920676 "|R32V2020|Loadable_7S4D_LED:SevenSegDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_16 REG_16:SevenSegmentDisplayLatch " "Elaborating entity \"REG_16\" for hierarchy \"REG_16:SevenSegmentDisplayLatch\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "SevenSegmentDisplayLatch" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCodeDecoder OpCodeDecoder:opcodeDecoder " "Elaborating entity \"OpCodeDecoder\" for hierarchy \"OpCodeDecoder:opcodeDecoder\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "opcodeDecoder" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OpCode_Cat_Decoder OpCodeDecoder:opcodeDecoder\|OpCode_Cat_Decoder:opc_Cat_Decoder " "Elaborating entity \"OpCode_Cat_Decoder\" for hierarchy \"OpCodeDecoder:opcodeDecoder\|OpCode_Cat_Decoder:opc_Cat_Decoder\"" {  } { { "../../Components/OpCodeDecoder/OpCodeDecoder.vhd" "opc_Cat_Decoder" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/OpCodeDecoder/OpCodeDecoder.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "ALU" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920707 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[0\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[0\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[1\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[1\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[2\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[2\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[3\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[3\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[4\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[4\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[5\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[5\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[6\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[6\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[7\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[7\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[8\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[8\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[9\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[9\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[10\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[10\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[11\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[11\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[12\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[12\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[13\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[13\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[14\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[14\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[15\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[15\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[16\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[16\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[17\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[17\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[18\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[18\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[19\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[19\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[20\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[20\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[21\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[21\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[22\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[22\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[23\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[23\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[24\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[24\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[25\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[25\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[26\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[26\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[27\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[27\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[28\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[28\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[29\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[29\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[30\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[30\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_ALUResult\[31\] ALU.vhd(48) " "Inferred latch for \"w_ALUResult\[31\]\" at ALU.vhd(48)" {  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920723 "|R32V2020|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRom_Instruction BlockRom_Instruction:Instr_ROM " "Elaborating entity \"BlockRom_Instruction\" for hierarchy \"BlockRom_Instruction:Instr_ROM\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "Instr_ROM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../Assembler/Programs/NOP_JMP_Self.hex " "Parameter \"init_file\" = \"../../../../Assembler/Programs/NOP_JMP_Self.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543920823 ""}  } { { "../../Components/BlockRom_Instruction/BlockRom_Instruction.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRom_Instruction/BlockRom_Instruction.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543920823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dq14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dq14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dq14 " "Found entity 1: altsyncram_dq14" {  } { { "db/altsyncram_dq14.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dq14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dq14 BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated " "Elaborating entity \"altsyncram_dq14\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f923.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f923.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f923 " "Found entity 1: altsyncram_f923" {  } { { "db/altsyncram_f923.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_f923.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543920930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543920930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f923 BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|altsyncram_f923:altsyncram1 " "Elaborating entity \"altsyncram_f923\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|altsyncram_f923:altsyncram1\"" {  } { { "db/altsyncram_dq14.tdf" "altsyncram1" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dq14.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543920930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dq14.tdf" "mgl_prim2" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dq14.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_dq14.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dq14.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921262 ""}  } { { "db/altsyncram_dq14.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dq14.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543921262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"BlockRom_Instruction:Instr_ROM\|altsyncram:altsyncram_component\|altsyncram_dq14:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32 REG_32:InstructionROMDataOutputLatch " "Elaborating entity \"REG_32\" for hierarchy \"REG_32:InstructionROMDataOutputLatch\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "InstructionROMDataOutputLatch" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam_Stack BlockRam_Stack:Stack_RAM " "Elaborating entity \"BlockRam_Stack\" for hierarchy \"BlockRam_Stack:Stack_RAM\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "Stack_RAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921826 ""}  } { { "../../Components/BlockRam_Stack/BlockRam_Stack.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Stack/BlockRam_Stack.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543921826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d7p3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d7p3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d7p3 " "Found entity 1: altsyncram_d7p3" {  } { { "db/altsyncram_d7p3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_d7p3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543921880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543921880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d7p3 BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated " "Elaborating entity \"altsyncram_d7p3\" for hierarchy \"BlockRam_Stack:Stack_RAM\|altsyncram:altsyncram_component\|altsyncram_d7p3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam_Data BlockRam_Data:Data_RAM " "Elaborating entity \"BlockRam_Data\" for hierarchy \"BlockRam_Data:Data_RAM\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "Data_RAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543921933 ""}  } { { "../../Components/BlockRam_Data/BlockRam_Data.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/BlockRam_Data/BlockRam_Data.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543921933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvn3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dvn3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvn3 " "Found entity 1: altsyncram_dvn3" {  } { { "db/altsyncram_dvn3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_dvn3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543921980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543921980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dvn3 BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated " "Elaborating entity \"altsyncram_dvn3\" for hierarchy \"BlockRam_Data:Data_RAM\|altsyncram:altsyncram_component\|altsyncram_dvn3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543921996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RegisterFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RegisterFile\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "RegisterFile" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922011 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CCR RegisterFile.vhd(46) " "VHDL Signal Declaration warning at RegisterFile.vhd(46): used implicit default value for signal \"CCR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543922011 "|R32V2020|RegisterFile:RegisterFile"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrSelR3 RegisterFile.vhd(56) " "Verilog HDL or VHDL warning at RegisterFile.vhd(56): object \"wrSelR3\" assigned a value but never read" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543922011 "|R32V2020|RegisterFile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_32_CONSTANT RegisterFile:RegisterFile\|REG_32_CONSTANT:zeroReg " "Elaborating entity \"REG_32_CONSTANT\" for hierarchy \"RegisterFile:RegisterFile\|REG_32_CONSTANT:zeroReg\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "zeroReg" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT_32 RegisterFile:RegisterFile\|COUNT_32:stackAddress " "Elaborating entity \"COUNT_32\" for hierarchy \"RegisterFile:RegisterFile\|COUNT_32:stackAddress\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "stackAddress" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16x32 RegisterFile:RegisterFile\|MUX_16x32:muxA " "Elaborating entity \"MUX_16x32\" for hierarchy \"RegisterFile:RegisterFile\|MUX_16x32:muxA\"" {  } { { "../../Components/RegisterFile/RegisterFile.vhd" "muxA" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeripheralInterface PeripheralInterface:Peripherals " "Elaborating entity \"PeripheralInterface\" for hierarchy \"PeripheralInterface:Peripherals\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "Peripherals" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922112 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "peripheralDataOut PeripheralInterface.vhd(16) " "VHDL Signal Declaration warning at PeripheralInterface.vhd(16): used implicit default value for signal \"peripheralDataOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558543922112 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataFromPeripheral PeripheralInterface.vhd(34) " "Verilog HDL or VHDL warning at PeripheralInterface.vhd(34): object \"dataFromPeripheral\" assigned a value but never read" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543922112 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kbReadData PeripheralInterface.vhd(41) " "Verilog HDL or VHDL warning at PeripheralInterface.vhd(41): object \"kbReadData\" assigned a value but never read" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558543922112 "|R32V2020|PeripheralInterface:Peripherals"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART PeripheralInterface:Peripherals\|bufferedUART:UART " "Elaborating entity \"bufferedUART\" for hierarchy \"PeripheralInterface:Peripherals\|bufferedUART:UART\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "UART" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Mapped_SVGA PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA " "Elaborating entity \"Mem_Mapped_SVGA\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "SVGA" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Video_SVGA_64x32 PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|Video_SVGA_64x32:Video_SVGA_64x32 " "Elaborating entity \"Video_SVGA_64x32\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|Video_SVGA_64x32:Video_SVGA_64x32\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "Video_SVGA_64x32" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2k PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM " "Elaborating entity \"DisplayRam2k\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "DisplayRAM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "altsyncram_component" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543922212 ""}  } { { "../../Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/DisplayRam2k.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543922212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b0q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b0q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b0q3 " "Found entity 1: altsyncram_b0q3" {  } { { "db/altsyncram_b0q3.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_b0q3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543922265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543922265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b0q3 PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated " "Elaborating entity \"altsyncram_b0q3\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CharRom PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|CharRom:CharROM " "Elaborating entity \"CharRom\" for hierarchy \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|CharRom:CharROM\"" {  } { { "../../Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" "CharROM" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/Mem_Mapped_SVGA.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_intf PeripheralInterface:Peripherals\|ps2_intf:ps2Keyboard " "Elaborating entity \"ps2_intf\" for hierarchy \"PeripheralInterface:Peripherals\|ps2_intf:ps2Keyboard\"" {  } { { "../../Components/PeripheralInterface/PeripheralInterface.vhd" "ps2Keyboard" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543922312 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1558543922482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g524 " "Found entity 1: altsyncram_g524" {  } { { "db/altsyncram_g524.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/altsyncram_g524.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543923901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543923901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgi " "Found entity 1: cntr_lgi" {  } { { "db/cntr_lgi.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cntr_lgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543924957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543924957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543925020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543925020 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543925204 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558543925342 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.22.12:52:09 Progress: Loading sld4e341988/alt_sld_fab_wrapper_hw.tcl " "2019.05.22.12:52:09 Progress: Loading sld4e341988/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543929758 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543933147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543933294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938878 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true " "Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543938926 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1558543939611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4e341988/alt_sld_fab.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543939852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543939852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543939943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543939943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543939943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543939943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543940029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543940029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543940128 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543940128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543940128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/ip/sld4e341988/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543940197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543940197 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:ALU\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543942720 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558543942720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:ALU\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543942814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558543942814 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558543942814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558543942876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543942876 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543942920 "|R32V2020|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ALU:ALU\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 204 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543942920 "|R32V2020|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558543942920 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558543942920 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1558543944191 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1558543944191 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[4\] " "Latch ALU:ALU\|w_ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[0\] " "Latch ALU:ALU\|w_ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[26\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[26\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[5\] " "Latch ALU:ALU\|w_ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[1\] " "Latch ALU:ALU\|w_ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[6\] " "Latch ALU:ALU\|w_ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[2\] " "Latch ALU:ALU\|w_ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[7\] " "Latch ALU:ALU\|w_ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[3\] " "Latch ALU:ALU\|w_ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[8\] " "Latch ALU:ALU\|w_ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[9\] " "Latch ALU:ALU\|w_ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[10\] " "Latch ALU:ALU\|w_ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[31\] " "Latch ALU:ALU\|w_ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[26\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[26\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[11\] " "Latch ALU:ALU\|w_ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[30\] " "Latch ALU:ALU\|w_ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[29\] " "Latch ALU:ALU\|w_ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[28\] " "Latch ALU:ALU\|w_ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[27\] " "Latch ALU:ALU\|w_ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[26\] " "Latch ALU:ALU\|w_ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[25\] " "Latch ALU:ALU\|w_ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[24\] " "Latch ALU:ALU\|w_ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[23\] " "Latch ALU:ALU\|w_ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[22\] " "Latch ALU:ALU\|w_ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[21\] " "Latch ALU:ALU\|w_ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[20\] " "Latch ALU:ALU\|w_ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[19\] " "Latch ALU:ALU\|w_ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[18\] " "Latch ALU:ALU\|w_ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[17\] " "Latch ALU:ALU\|w_ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[16\] " "Latch ALU:ALU\|w_ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[15\] " "Latch ALU:ALU\|w_ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[14\] " "Latch ALU:ALU\|w_ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[13\] " "Latch ALU:ALU\|w_ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:ALU\|w_ALUResult\[12\] " "Latch ALU:ALU\|w_ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA REG_32:InstructionROMDataOutputLatch\|q\[28\] " "Ports D and ENA on the latch are fed by the same signal REG_32:InstructionROMDataOutputLatch\|q\[28\]" {  } { { "../../Components/Registers/REG_32.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/Registers/REG_32.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1558543944206 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1558543944206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[2\] GND " "Pin \"VideoVect\[2\]\" is stuck at GND" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558543944792 "|R32V2020|VideoVect[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[3\] GND " "Pin \"VideoVect\[3\]\" is stuck at GND" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558543944792 "|R32V2020|VideoVect[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[4\] GND " "Pin \"VideoVect\[4\]\" is stuck at GND" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558543944792 "|R32V2020|VideoVect[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[5\] GND " "Pin \"VideoVect\[5\]\" is stuck at GND" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558543944792 "|R32V2020|VideoVect[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VideoVect\[6\] GND " "Pin \"VideoVect\[6\]\" is stuck at GND" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558543944792 "|R32V2020|VideoVect[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558543944792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543944939 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558543951823 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558543951823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543952092 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558543952693 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558543952693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543952856 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 125 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1558543954946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558543955015 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558543955015 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 123 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1558543955200 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Clk " "No output dependent on input pin \"ps2Clk\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543955416 "|R32V2020|ps2Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Data " "No output dependent on input pin \"ps2Data\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543955416 "|R32V2020|ps2Data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1558543955416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4249 " "Implemented 4249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558543955416 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558543955416 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4006 " "Implemented 4006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558543955416 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558543955416 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558543955416 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558543955416 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558543955416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558543955463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:52:35 2019 " "Processing ended: Wed May 22 12:52:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558543955463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558543955463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558543955463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558543955463 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558543956832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558543956838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:52:36 2019 " "Processing started: Wed May 22 12:52:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558543956838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1558543956838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020 --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020 --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1558543956839 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543957150 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543957319 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543957435 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 125 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 125 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Design Software" 0 -1 1558543957604 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1558543957604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558543957682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543957682 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1558543958083 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/VGA/Mem_Mapped_SVGA/VideoClk_SVGA_800x600.vhd" 159 0 0 } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 123 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1558543958121 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Clk " "No output dependent on input pin \"ps2Clk\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543958152 "|R32V2020|ps2Clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2Data " "No output dependent on input pin \"ps2Data\"" {  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558543958152 "|R32V2020|ps2Data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1558543958152 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4249 " "Implemented 4249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558543958152 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558543958152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4006 " "Implemented 4006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558543958152 ""} { "Info" "ICUT_CUT_TM_RAMS" "195 " "Implemented 195 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558543958152 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558543958152 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558543958152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1558543958152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 5 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558543958406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:52:38 2019 " "Processing ended: Wed May 22 12:52:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558543958406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558543958406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558543958406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1558543958406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558543959972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558543959988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:52:39 2019 " "Processing started: Wed May 22 12:52:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558543959988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558543959988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558543959988 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558543960141 ""}
{ "Info" "0" "" "Project  = R32V2020" {  } {  } 0 0 "Project  = R32V2020" 0 0 "Fitter" 0 0 1558543960141 ""}
{ "Info" "0" "" "Revision = R32V2020" {  } {  } 0 0 "Revision = R32V2020" 0 0 "Fitter" 0 0 1558543960141 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1558543960326 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "R32V2020 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"R32V2020\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558543960372 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558543960426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558543960426 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|wire_pll1_clk\[0\] 64 125 0 0 " "Implementing clock multiplication of 64, clock division of 125, and phase shift of 0 degrees (0 ps) for VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558543960473 ""}  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558543960473 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated\|ram_block1a2 " "Atom \"PeripheralInterface:Peripherals\|Mem_Mapped_SVGA:SVGA\|DisplayRam2k:DisplayRAM\|altsyncram:altsyncram_component\|altsyncram_b0q3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1558543960488 "|R32V2020|PeripheralInterface:Peripherals|Mem_Mapped_SVGA:SVGA|DisplayRam2k:DisplayRAM|altsyncram:altsyncram_component|altsyncram_b0q3:auto_generated|ram_block1a2"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1558543960488 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558543960627 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558543960642 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558543960974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558543960974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558543960974 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558543960974 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 10549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558543960990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 10551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558543960990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 10553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558543960990 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 10555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558543960990 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558543960990 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558543960990 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558543961146 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1558543961977 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558543961977 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558543961977 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558543961977 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558543961977 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "R32V2020.sdc " "Synopsys Design Constraints File file not found: 'R32V2020.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558543961994 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] CLOCK_50 " "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543962015 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558543962015 "|R32V2020|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Node: REG_32:InstructionROMDataOutputLatch\|q\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|w_ALUResult\[5\] REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Latch ALU:ALU\|w_ALUResult\[5\] is being clocked by REG_32:InstructionROMDataOutputLatch\|q\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543962015 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558543962015 "|R32V2020|REG_32:InstructionROMDataOutputLatch|q[24]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558543962046 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1558543962046 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543962046 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543962046 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1558543962046 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558543962046 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558543962046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558543962046 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558543962046 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558543962046 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558543962315 ""}  } { { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 10532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558543962315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node VideoClk_SVGA_800x600:clockGen\|altpll:altpll_component\|VideoClk_SVGA_800x600_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558543962315 ""}  } { { "db/videoclk_svga_800x600_altpll.v" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/db/videoclk_svga_800x600_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558543962315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558543962315 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 5699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558543962315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:ALU\|w_ALUResult\[31\]~12  " "Automatically promoted node ALU:ALU\|w_ALUResult\[31\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558543962315 ""}  } { { "../../Components/ALU/ALU.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 48 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 2705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558543962315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558543962315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 8463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558543962315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 8484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558543962315 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 6486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1558543962315 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1558543962315 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 7761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558543962315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558543962794 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558543962794 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558543962794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558543962810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558543962816 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558543962816 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558543962917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558543962932 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558543962932 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558543963132 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558543963148 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558543964135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558543964799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558543964915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558543965839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558543965839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558543966487 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558543968144 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558543968144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558543968523 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558543968523 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558543968523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558543968530 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558543968724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558543968746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558543969172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558543969172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558543969711 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558543970477 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 Cyclone IV E " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Clk 3.3-V LVTTL A14 " "Pin ps2Clk uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ps2Clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Clk" } } } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558543970879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2Data 3.3-V LVTTL B16 " "Pin ps2Data uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ps2Data } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2Data" } } } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558543970879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVCMOS R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558543970879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "n_reset 3.3-V LVCMOS J15 " "Pin n_reset uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { n_reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "n_reset" } } } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558543970879 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SerRxd 3.3-V LVCMOS C16 " "Pin SerRxd uses I/O standard 3.3-V LVCMOS at C16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SerRxd } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SerRxd" } } } } { "../R32V2020_Build_V001/R32V2020.vhd" "" { Text "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001/R32V2020.vhd" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1558543970879 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558543970879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/output_files/R32V2020.fit.smsg " "Generated suppressed messages file C:/Users/dgilliland/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V001_NeoDE0/output_files/R32V2020.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558543971097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5591 " "Peak virtual memory: 5591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558543972167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:52:52 2019 " "Processing ended: Wed May 22 12:52:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558543972167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558543972167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558543972167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558543972167 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558543973402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558543973402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:52:53 2019 " "Processing started: Wed May 22 12:52:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558543973402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558543973402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558543973402 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558543975222 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558543975260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558543975492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:52:55 2019 " "Processing ended: Wed May 22 12:52:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558543975492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558543975492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558543975492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558543975492 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558543976126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558543976940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558543976947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 12:52:56 2019 " "Processing started: Wed May 22 12:52:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558543976947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558543976947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta R32V2020 -c R32V2020 " "Command: quartus_sta R32V2020 -c R32V2020" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558543976947 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558543977111 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1558543977622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543977681 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543977681 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1558543977966 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558543978052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558543978052 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558543978052 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1558543978052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "R32V2020.sdc " "Synopsys Design Constraints File file not found: 'R32V2020.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558543978066 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] CLOCK_50 " "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543978082 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543978082 "|R32V2020|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Node: REG_32:InstructionROMDataOutputLatch\|q\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|w_ALUResult\[2\] REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Latch ALU:ALU\|w_ALUResult\[2\] is being clocked by REG_32:InstructionROMDataOutputLatch\|q\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543978082 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543978082 "|R32V2020|REG_32:InstructionROMDataOutputLatch|q[24]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558543978082 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543978082 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543978098 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543978098 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558543978098 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558543978098 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558543978098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.403 " "Worst-case setup slack is 42.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.403               0.000 altera_reserved_tck  " "   42.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543978129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543978129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.301 " "Worst-case recovery slack is 96.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.301               0.000 altera_reserved_tck  " "   96.301               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543978145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 altera_reserved_tck  " "    0.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543978145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.493 " "Worst-case minimum pulse width slack is 49.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.493               0.000 altera_reserved_tck  " "   49.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543978145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543978145 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.344 ns " "Worst Case Available Settling Time: 341.344 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543978198 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543978198 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558543978214 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558543978229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558543978815 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] CLOCK_50 " "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543979017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543979017 "|R32V2020|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Node: REG_32:InstructionROMDataOutputLatch\|q\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|w_ALUResult\[2\] REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Latch ALU:ALU\|w_ALUResult\[2\] is being clocked by REG_32:InstructionROMDataOutputLatch\|q\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543979017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543979017 "|R32V2020|REG_32:InstructionROMDataOutputLatch|q[24]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558543979033 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543979033 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543979033 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543979033 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558543979033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.252 " "Worst-case setup slack is 43.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.252               0.000 altera_reserved_tck  " "   43.252               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.682 " "Worst-case recovery slack is 96.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.682               0.000 altera_reserved_tck  " "   96.682               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.836 " "Worst-case removal slack is 0.836" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 altera_reserved_tck  " "    0.836               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.444 " "Worst-case minimum pulse width slack is 49.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.444               0.000 altera_reserved_tck  " "   49.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979069 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.371 ns " "Worst Case Available Settling Time: 342.371 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543979131 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558543979131 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] CLOCK_50 " "Register Loadable_7S4D_LED:SevenSegDisplay\|refresh_counter\[18\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543979301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543979301 "|R32V2020|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Node: REG_32:InstructionROMDataOutputLatch\|q\[24\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU:ALU\|w_ALUResult\[2\] REG_32:InstructionROMDataOutputLatch\|q\[24\] " "Latch ALU:ALU\|w_ALUResult\[2\] is being clocked by REG_32:InstructionROMDataOutputLatch\|q\[24\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558543979301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1558543979301 "|R32V2020|REG_32:InstructionROMDataOutputLatch|q[24]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: clockGen\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1558543979301 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543979301 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543979301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1558543979301 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1558543979301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.008 " "Worst-case setup slack is 46.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.008               0.000 altera_reserved_tck  " "   46.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.734 " "Worst-case recovery slack is 97.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.734               0.000 altera_reserved_tck  " "   97.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.508 " "Worst-case removal slack is 0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 altera_reserved_tck  " "    0.508               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.295 " "Worst-case minimum pulse width slack is 49.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.295               0.000 altera_reserved_tck  " "   49.295               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558543979332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558543979332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.414 ns " "Worst Case Available Settling Time: 345.414 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558543979401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558543979401 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558543979771 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558543979771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558543979865 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 12:52:59 2019 " "Processing ended: Wed May 22 12:52:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558543979865 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558543979865 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558543979865 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558543979865 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 159 s " "Quartus Prime Full Compilation was successful. 0 errors, 159 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558543980589 ""}
