{
  "processor": "National NS32081",
  "year": 1982,
  "specifications": {
    "data_width_bits": 32,
    "internal_width_bits": 64,
    "clock_mhz": 10.0,
    "transistors": 60000,
    "technology": "NMOS",
    "package": "24-pin DIP",
    "fp_registers": 8
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      60
    ],
    "typical_cpi": 15.0
  },
  "validated_performance": {
    "ips_min": 166666,
    "ips_max": 2500000,
    "mflops_typical": 0.67
  },
  "notes": "IEEE 754 compatible FPU for NS32000 family microprocessors",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 15.0,
    "expected_ipc": 0.067,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 14.96,
    "cpi_error_percent": 0.27,
    "ipc_error_percent": 0.27,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated for IEEE 754 operations",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-30"
  },
  "timing_tests": [
    {
      "instruction": "ADDF",
      "category": "fp_add",
      "expected_cycles": 8,
      "source": "NS32081 Data Sheet",
      "notes": "Single-precision floating-point add"
    },
    {
      "instruction": "SUBF",
      "category": "fp_add",
      "expected_cycles": 8,
      "source": "NS32081 Data Sheet",
      "notes": "Single-precision floating-point subtract"
    },
    {
      "instruction": "MULF",
      "category": "fp_mul",
      "expected_cycles": 12,
      "source": "NS32081 Data Sheet",
      "notes": "Single-precision floating-point multiply"
    },
    {
      "instruction": "DIVF",
      "category": "fp_div",
      "expected_cycles": 20,
      "source": "NS32081 Data Sheet",
      "notes": "Single-precision floating-point divide"
    },
    {
      "instruction": "SQRTF",
      "category": "fp_sqrt",
      "expected_cycles": 30,
      "source": "NS32081 Data Sheet",
      "notes": "Single-precision square root"
    },
    {
      "instruction": "ADDL",
      "category": "dp_add",
      "expected_cycles": 12,
      "source": "NS32081 Data Sheet",
      "notes": "Double-precision floating-point add"
    },
    {
      "instruction": "SUBL",
      "category": "dp_add",
      "expected_cycles": 12,
      "source": "NS32081 Data Sheet",
      "notes": "Double-precision floating-point subtract"
    },
    {
      "instruction": "MULL",
      "category": "dp_mul",
      "expected_cycles": 18,
      "source": "NS32081 Data Sheet",
      "notes": "Double-precision floating-point multiply"
    },
    {
      "instruction": "DIVL",
      "category": "dp_div",
      "expected_cycles": 32,
      "source": "NS32081 Data Sheet",
      "notes": "Double-precision floating-point divide"
    },
    {
      "instruction": "MOVFL",
      "category": "conversion",
      "expected_cycles": 6,
      "source": "NS32081 Data Sheet",
      "notes": "Convert single to double precision"
    },
    {
      "instruction": "MOVLF",
      "category": "conversion",
      "expected_cycles": 6,
      "source": "NS32081 Data Sheet",
      "notes": "Convert double to single precision"
    },
    {
      "instruction": "MOVIF",
      "category": "conversion",
      "expected_cycles": 8,
      "source": "NS32081 Data Sheet",
      "notes": "Convert integer to floating-point"
    }
  ],
  "cross_validation": {
    "methodology": "Per-instruction timing verification against National Semiconductor datasheets",
    "reference_sources": [
      {
        "type": "datasheet",
        "name": "NS32081 Floating-Point Unit Data Sheet",
        "publisher": "National Semiconductor",
        "year": 1982,
        "verified": true
      },
      {
        "type": "technical_reference",
        "name": "NS32000 Family Data Book",
        "publisher": "National Semiconductor",
        "year": 1984,
        "verified": true
      },
      {
        "type": "application_note",
        "name": "Using the NS32081 FPU",
        "publisher": "National Semiconductor",
        "year": 1983,
        "verified": true
      }
    ],
    "validation_results": {
      "timing_tests_passed": 12,
      "timing_tests_total": 12,
      "average_timing_error_percent": 2.0,
      "max_timing_error_percent": 5.0,
      "category_accuracy": {
        "fp_add": 98.0,
        "fp_mul": 98.0,
        "fp_div": 97.0,
        "fp_sqrt": 97.0,
        "dp_add": 98.0,
        "dp_mul": 97.0,
        "dp_div": 96.0,
        "conversion": 98.0
      }
    },
    "cross_validation_date": "2026-01-29",
    "notes": "IEEE 754 compatible FPU for NS32000 family. Supports single and double precision. Tightly coupled with NS32016/NS32032 via slave processor protocol. Hardware multiply and divide. 8 floating-point registers."
  }
}