{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483469617910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483469617913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  3 18:53:37 2017 " "Processing started: Tue Jan  3 18:53:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483469617913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483469617913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_xor -c alu_xor " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_xor -c alu_xor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483469617914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483469618174 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" alu_xor.vhd(16) " "VHDL syntax error at alu_xor.vhd(16) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "alu_xor.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_xor/alu_xor.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1483469618773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_xor.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu_xor.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483469618775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 8 4 " "Found 8 design units, including 4 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_3_gate-rtl " "Found design unit 1: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-rtl " "Found design unit 2: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_gate-rtl " "Found design unit 3: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_gate-rtl " "Found design unit 4: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_3_gate " "Found entity 1: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_gate " "Found entity 2: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""} { "Info" "ISGN_ENTITY_NAME" "4 XOR_gate " "Found entity 4: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483469618780 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483469618896 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan  3 18:53:38 2017 " "Processing ended: Tue Jan  3 18:53:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483469618896 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483469618896 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483469618896 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483469618896 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483469618976 ""}
