
*** Running vivado
    with args -log lab4_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab4_wrapper.tcl -notrace


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab4_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/SoC_Files_for_students/hdl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/OLEDIP1212'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/MIXER_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/AudioStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/volume-pregain'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/yumaly/workspace/project/ip_repo/ip_repo_vivado/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_17/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'lab4_auto_pc_0' generated file not found '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: link_design -top lab4_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_AudioStream_0_0/lab4_AudioStream_0_0.dcp' for cell 'lab4_i/AudioStream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_FILTER_IIR_0_0/lab4_FILTER_IIR_0_0.dcp' for cell 'lab4_i/FILTER_IIR_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_FILTER_IIR_0_1/lab4_FILTER_IIR_0_1.dcp' for cell 'lab4_i/FILTER_IIR_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_Volume_Pregain_0_0/lab4_Volume_Pregain_0_0.dcp' for cell 'lab4_i/Volume_Pregain_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_Volume_Pregain_0_1/lab4_Volume_Pregain_0_1.dcp' for cell 'lab4_i/Volume_Pregain_1'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_gpio_0_2/lab4_axi_gpio_0_2.dcp' for cell 'lab4_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_mixer_0_0/lab4_mixer_0_0.dcp' for cell 'lab4_i/mixer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/lab4_processing_system7_0_0.dcp' for cell 'lab4_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_0/lab4_rst_ps7_0_100M_0.dcp' for cell 'lab4_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_xlconcat_0_0/lab4_xlconcat_0_0.dcp' for cell 'lab4_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_xlconstant_0_0/lab4_xlconstant_0_0.dcp' for cell 'lab4_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_zed_audio_0_0/lab4_zed_audio_0_0.dcp' for cell 'lab4_i/zed_audio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_xbar_0/lab4_xbar_0.dcp' for cell 'lab4_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_auto_pc_0/lab4_auto_pc_0.dcp' for cell 'lab4_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 753 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/lab4_processing_system7_0_0.xdc] for cell 'lab4_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_processing_system7_0_0/lab4_processing_system7_0_0.xdc] for cell 'lab4_i/processing_system7_0/inst'
Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_0/lab4_rst_ps7_0_100M_0_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_0/lab4_rst_ps7_0_100M_0_board.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_0/lab4_rst_ps7_0_100M_0.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_rst_ps7_0_100M_0/lab4_rst_ps7_0_100M_0.xdc] for cell 'lab4_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_gpio_0_2/lab4_axi_gpio_0_2_board.xdc] for cell 'lab4_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_gpio_0_2/lab4_axi_gpio_0_2_board.xdc] for cell 'lab4_i/axi_gpio_0/U0'
Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_gpio_0_2/lab4_axi_gpio_0_2.xdc] for cell 'lab4_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/yumaly/workspace/project/vivado/lab4.srcs/sources_1/bd/lab4/ip/lab4_axi_gpio_0_2/lab4_axi_gpio_0_2.xdc] for cell 'lab4_i/axi_gpio_0/U0'
Parsing XDC File [/home/yumaly/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/yumaly/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc:4]
INFO: [Timing 38-2] Deriving generated clocks [/home/yumaly/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc:4]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 2110.961 ; gain = 511.508 ; free physical = 850 ; free virtual = 10940
Finished Parsing XDC File [/home/yumaly/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

32 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:46 . Memory (MB): peak = 2110.977 ; gain = 879.262 ; free physical = 895 ; free virtual = 10960
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2142.984 ; gain = 32.008 ; free physical = 889 ; free virtual = 10954
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a50dcd26

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 888 ; free virtual = 10953
INFO: [Opt 31-389] Phase Retarget created 75 cells and removed 106 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ba44992a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 888 ; free virtual = 10953
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1440eee6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 886 ; free virtual = 10951
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 124 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_100_IBUF_BUFG_inst to drive 103 load(s) on clock net clk_100_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: a2be05d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 886 ; free virtual = 10951
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a2be05d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 885 ; free virtual = 10950
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 885 ; free virtual = 10950
Ending Logic Optimization Task | Checksum: f9866d30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.977 ; gain = 0.000 ; free physical = 885 ; free virtual = 10950

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.219 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1a1cdc272

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 830 ; free virtual = 10895
Ending Power Optimization Task | Checksum: 1a1cdc272

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.113 ; gain = 251.137 ; free physical = 846 ; free virtual = 10911
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2404.113 ; gain = 293.137 ; free physical = 846 ; free virtual = 10911
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 843 ; free virtual = 10911
INFO: [Common 17-1381] The checkpoint '/home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab4_wrapper_drc_opted.rpt -pb lab4_wrapper_drc_opted.pb -rpx lab4_wrapper_drc_opted.rpx
Command: report_drc -file lab4_wrapper_drc_opted.rpt -pb lab4_wrapper_drc_opted.pb -rpx lab4_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 861 ; free virtual = 10931
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d5465e38

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 861 ; free virtual = 10931
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 864 ; free virtual = 10933

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1288ac9b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 841 ; free virtual = 10911

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cbfc9664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 801 ; free virtual = 10870

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cbfc9664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 801 ; free virtual = 10870
Phase 1 Placer Initialization | Checksum: 1cbfc9664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 801 ; free virtual = 10870

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 230988a56

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 777 ; free virtual = 10847

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 230988a56

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 777 ; free virtual = 10847

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8347986

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 771 ; free virtual = 10841

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dc338ee5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 771 ; free virtual = 10842

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 267499ad3

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 771 ; free virtual = 10842

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b06f24d1

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 760 ; free virtual = 10831

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26dab16e9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 761 ; free virtual = 10831

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26dab16e9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 760 ; free virtual = 10831
Phase 3 Detail Placement | Checksum: 26dab16e9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 760 ; free virtual = 10831

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2421d8b1d

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-33] Processed net lab4_i/FILTER_IIR_1/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net lab4_i/FILTER_IIR_0/U0/FILTER_IIR_v1_0_S00_AXI_inst/slv_reg15[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2421d8b1d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 769 ; free virtual = 10840
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.984. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 246285917

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 769 ; free virtual = 10840
Phase 4.1 Post Commit Optimization | Checksum: 246285917

Time (s): cpu = 00:00:40 ; elapsed = 00:00:23 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 769 ; free virtual = 10840

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 246285917

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 770 ; free virtual = 10841

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 246285917

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 770 ; free virtual = 10840

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 27e5229b8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 770 ; free virtual = 10840
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27e5229b8

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 770 ; free virtual = 10840
Ending Placer Task | Checksum: 1dfab9203

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 792 ; free virtual = 10862
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:26 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 792 ; free virtual = 10862
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 763 ; free virtual = 10858
INFO: [Common 17-1381] The checkpoint '/home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file lab4_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 770 ; free virtual = 10846
INFO: [runtcl-4] Executing : report_utilization -file lab4_wrapper_utilization_placed.rpt -pb lab4_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 783 ; free virtual = 10859
INFO: [runtcl-4] Executing : report_control_sets -file lab4_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 782 ; free virtual = 10858
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e29ddcac ConstDB: 0 ShapeSum: fd0db557 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 70413846

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 644 ; free virtual = 10720
Post Restoration Checksum: NetGraph: 24d80558 NumContArr: 4b6932ee Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 70413846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 645 ; free virtual = 10721

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 70413846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 630 ; free virtual = 10706

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 70413846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 630 ; free virtual = 10706
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ff34d8da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 612 ; free virtual = 10688
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.123  | TNS=0.000  | WHS=-0.859 | THS=-256.150|

Phase 2 Router Initialization | Checksum: 24d6bd1a1

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2404.113 ; gain = 0.000 ; free physical = 605 ; free virtual = 10681

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12f683748

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 2419.086 ; gain = 14.973 ; free physical = 590 ; free virtual = 10666

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1400
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 262a33cf3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:43 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 592 ; free virtual = 10668

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.125  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f6ac7531

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 585 ; free virtual = 10661
Phase 4 Rip-up And Reroute | Checksum: f6ac7531

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 585 ; free virtual = 10661

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f6ac7531

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10661

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f6ac7531

Time (s): cpu = 00:01:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10661
Phase 5 Delay and Skew Optimization | Checksum: f6ac7531

Time (s): cpu = 00:01:41 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10661

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16bc20d67

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10660
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.191  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e81c3519

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10660
Phase 6 Post Hold Fix | Checksum: e81c3519

Time (s): cpu = 00:01:42 ; elapsed = 00:00:48 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 584 ; free virtual = 10660

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.34457 %
  Global Horizontal Routing Utilization  = 3.95918 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: fdfdee83

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 586 ; free virtual = 10663

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fdfdee83

Time (s): cpu = 00:01:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 586 ; free virtual = 10662

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: db3fc4a5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 585 ; free virtual = 10662

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.191  | TNS=0.000  | WHS=0.014  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: db3fc4a5

Time (s): cpu = 00:01:43 ; elapsed = 00:00:50 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 589 ; free virtual = 10666
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2440.086 ; gain = 35.973 ; free physical = 623 ; free virtual = 10700

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2440.090 ; gain = 35.977 ; free physical = 623 ; free virtual = 10700
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2448.094 ; gain = 0.004 ; free physical = 593 ; free virtual = 10700
INFO: [Common 17-1381] The checkpoint '/home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file lab4_wrapper_drc_routed.rpt -pb lab4_wrapper_drc_routed.pb -rpx lab4_wrapper_drc_routed.rpx
Command: report_drc -file lab4_wrapper_drc_routed.rpt -pb lab4_wrapper_drc_routed.pb -rpx lab4_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file lab4_wrapper_methodology_drc_routed.rpt -pb lab4_wrapper_methodology_drc_routed.pb -rpx lab4_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file lab4_wrapper_methodology_drc_routed.rpt -pb lab4_wrapper_methodology_drc_routed.pb -rpx lab4_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/yumaly/workspace/project/vivado/lab4.runs/impl_1/lab4_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file lab4_wrapper_power_routed.rpt -pb lab4_wrapper_power_summary_routed.pb -rpx lab4_wrapper_power_routed.rpx
Command: report_power -file lab4_wrapper_power_routed.rpt -pb lab4_wrapper_power_summary_routed.pb -rpx lab4_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file lab4_wrapper_route_status.rpt -pb lab4_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -file lab4_wrapper_timing_summary_routed.rpt -warn_on_violation  -rpx lab4_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file lab4_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file lab4_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force lab4_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./lab4_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2872.590 ; gain = 353.449 ; free physical = 527 ; free virtual = 10503
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 18:27:13 2019...
