#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  4 15:15:59 2019
# Process ID: 3232
# Current directory: C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4872 C:\Users\xoepe\Documents\ECEC302\FinalPractice\Problem_5\Problem_5.xpr
# Log file: C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_5/vivado.log
# Journal file: C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_5/Problem_5.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_5/Problem_5.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 669.551 ; gain = 78.594
update_compile_order -fileset sources_1
close_project
open_project C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_3/Problem_3.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/xoepe/Documents/ECEC302/FinalPractice/Problem_3/Problem_3.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 750.035 ; gain = 0.000
update_compile_order -fileset sources_1
open_project C:/Users/xoepe/Documents/ECEC302/HW4/t_gate/t_gate.xpr
INFO: [Project 1-313] Project file moved from '/home/nick/ECEC302/W5/Homework/t_gate' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/xoepe/Documents/ECEC302/HW4/t_gate/t_gate.ip_user_files', nor could it be found using path 'C:/home/nick/ECEC302/W5/Homework/t_gate/t_gate.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 765.086 ; gain = 15.051
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun  4 15:23:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/xoepe/Documents/ECEC302/HW4/t_gate/t_gate.runs/synth_1/runme.log
[Tue Jun  4 15:23:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/xoepe/Documents/ECEC302/HW4/t_gate/t_gate.runs/impl_1/runme.log
open_project C:/Users/xoepe/Documents/ECEC302/L9/bcd_array/bcd_array.xpr
INFO: [Project 1-313] Project file moved from '/home/nick/ECEC302/L9/bcd_array' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/xoepe/Documents/ECEC302/L9/bcd_array/bcd_array.ip_user_files', nor could it be found using path 'C:/home/nick/ECEC302/L9/bcd_array/bcd_array.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 912.281 ; gain = 0.000
current_project t_gate
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736155A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2098.652 ; gain = 944.645
set_property PROGRAM.FILE {C:/Users/xoepe/Documents/ECEC302/L9/bcd_array/bcd_array.runs/impl_1/bcd_array_adder_tb.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
current_project bcd_array
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xoepe/Documents/ECEC302/L9/bcd_array/bcd_array.runs/impl_1/bcd_array_adder_tb.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_project t_gate
current_project bcd_array
close_project
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736155A
set_property PROGRAM.FILE {C:\Users\xoepe\Documents\ECEC302\L9\bcd_array\bcd_array.runs\impl_1\bcd_array_adder_tb.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/xoepe/Documents/ECEC302/HW4/t_gate/t_gate.runs/impl_1/t_gate7.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project adder_tb C:/Users/xoepe/Documents/ECEC302/HW7/adder_tb -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2245.867 ; gain = 0.000
file mkdir C:/Users/xoepe/Documents/ECEC302/HW7/adder_tb/adder_tb.srcs/sources_1/new
set_property target_language VHDL [current_project]
close [ open C:/Users/xoepe/Documents/ECEC302/HW7/adder_tb/adder_tb.srcs/sources_1/new/adder_tb.vhd w ]
add_files C:/Users/xoepe/Documents/ECEC302/HW7/adder_tb/adder_tb.srcs/sources_1/new/adder_tb.vhd
add_files -fileset constrs_1 -norecurse C:/Users/xoepe/Documents/ECEC302/Basys3_Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_project
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  4 17:24:19 2019...
