0.6
2019.1
May 24 2019
14:51:52
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sim_1/new/tb_VGA_TOP.sv,1733412136,systemVerilog,,,,tb_VGA_TOP,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/controlpath/controlpath.srcs/sources_1/new/controlpath.sv,1733412476,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/Lab4/d_FF/d_FF_srcs/d_flipflop.sv,,controlpath,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/Lab4/d_FF/d_FF_srcs/d_flipflop.sv,1733315730,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/line_clear/line_clear.srcs/sources_1/new/lineclear_algo.sv,,d_flipflop,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/new/nbit_counter.sv,1733315660,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/Downloads/vga_core.sv,,nbit_counter,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/new/bresenham_algo.sv,1733400533,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/controlpath/controlpath.srcs/sources_1/new/controlpath.sv,,bresenham_algo,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/line_clear/line_clear.srcs/sources_1/new/lineclear_algo.sv,1733398654,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/imports/new/nbit_counter.sv,,lineclear_algo,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/Downloads/vga_controller.v,1733393909,verilog,,,,vga_controller,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/Downloads/vga_core.sv,1733393712,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/Downloads/video_memory.sv,,vga_core,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/Downloads/video_memory.sv,1733393915,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sim_1/new/tb_VGA_TOP.sv,,video_memory,,,,,,,,
/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/new/VGA_TOP.sv,1733413154,systemVerilog,,/home/it/DigitalSystemDesign/Assignment2/VGA_top/VGA_top.srcs/sources_1/imports/it/DigitalSystemDesign/Assignment2/VGA_display_top/VGA_display_top.srcs/sources_1/imports/data_path/bresenham_algo/bresenham_algo.srcs/sources_1/new/bresenham_algo.sv,,VGA_TOP,,,,,,,,
