 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:05:23 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)

Number of ports:                          199
Number of nets:                           962
Number of cells:                          699
Number of combinational cells:            498
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                         37
Number of references:                      18

Combinational area:               1452.687100
Buf/Inv area:                       60.740418
Noncombinational area:            1290.034986
Macro/Black Box area:                0.000000
Net Interconnect area:             800.880332

Total cell area:                  2742.722086
Total area:                       3543.602417
1
