v 20080706 2
L 300 200 700 200 3 0 0 0 -1 -1
L 300 0 300 1000 3 0 0 0 -1 -1
A 700 500 300 270 180 3 0 0 0 -1 -1 0 0 -1 -1 -1 -1
V 1050 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 500 1300 500 1 0 1
{
T 1150 350 5 8 0 1 0 0 1
pinnumber=1
T 1150 350 5 8 0 1 0 0 1
pinseq=1
T 1150 550 9 8 0 1 0 0 1
pinlabel=Z
T 750 450 5 8 0 1 0 0 1
pintype=out
}
P 300 700 0 700 1 0 1
{
T 100 750 9 8 0 1 0 0 1
pinnumber=A
T 100 550 5 8 0 1 0 0 1
pinseq=2
T 100 550 5 8 0 1 0 0 1
pinlabel=2
T 350 650 5 8 0 1 0 0 1
pintype=in
}
P 300 300 0 300 1 0 1
{
T 100 150 5 8 0 1 0 0 1
pinnumber=3
T 100 150 5 8 0 1 0 0 1
pinseq=3
T 100 350 9 8 0 1 0 0 1
pinlabel=B
T 350 300 5 8 0 1 0 0 1
pintype=in
}
L 300 800 700 800 3 0 0 0 -1 -1
T 400 900 5 10 1 1 180 8 1
refdes=NAND?
T 300 1100 5 10 0 0 0 0 1
device=NAND
T 300 1485 8 10 0 0 0 0 1
description=nand3.sch
T 300 1265 8 10 0 0 0 0 1
footprint=unknown
