

================================================================
== Vivado HLS Report for 'polyveck_make_hint'
================================================================
* Date:           Wed Mar 27 17:23:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7691|  7691|  7691|  7691|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  7690|  7690|      1538|          -|          -|     5|    no    |
        | + Loop 1.1  |  1536|  1536|         6|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     827|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      71|
|Register         |        -|      -|     265|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     265|     898|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_5_fu_364_p2            |     +    |      0|  0|  13|           4|           4|
    |a_assign_6_fu_294_p2            |     +    |      0|  0|  39|          32|          32|
    |a_assign_8_fu_399_p2            |     +    |      0|  0|  32|          24|          24|
    |a_assign_9_fu_441_p2            |     +    |      0|  0|  32|          25|          25|
    |a_assign_s_fu_562_p2            |     +    |      0|  0|  13|           4|           4|
    |i_23_fu_173_p2                  |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_197_p2                   |     +    |      0|  0|  16|           9|           1|
    |s_1_fu_576_p2                   |     +    |      0|  0|  39|          32|          32|
    |t_10_fu_280_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_11_fu_300_p2                  |     +    |      0|  0|  30|          23|          23|
    |t_12_fu_425_p2                  |     +    |      0|  0|  26|          19|          19|
    |t_13_fu_486_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_14_fu_508_p2                  |     +    |      0|  0|  31|          24|          24|
    |t_1_i17_i_fu_517_p2             |     +    |      0|  0|  32|          18|          25|
    |t_1_i_i_fu_319_p2               |     +    |      0|  0|  32|          18|          32|
    |t_9_fu_258_p2                   |     +    |      0|  0|  31|          24|          24|
    |tmp1_fu_248_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp3_fu_393_p2                  |     +    |      0|  0|  32|          24|          24|
    |tmp4_fu_476_p2                  |     +    |      0|  0|  30|          19|          23|
    |tmp_58_fu_207_p2                |     +    |      0|  0|  19|          12|          12|
    |u_1_fu_528_p2                   |     +    |      0|  0|  32|           2|          25|
    |u_fu_330_p2                     |     +    |      0|  0|  39|           2|          32|
    |a_assign_1_fu_522_p2            |     -    |      0|  0|  32|          25|          25|
    |a_assign_4_fu_324_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_42_i_i_i_fu_387_p2          |     -    |      0|  0|  31|          24|          24|
    |tmp_221_i_fu_568_p2             |   icmp   |      0|  0|   9|           4|           4|
    |tmp_fu_167_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_s_fu_191_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |tmp_285_i15_i_cast_c_fu_500_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_285_i_i_cast_cas_fu_272_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp_31_cast_fu_417_p3           |  select  |      0|  0|  14|           1|          14|
    |tmp_i7_i_cast_cast_fu_434_p3    |  select  |      0|  0|  23|           1|          23|
    |tmp2_fu_354_p2                  |    xor   |      0|  0|   2|           1|           2|
    |tmp5_fu_552_p2                  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 827|         488|         634|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    |i_reg_137  |   9|          2|    3|          6|
    |j_reg_148  |   9|          2|    9|         18|
    |s_fu_94    |   9|          2|   32|         64|
    +-----------+----+-----------+-----+-----------+
    |Total      |  71|         15|   45|         97|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_assign_5_reg_651         |   4|   0|    4|          0|
    |a_assign_8_reg_656         |  24|   0|   24|          0|
    |a_assign_9_reg_671         |  25|   0|   25|          0|
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |i_23_reg_597               |   3|   0|    3|          0|
    |i_reg_137                  |   3|   0|    3|          0|
    |j_1_reg_610                |   9|   0|    9|          0|
    |j_reg_148                  |   9|   0|    9|          0|
    |s_fu_94                    |  32|   0|   32|          0|
    |t_10_reg_635               |  24|   0|   24|          0|
    |t_11_reg_640               |  23|   0|   23|          0|
    |t_12_reg_666               |  19|   0|   19|          0|
    |t_14_reg_676               |  24|   0|   24|          0|
    |tmp_221_i_reg_681          |   1|   0|    1|          0|
    |tmp_63_cast_reg_602        |   3|   0|   12|          9|
    |tmp_64_cast_reg_615        |  12|   0|   64|         52|
    |tmp_64_reg_645             |   9|   0|    9|          0|
    |tmp_65_reg_661             |   1|   0|    1|          0|
    |u_vec_coeffs_load_reg_630  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 265|   0|  326|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyveck_make_hint | return value |
|ap_return              | out |   32| ap_ctrl_hs | polyveck_make_hint | return value |
|h_vec_coeffs_address0  | out |   11|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_ce0       | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_we0       | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|h_vec_coeffs_d0        | out |    1|  ap_memory |    h_vec_coeffs    |     array    |
|u_vec_coeffs_address0  | out |   11|  ap_memory |    u_vec_coeffs    |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |    u_vec_coeffs    |     array    |
|u_vec_coeffs_q0        |  in |   32|  ap_memory |    u_vec_coeffs    |     array    |
|v_vec_coeffs_address0  | out |   11|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |    v_vec_coeffs    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

