# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do t_ff_d_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/t_ff_d {C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:34 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/t_ff_d" C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d.v 
# -- Compiling module t_ff_d
# 
# Top level modules:
# 	t_ff_d
# End time: 14:43:34 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:34 on Oct 09,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_3_sr_wr.v 
# -- Compiling module d_ff_3_sr_wr
# 
# Top level modules:
# 	d_ff_3_sr_wr
# End time: 14:43:34 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:42 on Oct 09,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v 
# -- Compiling module t_ff_d_tb
# 
# Top level modules:
# 	t_ff_d_tb
# End time: 14:43:42 on Oct 09,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.t_ff_d_tb
# vsim work.t_ff_d_tb 
# Start time: 14:43:44 on Oct 09,2019
# Loading work.t_ff_d_tb
# Loading work.t_ff_d
# Loading work.d_ff_3_sr_wr
add wave -position insertpoint  \
sim:/t_ff_d_tb/rstn \
sim:/t_ff_d_tb/clk \
sim:/t_ff_d_tb/T \
sim:/t_ff_d_tb/Q \
sim:/t_ff_d_tb/Qn
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v(22)
#    Time: 150 ps  Iteration: 0  Instance: /t_ff_d_tb
# 1
# Break in Module t_ff_d_tb at C:/Users/home/Documents/Fpga_proj/t_ff_d/t_ff_d_tb.v line 22
# End time: 14:46:52 on Oct 09,2019, Elapsed time: 0:03:08
# Errors: 0, Warnings: 0
