# 32-Bit-MIPS-Processor

## This is a personal project containing a 32-bit, 5-stage MIPS processor.

The 5 stages are:  
*Instruction Fetch (IF)  
*Instruction Decode (ID)  
*Execute (EX)  
*Memory Access (MEM)  
*Write Back (WB)  


![Alt text](Images/500px-MIPS_Architecture_(Pipelined)_svg.png)


