Grammar

    0 $accept: expressions $end

    1 expressions: expressions NEW_LINE expression
    2            | expression

    3 expression: label
    4           | label instruction
    5           | error

    6 label: IDENTIFIER
    7      | %empty

    8 instruction: data_instruction
    9            | shift_instruction
   10            | mul_instruction
   11            | mem_instruction
   12            | branch_instruction

   13 data_instruction: data_nmonic_d REGISTER ',' REGISTER ',' data_src2
   14                 | data_nmonic_nod REGISTER ',' data_src2

   15 shift_instruction: MOV REGISTER ',' data_src2
   16                  | shift_nmonic REGISTER ',' REGISTER ',' REGISTER
   17                  | shift_nmonic REGISTER ',' REGISTER ',' numerical

   18 data_src2: REGISTER
   19          | numerical
   20          | REGISTER ',' shift_nmonic numerical
   21          | REGISTER ',' shift_nmonic REGISTER

   22 numerical: '#' NUMBER
   23          | '#' HEX

   24 sign: '+'
   25     | '-'
   26     | %empty

   27 data_nmonic_d: AND
   28              | EOR
   29              | SUB
   30              | RSB
   31              | ADD
   32              | ADC
   33              | SBC
   34              | RSC
   35              | TST
   36              | TEQ
   37              | ORR
   38              | BIC
   39              | MVN

   40 data_nmonic_nod: CMP
   41                | CMN

   42 shift_nmonic: LSL
   43             | LSR
   44             | ASR
   45             | RRX
   46             | ROR

   47 mul_instruction: MUL REGISTER ',' REGISTER ',' REGISTER
   48                | mul_nmonic REGISTER ',' REGISTER ',' REGISTER ',' REGISTER

   49 mul_nmonic: MLA
   50           | UMULL
   51           | UMLAL
   52           | SMULL
   53           | SMLAL

   54 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER ']'
   55                | mem_nmonic REGISTER ',' '[' REGISTER mem_src2 ']' preindex
   56                | mem_nmonic REGISTER ',' '[' REGISTER ']' mem_src2

   57 mem_nmonic: STR
   58           | LDR
   59           | STRB
   60           | LDRB
   61           | STRH
   62           | LDRH
   63           | LDRSB
   64           | LDRSH

   65 mem_src2: ',' sign REGISTER ',' shift_nmonic numerical
   66         | ',' sign REGISTER
   67         | ',' numerical

   68 preindex: '!'
   69         | %empty

   70 branch_instruction: branch_nmonic IDENTIFIER

   71 branch_nmonic: B
   72              | BL


Terminals, with rules where they appear

$end (0) 0
'!' (33) 68
'#' (35) 22 23
'+' (43) 24
',' (44) 13 14 15 16 17 20 21 47 48 54 55 56 65 66 67
'-' (45) 25
'[' (91) 54 55 56
']' (93) 54 55 56
error (256) 5
NEW_LINE (258) 1
IDENTIFIER (259) 6 70
MOV (260) 15
AND (261) 27
EOR (262) 28
SUB (263) 29
RSB (264) 30
ADD (265) 31
ADC (266) 32
SBC (267) 33
RSC (268) 34
TST (269) 35
TEQ (270) 36
ORR (271) 37
BIC (272) 38
MVN (273) 39
CMP (274) 40
CMN (275) 41
LSL (276) 42
LSR (277) 43
ASR (278) 44
RRX (279) 45
ROR (280) 46
MUL (281) 47
MLA (282) 49
UMULL (283) 50
UMLAL (284) 51
SMULL (285) 52
SMLAL (286) 53
STR (287) 57
LDR (288) 58
STRB (289) 59
LDRB (290) 60
STRH (291) 61
LDRH (292) 62
LDRSB (293) 63
LDRSH (294) 64
B (295) 71
BL (296) 72
REGISTER (297) 13 14 15 16 17 18 20 21 47 48 54 55 56 65 66
HEX (298) 23
NUMBER (299) 22


Nonterminals, with rules where they appear

$accept (52)
    on left: 0
expressions (53)
    on left: 1 2, on right: 0 1
expression (54)
    on left: 3 4 5, on right: 1 2
label (55)
    on left: 6 7, on right: 3 4
instruction (56)
    on left: 8 9 10 11 12, on right: 4
data_instruction (57)
    on left: 13 14, on right: 8
shift_instruction (58)
    on left: 15 16 17, on right: 9
data_src2 (59)
    on left: 18 19 20 21, on right: 13 14 15
numerical (60)
    on left: 22 23, on right: 17 19 20 65 67
sign (61)
    on left: 24 25 26, on right: 65 66
data_nmonic_d (62)
    on left: 27 28 29 30 31 32 33 34 35 36 37 38 39, on right: 13
data_nmonic_nod (63)
    on left: 40 41, on right: 14
shift_nmonic (64)
    on left: 42 43 44 45 46, on right: 16 17 20 21 65
mul_instruction (65)
    on left: 47 48, on right: 10
mul_nmonic (66)
    on left: 49 50 51 52 53, on right: 48
mem_instruction (67)
    on left: 54 55 56, on right: 11
mem_nmonic (68)
    on left: 57 58 59 60 61 62 63 64, on right: 54 55 56
mem_src2 (69)
    on left: 65 66 67, on right: 55 56
preindex (70)
    on left: 68 69, on right: 55
branch_instruction (71)
    on left: 70, on right: 12
branch_nmonic (72)
    on left: 71 72, on right: 70


State 0

    0 $accept: . expressions $end

    error       shift, and go to state 1
    IDENTIFIER  shift, and go to state 2

    $end      reduce using rule 7 (label)
    NEW_LINE  reduce using rule 7 (label)
    MOV       reduce using rule 7 (label)
    AND       reduce using rule 7 (label)
    EOR       reduce using rule 7 (label)
    SUB       reduce using rule 7 (label)
    RSB       reduce using rule 7 (label)
    ADD       reduce using rule 7 (label)
    ADC       reduce using rule 7 (label)
    SBC       reduce using rule 7 (label)
    RSC       reduce using rule 7 (label)
    TST       reduce using rule 7 (label)
    TEQ       reduce using rule 7 (label)
    ORR       reduce using rule 7 (label)
    BIC       reduce using rule 7 (label)
    MVN       reduce using rule 7 (label)
    CMP       reduce using rule 7 (label)
    CMN       reduce using rule 7 (label)
    LSL       reduce using rule 7 (label)
    LSR       reduce using rule 7 (label)
    ASR       reduce using rule 7 (label)
    RRX       reduce using rule 7 (label)
    ROR       reduce using rule 7 (label)
    MUL       reduce using rule 7 (label)
    MLA       reduce using rule 7 (label)
    UMULL     reduce using rule 7 (label)
    UMLAL     reduce using rule 7 (label)
    SMULL     reduce using rule 7 (label)
    SMLAL     reduce using rule 7 (label)
    STR       reduce using rule 7 (label)
    LDR       reduce using rule 7 (label)
    STRB      reduce using rule 7 (label)
    LDRB      reduce using rule 7 (label)
    STRH      reduce using rule 7 (label)
    LDRH      reduce using rule 7 (label)
    LDRSB     reduce using rule 7 (label)
    LDRSH     reduce using rule 7 (label)
    B         reduce using rule 7 (label)
    BL        reduce using rule 7 (label)

    expressions  go to state 3
    expression   go to state 4
    label        go to state 5


State 1

    5 expression: error .

    $default  reduce using rule 5 (expression)


State 2

    6 label: IDENTIFIER .

    $default  reduce using rule 6 (label)


State 3

    0 $accept: expressions . $end
    1 expressions: expressions . NEW_LINE expression

    $end      shift, and go to state 6
    NEW_LINE  shift, and go to state 7


State 4

    2 expressions: expression .

    $default  reduce using rule 2 (expressions)


State 5

    3 expression: label .
    4           | label . instruction

    MOV    shift, and go to state 8
    AND    shift, and go to state 9
    EOR    shift, and go to state 10
    SUB    shift, and go to state 11
    RSB    shift, and go to state 12
    ADD    shift, and go to state 13
    ADC    shift, and go to state 14
    SBC    shift, and go to state 15
    RSC    shift, and go to state 16
    TST    shift, and go to state 17
    TEQ    shift, and go to state 18
    ORR    shift, and go to state 19
    BIC    shift, and go to state 20
    MVN    shift, and go to state 21
    CMP    shift, and go to state 22
    CMN    shift, and go to state 23
    LSL    shift, and go to state 24
    LSR    shift, and go to state 25
    ASR    shift, and go to state 26
    RRX    shift, and go to state 27
    ROR    shift, and go to state 28
    MUL    shift, and go to state 29
    MLA    shift, and go to state 30
    UMULL  shift, and go to state 31
    UMLAL  shift, and go to state 32
    SMULL  shift, and go to state 33
    SMLAL  shift, and go to state 34
    STR    shift, and go to state 35
    LDR    shift, and go to state 36
    STRB   shift, and go to state 37
    LDRB   shift, and go to state 38
    STRH   shift, and go to state 39
    LDRH   shift, and go to state 40
    LDRSB  shift, and go to state 41
    LDRSH  shift, and go to state 42
    B      shift, and go to state 43
    BL     shift, and go to state 44

    $default  reduce using rule 3 (expression)

    instruction         go to state 45
    data_instruction    go to state 46
    shift_instruction   go to state 47
    data_nmonic_d       go to state 48
    data_nmonic_nod     go to state 49
    shift_nmonic        go to state 50
    mul_instruction     go to state 51
    mul_nmonic          go to state 52
    mem_instruction     go to state 53
    mem_nmonic          go to state 54
    branch_instruction  go to state 55
    branch_nmonic       go to state 56


State 6

    0 $accept: expressions $end .

    $default  accept


State 7

    1 expressions: expressions NEW_LINE . expression

    error       shift, and go to state 1
    IDENTIFIER  shift, and go to state 2

    $end      reduce using rule 7 (label)
    NEW_LINE  reduce using rule 7 (label)
    MOV       reduce using rule 7 (label)
    AND       reduce using rule 7 (label)
    EOR       reduce using rule 7 (label)
    SUB       reduce using rule 7 (label)
    RSB       reduce using rule 7 (label)
    ADD       reduce using rule 7 (label)
    ADC       reduce using rule 7 (label)
    SBC       reduce using rule 7 (label)
    RSC       reduce using rule 7 (label)
    TST       reduce using rule 7 (label)
    TEQ       reduce using rule 7 (label)
    ORR       reduce using rule 7 (label)
    BIC       reduce using rule 7 (label)
    MVN       reduce using rule 7 (label)
    CMP       reduce using rule 7 (label)
    CMN       reduce using rule 7 (label)
    LSL       reduce using rule 7 (label)
    LSR       reduce using rule 7 (label)
    ASR       reduce using rule 7 (label)
    RRX       reduce using rule 7 (label)
    ROR       reduce using rule 7 (label)
    MUL       reduce using rule 7 (label)
    MLA       reduce using rule 7 (label)
    UMULL     reduce using rule 7 (label)
    UMLAL     reduce using rule 7 (label)
    SMULL     reduce using rule 7 (label)
    SMLAL     reduce using rule 7 (label)
    STR       reduce using rule 7 (label)
    LDR       reduce using rule 7 (label)
    STRB      reduce using rule 7 (label)
    LDRB      reduce using rule 7 (label)
    STRH      reduce using rule 7 (label)
    LDRH      reduce using rule 7 (label)
    LDRSB     reduce using rule 7 (label)
    LDRSH     reduce using rule 7 (label)
    B         reduce using rule 7 (label)
    BL        reduce using rule 7 (label)

    expression  go to state 57
    label       go to state 5


State 8

   15 shift_instruction: MOV . REGISTER ',' data_src2

    REGISTER  shift, and go to state 58


State 9

   27 data_nmonic_d: AND .

    $default  reduce using rule 27 (data_nmonic_d)


State 10

   28 data_nmonic_d: EOR .

    $default  reduce using rule 28 (data_nmonic_d)


State 11

   29 data_nmonic_d: SUB .

    $default  reduce using rule 29 (data_nmonic_d)


State 12

   30 data_nmonic_d: RSB .

    $default  reduce using rule 30 (data_nmonic_d)


State 13

   31 data_nmonic_d: ADD .

    $default  reduce using rule 31 (data_nmonic_d)


State 14

   32 data_nmonic_d: ADC .

    $default  reduce using rule 32 (data_nmonic_d)


State 15

   33 data_nmonic_d: SBC .

    $default  reduce using rule 33 (data_nmonic_d)


State 16

   34 data_nmonic_d: RSC .

    $default  reduce using rule 34 (data_nmonic_d)


State 17

   35 data_nmonic_d: TST .

    $default  reduce using rule 35 (data_nmonic_d)


State 18

   36 data_nmonic_d: TEQ .

    $default  reduce using rule 36 (data_nmonic_d)


State 19

   37 data_nmonic_d: ORR .

    $default  reduce using rule 37 (data_nmonic_d)


State 20

   38 data_nmonic_d: BIC .

    $default  reduce using rule 38 (data_nmonic_d)


State 21

   39 data_nmonic_d: MVN .

    $default  reduce using rule 39 (data_nmonic_d)


State 22

   40 data_nmonic_nod: CMP .

    $default  reduce using rule 40 (data_nmonic_nod)


State 23

   41 data_nmonic_nod: CMN .

    $default  reduce using rule 41 (data_nmonic_nod)


State 24

   42 shift_nmonic: LSL .

    $default  reduce using rule 42 (shift_nmonic)


State 25

   43 shift_nmonic: LSR .

    $default  reduce using rule 43 (shift_nmonic)


State 26

   44 shift_nmonic: ASR .

    $default  reduce using rule 44 (shift_nmonic)


State 27

   45 shift_nmonic: RRX .

    $default  reduce using rule 45 (shift_nmonic)


State 28

   46 shift_nmonic: ROR .

    $default  reduce using rule 46 (shift_nmonic)


State 29

   47 mul_instruction: MUL . REGISTER ',' REGISTER ',' REGISTER

    REGISTER  shift, and go to state 59


State 30

   49 mul_nmonic: MLA .

    $default  reduce using rule 49 (mul_nmonic)


State 31

   50 mul_nmonic: UMULL .

    $default  reduce using rule 50 (mul_nmonic)


State 32

   51 mul_nmonic: UMLAL .

    $default  reduce using rule 51 (mul_nmonic)


State 33

   52 mul_nmonic: SMULL .

    $default  reduce using rule 52 (mul_nmonic)


State 34

   53 mul_nmonic: SMLAL .

    $default  reduce using rule 53 (mul_nmonic)


State 35

   57 mem_nmonic: STR .

    $default  reduce using rule 57 (mem_nmonic)


State 36

   58 mem_nmonic: LDR .

    $default  reduce using rule 58 (mem_nmonic)


State 37

   59 mem_nmonic: STRB .

    $default  reduce using rule 59 (mem_nmonic)


State 38

   60 mem_nmonic: LDRB .

    $default  reduce using rule 60 (mem_nmonic)


State 39

   61 mem_nmonic: STRH .

    $default  reduce using rule 61 (mem_nmonic)


State 40

   62 mem_nmonic: LDRH .

    $default  reduce using rule 62 (mem_nmonic)


State 41

   63 mem_nmonic: LDRSB .

    $default  reduce using rule 63 (mem_nmonic)


State 42

   64 mem_nmonic: LDRSH .

    $default  reduce using rule 64 (mem_nmonic)


State 43

   71 branch_nmonic: B .

    $default  reduce using rule 71 (branch_nmonic)


State 44

   72 branch_nmonic: BL .

    $default  reduce using rule 72 (branch_nmonic)


State 45

    4 expression: label instruction .

    $default  reduce using rule 4 (expression)


State 46

    8 instruction: data_instruction .

    $default  reduce using rule 8 (instruction)


State 47

    9 instruction: shift_instruction .

    $default  reduce using rule 9 (instruction)


State 48

   13 data_instruction: data_nmonic_d . REGISTER ',' REGISTER ',' data_src2

    REGISTER  shift, and go to state 60


State 49

   14 data_instruction: data_nmonic_nod . REGISTER ',' data_src2

    REGISTER  shift, and go to state 61


State 50

   16 shift_instruction: shift_nmonic . REGISTER ',' REGISTER ',' REGISTER
   17                  | shift_nmonic . REGISTER ',' REGISTER ',' numerical

    REGISTER  shift, and go to state 62


State 51

   10 instruction: mul_instruction .

    $default  reduce using rule 10 (instruction)


State 52

   48 mul_instruction: mul_nmonic . REGISTER ',' REGISTER ',' REGISTER ',' REGISTER

    REGISTER  shift, and go to state 63


State 53

   11 instruction: mem_instruction .

    $default  reduce using rule 11 (instruction)


State 54

   54 mem_instruction: mem_nmonic . REGISTER ',' '[' REGISTER ']'
   55                | mem_nmonic . REGISTER ',' '[' REGISTER mem_src2 ']' preindex
   56                | mem_nmonic . REGISTER ',' '[' REGISTER ']' mem_src2

    REGISTER  shift, and go to state 64


State 55

   12 instruction: branch_instruction .

    $default  reduce using rule 12 (instruction)


State 56

   70 branch_instruction: branch_nmonic . IDENTIFIER

    IDENTIFIER  shift, and go to state 65


State 57

    1 expressions: expressions NEW_LINE expression .

    $default  reduce using rule 1 (expressions)


State 58

   15 shift_instruction: MOV REGISTER . ',' data_src2

    ','  shift, and go to state 66


State 59

   47 mul_instruction: MUL REGISTER . ',' REGISTER ',' REGISTER

    ','  shift, and go to state 67


State 60

   13 data_instruction: data_nmonic_d REGISTER . ',' REGISTER ',' data_src2

    ','  shift, and go to state 68


State 61

   14 data_instruction: data_nmonic_nod REGISTER . ',' data_src2

    ','  shift, and go to state 69


State 62

   16 shift_instruction: shift_nmonic REGISTER . ',' REGISTER ',' REGISTER
   17                  | shift_nmonic REGISTER . ',' REGISTER ',' numerical

    ','  shift, and go to state 70


State 63

   48 mul_instruction: mul_nmonic REGISTER . ',' REGISTER ',' REGISTER ',' REGISTER

    ','  shift, and go to state 71


State 64

   54 mem_instruction: mem_nmonic REGISTER . ',' '[' REGISTER ']'
   55                | mem_nmonic REGISTER . ',' '[' REGISTER mem_src2 ']' preindex
   56                | mem_nmonic REGISTER . ',' '[' REGISTER ']' mem_src2

    ','  shift, and go to state 72


State 65

   70 branch_instruction: branch_nmonic IDENTIFIER .

    $default  reduce using rule 70 (branch_instruction)


State 66

   15 shift_instruction: MOV REGISTER ',' . data_src2

    REGISTER  shift, and go to state 73
    '#'       shift, and go to state 74

    data_src2  go to state 75
    numerical  go to state 76


State 67

   47 mul_instruction: MUL REGISTER ',' . REGISTER ',' REGISTER

    REGISTER  shift, and go to state 77


State 68

   13 data_instruction: data_nmonic_d REGISTER ',' . REGISTER ',' data_src2

    REGISTER  shift, and go to state 78


State 69

   14 data_instruction: data_nmonic_nod REGISTER ',' . data_src2

    REGISTER  shift, and go to state 73
    '#'       shift, and go to state 74

    data_src2  go to state 79
    numerical  go to state 76


State 70

   16 shift_instruction: shift_nmonic REGISTER ',' . REGISTER ',' REGISTER
   17                  | shift_nmonic REGISTER ',' . REGISTER ',' numerical

    REGISTER  shift, and go to state 80


State 71

   48 mul_instruction: mul_nmonic REGISTER ',' . REGISTER ',' REGISTER ',' REGISTER

    REGISTER  shift, and go to state 81


State 72

   54 mem_instruction: mem_nmonic REGISTER ',' . '[' REGISTER ']'
   55                | mem_nmonic REGISTER ',' . '[' REGISTER mem_src2 ']' preindex
   56                | mem_nmonic REGISTER ',' . '[' REGISTER ']' mem_src2

    '['  shift, and go to state 82


State 73

   18 data_src2: REGISTER .
   20          | REGISTER . ',' shift_nmonic numerical
   21          | REGISTER . ',' shift_nmonic REGISTER

    ','  shift, and go to state 83

    $default  reduce using rule 18 (data_src2)


State 74

   22 numerical: '#' . NUMBER
   23          | '#' . HEX

    HEX     shift, and go to state 84
    NUMBER  shift, and go to state 85


State 75

   15 shift_instruction: MOV REGISTER ',' data_src2 .

    $default  reduce using rule 15 (shift_instruction)


State 76

   19 data_src2: numerical .

    $default  reduce using rule 19 (data_src2)


State 77

   47 mul_instruction: MUL REGISTER ',' REGISTER . ',' REGISTER

    ','  shift, and go to state 86


State 78

   13 data_instruction: data_nmonic_d REGISTER ',' REGISTER . ',' data_src2

    ','  shift, and go to state 87


State 79

   14 data_instruction: data_nmonic_nod REGISTER ',' data_src2 .

    $default  reduce using rule 14 (data_instruction)


State 80

   16 shift_instruction: shift_nmonic REGISTER ',' REGISTER . ',' REGISTER
   17                  | shift_nmonic REGISTER ',' REGISTER . ',' numerical

    ','  shift, and go to state 88


State 81

   48 mul_instruction: mul_nmonic REGISTER ',' REGISTER . ',' REGISTER ',' REGISTER

    ','  shift, and go to state 89


State 82

   54 mem_instruction: mem_nmonic REGISTER ',' '[' . REGISTER ']'
   55                | mem_nmonic REGISTER ',' '[' . REGISTER mem_src2 ']' preindex
   56                | mem_nmonic REGISTER ',' '[' . REGISTER ']' mem_src2

    REGISTER  shift, and go to state 90


State 83

   20 data_src2: REGISTER ',' . shift_nmonic numerical
   21          | REGISTER ',' . shift_nmonic REGISTER

    LSL  shift, and go to state 24
    LSR  shift, and go to state 25
    ASR  shift, and go to state 26
    RRX  shift, and go to state 27
    ROR  shift, and go to state 28

    shift_nmonic  go to state 91


State 84

   23 numerical: '#' HEX .

    $default  reduce using rule 23 (numerical)


State 85

   22 numerical: '#' NUMBER .

    $default  reduce using rule 22 (numerical)


State 86

   47 mul_instruction: MUL REGISTER ',' REGISTER ',' . REGISTER

    REGISTER  shift, and go to state 92


State 87

   13 data_instruction: data_nmonic_d REGISTER ',' REGISTER ',' . data_src2

    REGISTER  shift, and go to state 73
    '#'       shift, and go to state 74

    data_src2  go to state 93
    numerical  go to state 76


State 88

   16 shift_instruction: shift_nmonic REGISTER ',' REGISTER ',' . REGISTER
   17                  | shift_nmonic REGISTER ',' REGISTER ',' . numerical

    REGISTER  shift, and go to state 94
    '#'       shift, and go to state 74

    numerical  go to state 95


State 89

   48 mul_instruction: mul_nmonic REGISTER ',' REGISTER ',' . REGISTER ',' REGISTER

    REGISTER  shift, and go to state 96


State 90

   54 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER . ']'
   55                | mem_nmonic REGISTER ',' '[' REGISTER . mem_src2 ']' preindex
   56                | mem_nmonic REGISTER ',' '[' REGISTER . ']' mem_src2

    ','  shift, and go to state 97
    ']'  shift, and go to state 98

    mem_src2  go to state 99


State 91

   20 data_src2: REGISTER ',' shift_nmonic . numerical
   21          | REGISTER ',' shift_nmonic . REGISTER

    REGISTER  shift, and go to state 100
    '#'       shift, and go to state 74

    numerical  go to state 101


State 92

   47 mul_instruction: MUL REGISTER ',' REGISTER ',' REGISTER .

    $default  reduce using rule 47 (mul_instruction)


State 93

   13 data_instruction: data_nmonic_d REGISTER ',' REGISTER ',' data_src2 .

    $default  reduce using rule 13 (data_instruction)


State 94

   16 shift_instruction: shift_nmonic REGISTER ',' REGISTER ',' REGISTER .

    $default  reduce using rule 16 (shift_instruction)


State 95

   17 shift_instruction: shift_nmonic REGISTER ',' REGISTER ',' numerical .

    $default  reduce using rule 17 (shift_instruction)


State 96

   48 mul_instruction: mul_nmonic REGISTER ',' REGISTER ',' REGISTER . ',' REGISTER

    ','  shift, and go to state 102


State 97

   65 mem_src2: ',' . sign REGISTER ',' shift_nmonic numerical
   66         | ',' . sign REGISTER
   67         | ',' . numerical

    '#'  shift, and go to state 74
    '+'  shift, and go to state 103
    '-'  shift, and go to state 104

    $default  reduce using rule 26 (sign)

    numerical  go to state 105
    sign       go to state 106


State 98

   54 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER ']' .
   56                | mem_nmonic REGISTER ',' '[' REGISTER ']' . mem_src2

    ','  shift, and go to state 97

    $default  reduce using rule 54 (mem_instruction)

    mem_src2  go to state 107


State 99

   55 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER mem_src2 . ']' preindex

    ']'  shift, and go to state 108


State 100

   21 data_src2: REGISTER ',' shift_nmonic REGISTER .

    $default  reduce using rule 21 (data_src2)


State 101

   20 data_src2: REGISTER ',' shift_nmonic numerical .

    $default  reduce using rule 20 (data_src2)


State 102

   48 mul_instruction: mul_nmonic REGISTER ',' REGISTER ',' REGISTER ',' . REGISTER

    REGISTER  shift, and go to state 109


State 103

   24 sign: '+' .

    $default  reduce using rule 24 (sign)


State 104

   25 sign: '-' .

    $default  reduce using rule 25 (sign)


State 105

   67 mem_src2: ',' numerical .

    $default  reduce using rule 67 (mem_src2)


State 106

   65 mem_src2: ',' sign . REGISTER ',' shift_nmonic numerical
   66         | ',' sign . REGISTER

    REGISTER  shift, and go to state 110


State 107

   56 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER ']' mem_src2 .

    $default  reduce using rule 56 (mem_instruction)


State 108

   55 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER mem_src2 ']' . preindex

    '!'  shift, and go to state 111

    $default  reduce using rule 69 (preindex)

    preindex  go to state 112


State 109

   48 mul_instruction: mul_nmonic REGISTER ',' REGISTER ',' REGISTER ',' REGISTER .

    $default  reduce using rule 48 (mul_instruction)


State 110

   65 mem_src2: ',' sign REGISTER . ',' shift_nmonic numerical
   66         | ',' sign REGISTER .

    ','  shift, and go to state 113

    $default  reduce using rule 66 (mem_src2)


State 111

   68 preindex: '!' .

    $default  reduce using rule 68 (preindex)


State 112

   55 mem_instruction: mem_nmonic REGISTER ',' '[' REGISTER mem_src2 ']' preindex .

    $default  reduce using rule 55 (mem_instruction)


State 113

   65 mem_src2: ',' sign REGISTER ',' . shift_nmonic numerical

    LSL  shift, and go to state 24
    LSR  shift, and go to state 25
    ASR  shift, and go to state 26
    RRX  shift, and go to state 27
    ROR  shift, and go to state 28

    shift_nmonic  go to state 114


State 114

   65 mem_src2: ',' sign REGISTER ',' shift_nmonic . numerical

    '#'  shift, and go to state 74

    numerical  go to state 115


State 115

   65 mem_src2: ',' sign REGISTER ',' shift_nmonic numerical .

    $default  reduce using rule 65 (mem_src2)
