// Seed: 1879186958
module module_0 ();
  assign id_1#(.id_1(1)) = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  always begin : LABEL_0
    id_2 = 1'h0;
    id_1 = 1;
  end
  wire id_4;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input logic id_0
);
  final id_2 <= id_0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3.id_2 = 1;
  string id_4;
  id_5(
      id_4, ""
  );
  assign id_3 = (1);
endmodule
