/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire [5:0] _04_;
  wire [28:0] _05_;
  reg [7:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [21:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_23z;
  wire [34:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_44z;
  wire [15:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [15:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[127] ? in_data[137] : in_data[119];
  assign celloutsig_1_16z = !(celloutsig_1_9z[4] ? celloutsig_1_1z : celloutsig_1_9z[4]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_2z = in_data[20] | ~(in_data[57]);
  assign celloutsig_0_12z = ~(celloutsig_0_6z ^ celloutsig_0_1z);
  reg [5:0] _12_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 6'h00;
    else _12_ <= { in_data[132:129], celloutsig_1_2z, celloutsig_1_2z };
  assign { _04_[5:4], _00_, _04_[2:0] } = _12_;
  reg [28:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 29'h00000000;
    else _13_ <= { celloutsig_0_5z[13:1], celloutsig_0_4z };
  assign { _05_[28:3], _01_, _05_[1:0] } = _13_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 8'h00;
    else _06_ <= celloutsig_0_11z[12:5];
  reg [5:0] _15_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 6'h00;
    else _15_ <= { celloutsig_0_0z, celloutsig_0_2z };
  assign { _03_[5:4], _02_, _03_[2:0] } = _15_;
  assign celloutsig_1_19z = in_data[117:111] / { 1'h1, in_data[130:128], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z, celloutsig_1_8z, _04_[5:4], _00_, _04_[2:0], _04_[5:4], _00_, _04_[2:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z } / { 1'h1, in_data[144:136], _04_[5:4], _00_, _04_[2:0], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_9z = { _02_, celloutsig_0_2z, celloutsig_0_1z } / { 1'h1, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_13z } && { celloutsig_0_4z[7:5], celloutsig_0_9z };
  assign celloutsig_1_1z = ! in_data[164:159];
  assign celloutsig_1_7z = ! in_data[182:178];
  assign celloutsig_0_10z = ! { _05_[24:3], _01_, _05_[1:0], celloutsig_0_9z };
  assign celloutsig_0_54z = { _06_[6], celloutsig_0_7z } < { celloutsig_0_0z[3:1], celloutsig_0_26z };
  assign celloutsig_0_0z = in_data[12:8] % { 1'h1, in_data[58:55] };
  assign celloutsig_0_36z = celloutsig_0_11z[14:5] % { 1'h1, in_data[80:75], celloutsig_0_15z };
  assign celloutsig_0_24z = { _05_[20:5], celloutsig_0_21z, celloutsig_0_6z, _06_, celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_1z } % { 1'h1, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_15z, _03_[5:4], _02_, _03_[2:0], celloutsig_0_13z };
  assign celloutsig_0_53z = { _03_[4], _02_, _03_[2:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[5:1] };
  assign celloutsig_0_16z = celloutsig_0_2z ? { in_data[12:4], celloutsig_0_12z } : celloutsig_0_5z[10:1];
  assign celloutsig_0_5z = ~ { in_data[89:75], celloutsig_0_2z };
  assign celloutsig_1_18z = ~ { celloutsig_1_9z[11:0], celloutsig_1_3z };
  assign celloutsig_0_15z = ~ _05_[27:25];
  assign celloutsig_0_25z = ~ { celloutsig_0_24z[1], celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_14z = & { celloutsig_0_5z[11:4], celloutsig_0_2z };
  assign celloutsig_0_19z = & { _02_, _03_[5:4], _03_[2:0], in_data[80:55] };
  assign celloutsig_0_21z = & { celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_2z, in_data[37:33] };
  assign celloutsig_0_1z = | { celloutsig_0_0z[4:1], celloutsig_0_0z };
  assign celloutsig_1_2z = ~^ { in_data[153:147], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_8z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, _04_[5:4], _00_, _04_[2:0] };
  assign celloutsig_0_26z = ~^ { celloutsig_0_18z[9:6], celloutsig_0_19z };
  assign celloutsig_0_11z = { _05_[17:3], _01_, celloutsig_0_0z, celloutsig_0_6z } >> { _05_[25:12], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_13z = { _05_[5:3], _01_, celloutsig_0_12z } >> { _05_[14:11], celloutsig_0_12z };
  assign celloutsig_0_23z = in_data[64:62] >> { _06_[2], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_4z = { _02_, _03_[2:0], _03_[5:4], _02_, _03_[2:0], celloutsig_0_0z, celloutsig_0_1z } <<< { in_data[24:14], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_0z[3:2], celloutsig_0_9z, _03_[5:4], _02_, _03_[2:0] } <<< { _05_[1], celloutsig_0_16z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z } - celloutsig_0_5z[7:5];
  assign celloutsig_1_4z = ~((in_data[109] & in_data[144]) | celloutsig_1_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z[3] & celloutsig_0_5z[3]) | (celloutsig_0_2z & celloutsig_0_0z[0]));
  assign { celloutsig_0_44z[3:0], celloutsig_0_44z[4] } = { celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_12z } ^ { celloutsig_0_36z[4], celloutsig_0_23z, celloutsig_0_36z[5] };
  assign { out_data[14], out_data[3:0], out_data[4], out_data[13:8] } = ~ { celloutsig_0_53z[2], celloutsig_0_44z[3:0], celloutsig_0_44z[4], celloutsig_0_25z };
  assign _03_[3] = _02_;
  assign _04_[3] = _00_;
  assign _05_[2] = _01_;
  assign celloutsig_0_44z[7:5] = 3'h0;
  assign { out_data[140:128], out_data[102:96], out_data[32], out_data[7:5] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, 3'h7 };
endmodule
