#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b3ef7efcf0 .scope module, "top" "top" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "red_on";
    .port_info 4 /OUTPUT 1 "yellow_on";
    .port_info 5 /OUTPUT 1 "green_on";
L_000001b3ef7dc150 .functor BUFZ 1, v000001b3ef8478a0_0, C4<0>, C4<0>, C4<0>;
L_000001b3ef7dc620 .functor BUFZ 1, v000001b3ef847940_0, C4<0>, C4<0>, C4<0>;
L_000001b3ef7dc1c0 .functor BUFZ 1, v000001b3ef847620_0, C4<0>, C4<0>, C4<0>;
v000001b3ef847440_0 .net "clear", 0 0, v000001b3ef7e4060_0;  1 drivers
o000001b3ef7f62c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b3ef847e40_0 .net "clk", 0 0, o000001b3ef7f62c8;  0 drivers
v000001b3ef847c60_0 .net "clk_count_eq_10", 0 0, L_000001b3ef848db0;  1 drivers
v000001b3ef847ee0_0 .net "clk_count_eq_3", 0 0, L_000001b3ef8492b0;  1 drivers
v000001b3ef847f80_0 .net "clk_count_eq_5", 0 0, L_000001b3ef849850;  1 drivers
v000001b3ef847080_0 .net "count", 3 0, v000001b3ef8473a0_0;  1 drivers
v000001b3ef847120_0 .net "green_en", 0 0, v000001b3ef847620_0;  1 drivers
v000001b3ef847260_0 .net "green_on", 0 0, L_000001b3ef7dc1c0;  1 drivers
v000001b3ef8474e0_0 .net "increament", 0 0, v000001b3ef8471c0_0;  1 drivers
v000001b3ef848770_0 .net "red_en", 0 0, v000001b3ef8478a0_0;  1 drivers
v000001b3ef8483b0_0 .net "red_on", 0 0, L_000001b3ef7dc150;  1 drivers
o000001b3ef7f63e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b3ef8493f0_0 .net "reset_n", 0 0, o000001b3ef7f63e8;  0 drivers
o000001b3ef7f6418 .functor BUFZ 1, C4<z>; HiZ drive
v000001b3ef849670_0 .net "start", 0 0, o000001b3ef7f6418;  0 drivers
v000001b3ef849030_0 .net "yellow_en", 0 0, v000001b3ef847940_0;  1 drivers
v000001b3ef848b30_0 .net "yellow_on", 0 0, L_000001b3ef7dc620;  1 drivers
S_000001b3ef7efe80 .scope module, "COMPARE10" "cmprtr" 2 35, 3 1 0, S_000001b3ef7efcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "value1";
    .port_info 1 /INPUT 4 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_000001b3ef7d5a20 .param/l "BIT_LENGTH" 0 3 1, +C4<00000000000000000000000000000100>;
v000001b3ef79be10_0 .net "is_equal", 0 0, L_000001b3ef848db0;  alias, 1 drivers
v000001b3ef7f0010_0 .net "value1", 3 0, v000001b3ef8473a0_0;  alias, 1 drivers
L_000001b3ef84a0e8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v000001b3ef7f00b0_0 .net "value2", 3 0, L_000001b3ef84a0e8;  1 drivers
L_000001b3ef848db0 .cmp/eq 4, v000001b3ef8473a0_0, L_000001b3ef84a0e8;
S_000001b3ef79d3e0 .scope module, "COMPARE3" "cmprtr" 2 23, 3 1 0, S_000001b3ef7efcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "value1";
    .port_info 1 /INPUT 4 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_000001b3ef7d5ee0 .param/l "BIT_LENGTH" 0 3 1, +C4<00000000000000000000000000000100>;
v000001b3ef79d570_0 .net "is_equal", 0 0, L_000001b3ef8492b0;  alias, 1 drivers
v000001b3ef79d610_0 .net "value1", 3 0, v000001b3ef8473a0_0;  alias, 1 drivers
L_000001b3ef84a058 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001b3ef79d6b0_0 .net "value2", 3 0, L_000001b3ef84a058;  1 drivers
L_000001b3ef8492b0 .cmp/eq 4, v000001b3ef8473a0_0, L_000001b3ef84a058;
S_000001b3ef796180 .scope module, "COMPARE5" "cmprtr" 2 29, 3 1 0, S_000001b3ef7efcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "value1";
    .port_info 1 /INPUT 4 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_000001b3ef7d5f60 .param/l "BIT_LENGTH" 0 3 1, +C4<00000000000000000000000000000100>;
v000001b3ef79d750_0 .net "is_equal", 0 0, L_000001b3ef849850;  alias, 1 drivers
v000001b3ef796310_0 .net "value1", 3 0, v000001b3ef8473a0_0;  alias, 1 drivers
L_000001b3ef84a0a0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001b3ef7963b0_0 .net "value2", 3 0, L_000001b3ef84a0a0;  1 drivers
L_000001b3ef849850 .cmp/eq 4, v000001b3ef8473a0_0, L_000001b3ef84a0a0;
S_000001b3ef796450 .scope module, "CONTROL" "controller" 2 41, 4 1 0, S_000001b3ef7efcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clk_count_eq_3";
    .port_info 4 /INPUT 1 "clk_count_eq_5";
    .port_info 5 /INPUT 1 "clk_count_eq_10";
    .port_info 6 /OUTPUT 1 "clear";
    .port_info 7 /OUTPUT 1 "increament";
    .port_info 8 /OUTPUT 1 "red_en";
    .port_info 9 /OUTPUT 1 "green_en";
    .port_info 10 /OUTPUT 1 "yellow_en";
P_000001b3ef7e3b90 .param/l "GREEN" 0 4 18, C4<11>;
P_000001b3ef7e3bc8 .param/l "IDLE" 0 4 15, C4<00>;
P_000001b3ef7e3c00 .param/l "RED" 0 4 16, C4<01>;
P_000001b3ef7e3c38 .param/l "YELLOW" 0 4 17, C4<10>;
v000001b3ef7e4060_0 .var "clear", 0 0;
v000001b3ef7e4100_0 .net "clk", 0 0, o000001b3ef7f62c8;  alias, 0 drivers
v000001b3ef847d00_0 .net "clk_count_eq_10", 0 0, L_000001b3ef848db0;  alias, 1 drivers
v000001b3ef847300_0 .net "clk_count_eq_3", 0 0, L_000001b3ef8492b0;  alias, 1 drivers
v000001b3ef8476c0_0 .net "clk_count_eq_5", 0 0, L_000001b3ef849850;  alias, 1 drivers
v000001b3ef847620_0 .var "green_en", 0 0;
v000001b3ef8471c0_0 .var "increament", 0 0;
v000001b3ef847a80_0 .var "next_state", 1 0;
v000001b3ef847800_0 .var "present_state", 1 0;
v000001b3ef8478a0_0 .var "red_en", 0 0;
v000001b3ef847760_0 .net "reset_n", 0 0, o000001b3ef7f63e8;  alias, 0 drivers
v000001b3ef847b20_0 .net "start", 0 0, o000001b3ef7f6418;  alias, 0 drivers
v000001b3ef847940_0 .var "yellow_en", 0 0;
E_000001b3ef7d6220/0 .event negedge, v000001b3ef847760_0;
E_000001b3ef7d6220/1 .event posedge, v000001b3ef7e4100_0;
E_000001b3ef7d6220 .event/or E_000001b3ef7d6220/0, E_000001b3ef7d6220/1;
E_000001b3ef7d5b20/0 .event anyedge, v000001b3ef847800_0, v000001b3ef847b20_0, v000001b3ef79d570_0, v000001b3ef79d750_0;
E_000001b3ef7d5b20/1 .event anyedge, v000001b3ef79be10_0;
E_000001b3ef7d5b20 .event/or E_000001b3ef7d5b20/0, E_000001b3ef7d5b20/1;
S_000001b3ef7e3d40 .scope begin, "NSL" "NSL" 4 21, 4 21 0, S_000001b3ef796450;
 .timescale 0 0;
S_000001b3ef7e3ed0 .scope begin, "OL" "OL" 4 30, 4 30 0, S_000001b3ef796450;
 .timescale 0 0;
S_000001b3ef7e41a0 .scope module, "COUNTER" "counter" 2 15, 5 1 0, S_000001b3ef7efcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 4 "count";
P_000001b3ef7d6420 .param/l "BIT_LENGTH" 0 5 1, +C4<00000000000000000000000000000100>;
v000001b3ef8479e0_0 .net "clear", 0 0, v000001b3ef7e4060_0;  alias, 1 drivers
v000001b3ef847da0_0 .net "clk", 0 0, o000001b3ef7f62c8;  alias, 0 drivers
v000001b3ef8473a0_0 .var "count", 3 0;
v000001b3ef847bc0_0 .net "increament", 0 0, v000001b3ef8471c0_0;  alias, 1 drivers
v000001b3ef847580_0 .net "reset_n", 0 0, o000001b3ef7f63e8;  alias, 0 drivers
    .scope S_000001b3ef7e41a0;
T_0 ;
    %wait E_000001b3ef7d6220;
    %load/vec4 v000001b3ef847580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b3ef8473a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b3ef8479e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v000001b3ef8473a0_0;
    %load/vec4 v000001b3ef847bc0_0;
    %pad/u 4;
    %add;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v000001b3ef8473a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b3ef796450;
T_1 ;
    %wait E_000001b3ef7d5b20;
    %fork t_1, S_000001b3ef7e3d40;
    %jmp t_0;
    .scope S_000001b3ef7e3d40;
t_1 ;
    %load/vec4 v000001b3ef847800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v000001b3ef847b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v000001b3ef847a80_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v000001b3ef847300_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v000001b3ef847a80_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v000001b3ef8476c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v000001b3ef847a80_0, 0, 2;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v000001b3ef847d00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.12, 8;
T_1.11 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.12, 8;
 ; End of false expr.
    %blend;
T_1.12;
    %store/vec4 v000001b3ef847a80_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b3ef796450;
t_0 %join;
    %fork t_3, S_000001b3ef7e3ed0;
    %jmp t_2;
    .scope S_000001b3ef7e3ed0;
t_3 ;
    %load/vec4 v000001b3ef847800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.13 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001b3ef847940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3ef847620_0, 0, 1;
    %store/vec4 v000001b3ef8478a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3ef7e4060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3ef8471c0_0, 0, 1;
    %jmp T_1.17;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001b3ef847940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3ef847620_0, 0, 1;
    %store/vec4 v000001b3ef8478a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3ef7e4060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3ef8471c0_0, 0, 1;
    %jmp T_1.17;
T_1.15 ;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001b3ef847940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3ef847620_0, 0, 1;
    %store/vec4 v000001b3ef8478a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3ef7e4060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3ef8471c0_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %store/vec4 v000001b3ef847940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b3ef847620_0, 0, 1;
    %store/vec4 v000001b3ef8478a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b3ef7e4060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b3ef8471c0_0, 0, 1;
    %jmp T_1.17;
T_1.17 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b3ef796450;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b3ef796450;
T_2 ;
    %wait E_000001b3ef7d6220;
    %load/vec4 v000001b3ef847760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b3ef847800_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b3ef847a80_0;
    %assign/vec4 v000001b3ef847800_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\source\top.v";
    "././source/comparator.v";
    "././source/controller.v";
    "././source/counter.v";
