# Testbench Files

FPGA verification testbenches.

## Testbench List

| Testbench | Description | Status |
|-----------|-------------|--------|
| `tb_spi_top.sv` | SPI interface verification | Pending |
| `tb_bias_mux.sv` | Bias mux control verification | Pending |
| `tb_timing_gen.sv` | Timing generator verification | Pending |
| `tb_dummy_scan.sv` | Dummy scan verification | Pending |
| `tb_top.sv` | Top-level integration | Pending |

## Status

*Testbenches to be developed*
