Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/uart_tx.vhd" in Library work.
Architecture behavioral of Entity uart_tx is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/uart_rx.vhd" in Library work.
Architecture behavioral of Entity uart_rx is up to date.
Compiling vhdl file "C:/Programas_Lab_E6/UART_TX_RX/TOP.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TOP> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_tx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <behavioral>) with generics.
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TOP> in library <work> (Architecture <behavioral>).
Entity <TOP> analyzed. Unit <TOP> generated.

Analyzing generic Entity <uart_tx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
Entity <uart_tx> analyzed. Unit <uart_tx> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <behavioral>).
	BaudRate = 115200
	Bits_data = 8
	HZ_reloj = 12000000
	tiempo_bit = 104
	tiempo_mbit = 52
Entity <uart_rx> analyzed. Unit <uart_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_tx>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/uart_tx.vhd".
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <IO_P1>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$addsub0000>.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 49.
    Found 3-bit comparator less for signal <estado$cmp_lt0001> created at line 63.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 64.
    Found 8-bit register for signal <puente>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <uart_tx> synthesized.


Synthesizing Unit <uart_rx>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/uart_rx.vhd".
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <LED>.
    Found 7-bit register for signal <conteo>.
    Found 7-bit adder for signal <conteo$share0000> created at line 38.
    Found 7-bit comparator less for signal <estado$cmp_lt0000> created at line 52.
    Found 7-bit comparator less for signal <estado$cmp_lt0001> created at line 64.
    Found 3-bit comparator less for signal <estado$cmp_lt0002> created at line 70.
    Found 3-bit register for signal <indice>.
    Found 3-bit adder for signal <indice$addsub0000> created at line 71.
    Found 8-bit register for signal <info>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  26 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <TOP>.
    Related source file is "C:/Programas_Lab_E6/UART_TX_RX/TOP.vhd".
Unit <TOP> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 7-bit adder                                           : 2
# Registers                                            : 15
 1-bit register                                        : 9
 3-bit register                                        : 2
 7-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 5
 3-bit comparator less                                 : 2
 7-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <Inst_uart_rx/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_uart_tx/estado/FSM> on signal <estado[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 data  | 11
 start | 01
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 2
 7-bit adder                                           : 2
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 5
 3-bit comparator less                                 : 2
 7-bit comparator less                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TOP> ...

Optimizing unit <uart_tx> ...

Optimizing unit <uart_rx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 8.
FlipFlop Inst_uart_rx/estado_FSM_FFd1 has been replicated 1 time(s)
FlipFlop Inst_uart_rx/estado_FSM_FFd2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TOP.ngr
Top Level Output File Name         : TOP
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 122
#      INV                         : 2
#      LUT2                        : 20
#      LUT2_L                      : 1
#      LUT3                        : 10
#      LUT3_D                      : 4
#      LUT3_L                      : 2
#      LUT4                        : 63
#      LUT4_D                      : 6
#      LUT4_L                      : 14
# FlipFlops/Latches                : 51
#      FD                          : 22
#      FDE                         : 16
#      FDR                         : 1
#      FDS                         : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 11
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       63  out of    704     8%  
 Number of Slice Flip Flops:             51  out of   1408     3%  
 Number of 4 input LUTs:                122  out of   1408     8%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    108    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.107ns (Maximum Frequency: 195.821MHz)
   Minimum input arrival time before clock: 5.692ns
   Maximum output required time after clock: 5.248ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.107ns (frequency: 195.821MHz)
  Total number of paths / destination ports: 841 / 72
-------------------------------------------------------------------------
Delay:               5.107ns (Levels of Logic = 4)
  Source:            Inst_uart_rx/conteo_2 (FF)
  Destination:       Inst_uart_rx/conteo_6 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Inst_uart_rx/conteo_2 to Inst_uart_rx/conteo_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.495   0.646  Inst_uart_rx/conteo_2 (Inst_uart_rx/conteo_2)
     LUT4_D:I0->LO         1   0.561   0.102  Inst_uart_rx/estado_cmp_lt00011_SW0 (N106)
     LUT4:I3->O           14   0.561   0.852  Inst_uart_rx/estado_cmp_lt00011 (Inst_uart_rx/estado_cmp_lt0001)
     LUT4_D:I3->O          6   0.561   0.571  Inst_uart_rx/conteo_mux0000<0>21 (Inst_uart_rx/N3)
     LUT4:I3->O            1   0.561   0.000  Inst_uart_rx/conteo_mux0000<0>3 (Inst_uart_rx/conteo_mux0000<0>)
     FD:D                      0.197          Inst_uart_rx/conteo_0
    ----------------------------------------
    Total                      5.107ns (2.936ns logic, 2.171ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 79 / 47
-------------------------------------------------------------------------
Offset:              5.692ns (Levels of Logic = 5)
  Source:            SALIDA_P2 (PAD)
  Destination:       Inst_uart_rx/conteo_6 (FF)
  Destination Clock: CLK rising

  Data Path: SALIDA_P2 to Inst_uart_rx/conteo_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.824   1.172  SALIDA_P2_IBUF (SALIDA_P2_IBUF)
     LUT4_L:I0->LO         1   0.561   0.123  Inst_uart_rx/estado_cmp_lt00011_SW1 (N57)
     LUT4:I2->O            6   0.561   0.571  Inst_uart_rx/info_1_mux0000110 (Inst_uart_rx/N4)
     LUT4_D:I3->O          5   0.561   0.561  Inst_uart_rx/conteo_mux0000<0>1 (Inst_uart_rx/N01)
     LUT4:I2->O            1   0.561   0.000  Inst_uart_rx/conteo_mux0000<5>1 (Inst_uart_rx/conteo_mux0000<5>)
     FD:D                      0.197          Inst_uart_rx/conteo_5
    ----------------------------------------
    Total                      5.692ns (3.265ns logic, 2.427ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 1)
  Source:            Inst_uart_tx/IO_P1 (FF)
  Destination:       SALIDA_P1 (PAD)
  Source Clock:      CLK rising

  Data Path: Inst_uart_tx/IO_P1 to SALIDA_P1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.495   0.357  Inst_uart_tx/IO_P1 (Inst_uart_tx/IO_P1)
     OBUF:I->O                 4.396          SALIDA_P1_OBUF (SALIDA_P1)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.86 secs
 
--> 

Total memory usage is 4513324 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

