phy	,	V_1
pistachio_usb_phy	,	V_2
ENOMEM	,	V_35
"Failed to create PHY: %ld\n"	,	L_12
pistachio_usb_phy_power_on	,	F_1
phy_get_drvdata	,	F_2
USB_PHY_CONTROL1_FSEL_MASK	,	V_20
phy_provider	,	V_32
pdev	,	V_31
dev	,	V_9
time_before	,	F_9
USB_PHY_STATUS_VBUS_FAULT	,	V_25
pistachio_usb_phy_ops	,	V_37
"Failed to get usb_phy clock: %ld\n"	,	L_9
USB_PHY_STATUS_RX_PHY_CLK	,	V_27
"img,refclk"	,	L_10
"Failed to get CR_TOP registers: %ld\n"	,	L_7
ret	,	V_7
USB_PHY_STRAP_CONTROL	,	V_11
ARRAY_SIZE	,	F_7
val	,	V_23
regmap_read	,	F_10
"usb_phy"	,	L_8
EIO	,	V_26
PTR_ERR	,	F_19
devm_of_phy_provider_register	,	F_24
clk_get_rate	,	F_6
ETIMEDOUT	,	V_29
"VBUS fault detected\n"	,	L_4
of_phy_simple_xlate	,	V_38
of_node	,	V_36
GFP_KERNEL	,	V_34
USB_PHY_STRAP_CONTROL_REFCLK_MASK	,	V_12
"Failed to register PHY provider: %ld\n"	,	L_13
platform_set_drvdata	,	F_16
devm_kzalloc	,	F_15
syscon_regmap_lookup_by_phandle	,	F_17
"Timed out waiting for PHY to power on\n"	,	L_5
pistachio_usb_phy_probe	,	F_14
usleep_range	,	F_11
timeout	,	V_4
dev_err	,	F_4
msecs_to_jiffies	,	F_8
of_property_read_u32	,	F_21
USB_PHY_STRAP_CONTROL_REFCLK_SHIFT	,	V_13
USB_PHY_CONTROL1	,	V_19
rate	,	V_5
provider	,	V_33
"No reference clock selector specified\n"	,	L_11
phy_set_drvdata	,	F_23
clk_prepare_enable	,	F_3
USB_PHY_STATUS	,	V_24
"Unsupported clock rate: %lu\n"	,	L_3
phy_clk	,	V_8
"Failed to enable PHY clock: %d\n"	,	L_1
REFCLK_XO_CRYSTAL	,	V_15
devm_clk_get	,	F_20
disable_clk	,	V_17
p_phy	,	V_3
cr_top	,	V_10
fsel_rate_map	,	V_18
refclk	,	V_14
"img,cr-top"	,	L_6
i	,	V_6
clk_disable_unprepare	,	F_12
devm_phy_create	,	F_22
regmap_update_bits	,	F_5
EINVAL	,	V_16
USB_PHY_CONTROL1_FSEL_SHIFT	,	V_21
pistachio_usb_phy_power_off	,	F_13
jiffies	,	V_22
USB_PHY_STATUS_RX_UTMI_CLK	,	V_28
"Unsupported rate for XO crystal: %ld\n"	,	L_2
platform_device	,	V_30
IS_ERR	,	F_18
