{"vcs1":{"timestamp_begin":1747650798.677792009, "rt":10.04, "ut":10.33, "st":0.59}}
{"vcselab":{"timestamp_begin":1747650808.794167608, "rt":0.43, "ut":0.29, "st":0.13}}
{"link":{"timestamp_begin":1747650809.279185485, "rt":0.48, "ut":0.20, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747650798.081509812}
{"VCS_COMP_START_TIME": 1747650798.081509812}
{"VCS_COMP_END_TIME": 1747650809.887695668}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487688}}
{"vcselab": {"peak_mem": 183888}}
