#Ports related to the System
#DDR4 C1 PINS
set_property PACKAGE_PIN E33      [get_ports "*c0_ddr4_act_n"] ;
set_property PACKAGE_PIN C30      [get_ports "*c0_ddr4_adr[0]"] ;
set_property PACKAGE_PIN A31      [get_ports "*c0_ddr4_adr[10]"] ;
set_property PACKAGE_PIN A33      [get_ports "*c0_ddr4_adr[11]"] ;
set_property PACKAGE_PIN F29      [get_ports "*c0_ddr4_adr[12]"] ;
set_property PACKAGE_PIN B32      [get_ports "*c0_ddr4_adr[13]"] ;
set_property PACKAGE_PIN D29      [get_ports "*c0_ddr4_adr[14]"] ;
set_property PACKAGE_PIN B31      [get_ports "*c0_ddr4_adr[15]"] ;
set_property PACKAGE_PIN B33      [get_ports "*c0_ddr4_adr[16]"] ;
set_property PACKAGE_PIN D32      [get_ports "*c0_ddr4_adr[1]"] ;
set_property PACKAGE_PIN B30      [get_ports "*c0_ddr4_adr[2]"] ;
set_property PACKAGE_PIN C33      [get_ports "*c0_ddr4_adr[3]"] ;
set_property PACKAGE_PIN E32      [get_ports "*c0_ddr4_adr[4]"] ;
set_property PACKAGE_PIN A29      [get_ports "*c0_ddr4_adr[5]"] ;
set_property PACKAGE_PIN C29      [get_ports "*c0_ddr4_adr[6]"] ;
set_property PACKAGE_PIN E29      [get_ports "*c0_ddr4_adr[7]"] ;
set_property PACKAGE_PIN A30      [get_ports "*c0_ddr4_adr[8]"] ;
set_property PACKAGE_PIN C32      [get_ports "*c0_ddr4_adr[9]"] ;
set_property PACKAGE_PIN G30      [get_ports "*c0_ddr4_ba[0]"] ;
set_property PACKAGE_PIN F30      [get_ports "*c0_ddr4_ba[1]"] ;
set_property PACKAGE_PIN F33      [get_ports "*c0_ddr4_bg"] ;
set_property PACKAGE_PIN D31      [get_ports "*c0_ddr4_ck_c"] ;
set_property PACKAGE_PIN E31      [get_ports "*c0_ddr4_ck_t"] ;
set_property PACKAGE_PIN K29      [get_ports "*c0_ddr4_cke"] ;
set_property PACKAGE_PIN D30      [get_ports "*c0_ddr4_cs_n"] ;
set_property PACKAGE_PIN J39      [get_ports "*c0_ddr4_dm_dbi_n[0]"] ;
set_property PACKAGE_PIN F34      [get_ports "*c0_ddr4_dm_dbi_n[1]"] ;
set_property PACKAGE_PIN E39      [get_ports "*c0_ddr4_dm_dbi_n[2]"] ;
set_property PACKAGE_PIN D37      [get_ports "*c0_ddr4_dm_dbi_n[3]"] ;
set_property PACKAGE_PIN T26      [get_ports "*c0_ddr4_dm_dbi_n[4]"] ;
set_property PACKAGE_PIN M27      [get_ports "*c0_ddr4_dm_dbi_n[5]"] ;
set_property PACKAGE_PIN G26      [get_ports "*c0_ddr4_dm_dbi_n[6]"] ;
set_property PACKAGE_PIN D27      [get_ports "*c0_ddr4_dm_dbi_n[7]"] ;
set_property PACKAGE_PIN R28      [get_ports "*c0_ddr4_dm_dbi_n[8]"] ;
set_property PACKAGE_PIN K31      [get_ports "*c0_ddr4_dm_dbi_n[9]"] ;
set_property PACKAGE_PIN J37      [get_ports "*c0_ddr4_dq[0]"] ;
set_property PACKAGE_PIN F35      [get_ports "*c0_ddr4_dq[10]"] ;
set_property PACKAGE_PIN J35      [get_ports "*c0_ddr4_dq[11]"] ;
set_property PACKAGE_PIN G37      [get_ports "*c0_ddr4_dq[12]"] ;
set_property PACKAGE_PIN H35      [get_ports "*c0_ddr4_dq[13]"] ;
set_property PACKAGE_PIN G36      [get_ports "*c0_ddr4_dq[14]"] ;
set_property PACKAGE_PIN H37      [get_ports "*c0_ddr4_dq[15]"] ;
set_property PACKAGE_PIN C39      [get_ports "*c0_ddr4_dq[16]"] ;
set_property PACKAGE_PIN A38      [get_ports "*c0_ddr4_dq[17]"] ;
set_property PACKAGE_PIN B40      [get_ports "*c0_ddr4_dq[18]"] ;
set_property PACKAGE_PIN D40      [get_ports "*c0_ddr4_dq[19]"] ;
set_property PACKAGE_PIN H40      [get_ports "*c0_ddr4_dq[1]"] ;
set_property PACKAGE_PIN E38      [get_ports "*c0_ddr4_dq[20]"] ;
set_property PACKAGE_PIN B38      [get_ports "*c0_ddr4_dq[21]"] ;
set_property PACKAGE_PIN E37      [get_ports "*c0_ddr4_dq[22]"] ;
set_property PACKAGE_PIN C40      [get_ports "*c0_ddr4_dq[23]"] ;
set_property PACKAGE_PIN C34      [get_ports "*c0_ddr4_dq[24]"] ;
set_property PACKAGE_PIN A34      [get_ports "*c0_ddr4_dq[25]"] ;
set_property PACKAGE_PIN D34      [get_ports "*c0_ddr4_dq[26]"] ;
set_property PACKAGE_PIN A35      [get_ports "*c0_ddr4_dq[27]"] ;
set_property PACKAGE_PIN A36      [get_ports "*c0_ddr4_dq[28]"] ;
set_property PACKAGE_PIN C35      [get_ports "*c0_ddr4_dq[29]"] ;
set_property PACKAGE_PIN F38      [get_ports "*c0_ddr4_dq[2]"] ;
set_property PACKAGE_PIN B35      [get_ports "*c0_ddr4_dq[30]"] ;
set_property PACKAGE_PIN D35      [get_ports "*c0_ddr4_dq[31]"] ;
set_property PACKAGE_PIN N27      [get_ports "*c0_ddr4_dq[32]"] ;
set_property PACKAGE_PIN R27      [get_ports "*c0_ddr4_dq[33]"] ;
set_property PACKAGE_PIN N24      [get_ports "*c0_ddr4_dq[34]"] ;
set_property PACKAGE_PIN R24      [get_ports "*c0_ddr4_dq[35]"] ;
set_property PACKAGE_PIN P24      [get_ports "*c0_ddr4_dq[36]"] ;
set_property PACKAGE_PIN P26      [get_ports "*c0_ddr4_dq[37]"] ;
set_property PACKAGE_PIN P27      [get_ports "*c0_ddr4_dq[38]"] ;
set_property PACKAGE_PIN T24      [get_ports "*c0_ddr4_dq[39]"] ;
set_property PACKAGE_PIN H39      [get_ports "*c0_ddr4_dq[3]"] ;
set_property PACKAGE_PIN K27      [get_ports "*c0_ddr4_dq[40]"] ;
set_property PACKAGE_PIN L26      [get_ports "*c0_ddr4_dq[41]"] ;
set_property PACKAGE_PIN J27      [get_ports "*c0_ddr4_dq[42]"] ;
set_property PACKAGE_PIN K28      [get_ports "*c0_ddr4_dq[43]"] ;
set_property PACKAGE_PIN K26      [get_ports "*c0_ddr4_dq[44]"] ;
set_property PACKAGE_PIN M25      [get_ports "*c0_ddr4_dq[45]"] ;
set_property PACKAGE_PIN J26      [get_ports "*c0_ddr4_dq[46]"] ;
set_property PACKAGE_PIN L28      [get_ports "*c0_ddr4_dq[47]"] ;
set_property PACKAGE_PIN E27      [get_ports "*c0_ddr4_dq[48]"] ;
set_property PACKAGE_PIN E28      [get_ports "*c0_ddr4_dq[49]"] ;
set_property PACKAGE_PIN K37      [get_ports "*c0_ddr4_dq[4]"] ;
set_property PACKAGE_PIN E26      [get_ports "*c0_ddr4_dq[50]"] ;
set_property PACKAGE_PIN H27      [get_ports "*c0_ddr4_dq[51]"] ;
set_property PACKAGE_PIN F25      [get_ports "*c0_ddr4_dq[52]"] ;
set_property PACKAGE_PIN F28      [get_ports "*c0_ddr4_dq[53]"] ;
set_property PACKAGE_PIN G25      [get_ports "*c0_ddr4_dq[54]"] ;
set_property PACKAGE_PIN G27      [get_ports "*c0_ddr4_dq[55]"] ;
set_property PACKAGE_PIN B28      [get_ports "*c0_ddr4_dq[56]"] ;
set_property PACKAGE_PIN A28      [get_ports "*c0_ddr4_dq[57]"] ;
set_property PACKAGE_PIN B25      [get_ports "*c0_ddr4_dq[58]"] ;
set_property PACKAGE_PIN B27      [get_ports "*c0_ddr4_dq[59]"] ;
set_property PACKAGE_PIN G40      [get_ports "*c0_ddr4_dq[5]"] ;
set_property PACKAGE_PIN D25      [get_ports "*c0_ddr4_dq[60]"] ;
set_property PACKAGE_PIN C27      [get_ports "*c0_ddr4_dq[61]"] ;
set_property PACKAGE_PIN C25      [get_ports "*c0_ddr4_dq[62]"] ;
set_property PACKAGE_PIN D26      [get_ports "*c0_ddr4_dq[63]"] ;
set_property PACKAGE_PIN N29      [get_ports "*c0_ddr4_dq[64]"] ;
set_property PACKAGE_PIN M31      [get_ports "*c0_ddr4_dq[65]"] ;
set_property PACKAGE_PIN P29      [get_ports "*c0_ddr4_dq[66]"] ;
set_property PACKAGE_PIN L29      [get_ports "*c0_ddr4_dq[67]"] ;
set_property PACKAGE_PIN P30      [get_ports "*c0_ddr4_dq[68]"] ;
set_property PACKAGE_PIN N28      [get_ports "*c0_ddr4_dq[69]"] ;
set_property PACKAGE_PIN F39      [get_ports "*c0_ddr4_dq[6]"] ;
set_property PACKAGE_PIN L31      [get_ports "*c0_ddr4_dq[70]"] ;
set_property PACKAGE_PIN L30      [get_ports "*c0_ddr4_dq[71]"] ;
set_property PACKAGE_PIN H30      [get_ports "*c0_ddr4_dq[72]"] ;
set_property PACKAGE_PIN J32      [get_ports "*c0_ddr4_dq[73]"] ;
set_property PACKAGE_PIN H29      [get_ports "*c0_ddr4_dq[74]"] ;
set_property PACKAGE_PIN H32      [get_ports "*c0_ddr4_dq[75]"] ;
set_property PACKAGE_PIN J29      [get_ports "*c0_ddr4_dq[76]"] ;
set_property PACKAGE_PIN K32      [get_ports "*c0_ddr4_dq[77]"] ;
set_property PACKAGE_PIN J30      [get_ports "*c0_ddr4_dq[78]"] ;
set_property PACKAGE_PIN G32      [get_ports "*c0_ddr4_dq[79]"] ;
set_property PACKAGE_PIN F40      [get_ports "*c0_ddr4_dq[7]"] ;
set_property PACKAGE_PIN F36      [get_ports "*c0_ddr4_dq[8]"] ;
set_property PACKAGE_PIN J36      [get_ports "*c0_ddr4_dq[9]"] ;
set_property PACKAGE_PIN G38      [get_ports "*c0_ddr4_dqs_c[0]"] ;
set_property PACKAGE_PIN G35      [get_ports "*c0_ddr4_dqs_c[1]"] ;
set_property PACKAGE_PIN A40      [get_ports "*c0_ddr4_dqs_c[2]"] ;
set_property PACKAGE_PIN B37      [get_ports "*c0_ddr4_dqs_c[3]"] ;
set_property PACKAGE_PIN N25      [get_ports "*c0_ddr4_dqs_c[4]"] ;
set_property PACKAGE_PIN L25      [get_ports "*c0_ddr4_dqs_c[5]"] ;
set_property PACKAGE_PIN G28      [get_ports "*c0_ddr4_dqs_c[6]"] ;
set_property PACKAGE_PIN A26      [get_ports "*c0_ddr4_dqs_c[7]"] ;
set_property PACKAGE_PIN M30      [get_ports "*c0_ddr4_dqs_c[8]"] ;
set_property PACKAGE_PIN G33      [get_ports "*c0_ddr4_dqs_c[9]"] ;
set_property PACKAGE_PIN H38      [get_ports "*c0_ddr4_dqs_t[0]"] ;
set_property PACKAGE_PIN H34      [get_ports "*c0_ddr4_dqs_t[1]"] ;
set_property PACKAGE_PIN A39      [get_ports "*c0_ddr4_dqs_t[2]"] ;
set_property PACKAGE_PIN B36      [get_ports "*c0_ddr4_dqs_t[3]"] ;
set_property PACKAGE_PIN P25      [get_ports "*c0_ddr4_dqs_t[4]"] ;
set_property PACKAGE_PIN L24      [get_ports "*c0_ddr4_dqs_t[5]"] ;
set_property PACKAGE_PIN H28      [get_ports "*c0_ddr4_dqs_t[6]"] ;
set_property PACKAGE_PIN B26      [get_ports "*c0_ddr4_dqs_t[7]"] ;
set_property PACKAGE_PIN N30      [get_ports "*c0_ddr4_dqs_t[8]"] ;
set_property PACKAGE_PIN H33      [get_ports "*c0_ddr4_dqs_t[9]"] ;
set_property PACKAGE_PIN J31      [get_ports "*c0_ddr4_odt"] ;
set_property PACKAGE_PIN M28      [get_ports "*c0_ddr4_reset_n"] ;

# DDR4 C2 PINS
set_property PACKAGE_PIN AW28     [get_ports "*c1_ddr4_act_n"] ;
set_property PACKAGE_PIN AM27     [get_ports "*c1_ddr4_adr[0]"] ;
set_property PACKAGE_PIN AP26     [get_ports "*c1_ddr4_adr[10]"] ;
set_property PACKAGE_PIN AN28     [get_ports "*c1_ddr4_adr[11]"] ;
set_property PACKAGE_PIN AR27     [get_ports "*c1_ddr4_adr[12]"] ;
set_property PACKAGE_PIN AP28     [get_ports "*c1_ddr4_adr[13]"] ;
set_property PACKAGE_PIN AL27     [get_ports "*c1_ddr4_adr[14]"] ;
set_property PACKAGE_PIN AP27     [get_ports "*c1_ddr4_adr[15]"] ;
set_property PACKAGE_PIN AM28     [get_ports "*c1_ddr4_adr[16]"] ;
set_property PACKAGE_PIN AT25     [get_ports "*c1_ddr4_adr[1]"] ;
set_property PACKAGE_PIN AN25     [get_ports "*c1_ddr4_adr[2]"] ;
set_property PACKAGE_PIN AN26     [get_ports "*c1_ddr4_adr[3]"] ;
set_property PACKAGE_PIN AR25     [get_ports "*c1_ddr4_adr[4]"] ;
set_property PACKAGE_PIN AU28     [get_ports "*c1_ddr4_adr[5]"] ;
set_property PACKAGE_PIN AU27     [get_ports "*c1_ddr4_adr[6]"] ;
set_property PACKAGE_PIN AR28     [get_ports "*c1_ddr4_adr[7]"] ;
set_property PACKAGE_PIN AP25     [get_ports "*c1_ddr4_adr[8]"] ;
set_property PACKAGE_PIN AM26     [get_ports "*c1_ddr4_adr[9]"] ;
set_property PACKAGE_PIN AU26     [get_ports "*c1_ddr4_ba[0]"] ;
set_property PACKAGE_PIN AV26     [get_ports "*c1_ddr4_ba[1]"] ;
set_property PACKAGE_PIN AV28     [get_ports "*c1_ddr4_bg"] ;
set_property PACKAGE_PIN AT27     [get_ports "*c1_ddr4_ck_c"] ;
set_property PACKAGE_PIN AT26     [get_ports "*c1_ddr4_ck_t"] ;
set_property PACKAGE_PIN AY29     [get_ports "*c1_ddr4_cke"] ;
set_property PACKAGE_PIN AW26     [get_ports "*c1_ddr4_cs_n"] ;
set_property PACKAGE_PIN BE32     [get_ports "*c1_ddr4_dm_dbi_n[0]"] ;
set_property PACKAGE_PIN BB31     [get_ports "*c1_ddr4_dm_dbi_n[1]"] ;
set_property PACKAGE_PIN AV33     [get_ports "*c1_ddr4_dm_dbi_n[2]"] ;
set_property PACKAGE_PIN AR32     [get_ports "*c1_ddr4_dm_dbi_n[3]"] ;
set_property PACKAGE_PIN BC34     [get_ports "*c1_ddr4_dm_dbi_n[4]"] ;
set_property PACKAGE_PIN BE40     [get_ports "*c1_ddr4_dm_dbi_n[5]"] ;
set_property PACKAGE_PIN AY37     [get_ports "*c1_ddr4_dm_dbi_n[6]"] ;
set_property PACKAGE_PIN AV35     [get_ports "*c1_ddr4_dm_dbi_n[7]"] ;
set_property PACKAGE_PIN BE29     [get_ports "*c1_ddr4_dm_dbi_n[8]"] ;
set_property PACKAGE_PIN BA29     [get_ports "*c1_ddr4_dm_dbi_n[9]"] ;
set_property PACKAGE_PIN BE30     [get_ports "*c1_ddr4_dq[0]"] ;
set_property PACKAGE_PIN BA30     [get_ports "*c1_ddr4_dq[10]"] ;
set_property PACKAGE_PIN AW31     [get_ports "*c1_ddr4_dq[11]"] ;
set_property PACKAGE_PIN AW32     [get_ports "*c1_ddr4_dq[12]"] ;
set_property PACKAGE_PIN BB33     [get_ports "*c1_ddr4_dq[13]"] ;
set_property PACKAGE_PIN AY32     [get_ports "*c1_ddr4_dq[14]"] ;
set_property PACKAGE_PIN BA32     [get_ports "*c1_ddr4_dq[15]"] ;
set_property PACKAGE_PIN AT31     [get_ports "*c1_ddr4_dq[16]"] ;
set_property PACKAGE_PIN AV31     [get_ports "*c1_ddr4_dq[17]"] ;
set_property PACKAGE_PIN AV30     [get_ports "*c1_ddr4_dq[18]"] ;
set_property PACKAGE_PIN AU33     [get_ports "*c1_ddr4_dq[19]"] ;
set_property PACKAGE_PIN BE33     [get_ports "*c1_ddr4_dq[1]"] ;
set_property PACKAGE_PIN AU31     [get_ports "*c1_ddr4_dq[20]"] ;
set_property PACKAGE_PIN AU32     [get_ports "*c1_ddr4_dq[21]"] ;
set_property PACKAGE_PIN AW30     [get_ports "*c1_ddr4_dq[22]"] ;
set_property PACKAGE_PIN AU34     [get_ports "*c1_ddr4_dq[23]"] ;
set_property PACKAGE_PIN AT29     [get_ports "*c1_ddr4_dq[24]"] ;
set_property PACKAGE_PIN AT34     [get_ports "*c1_ddr4_dq[25]"] ;
set_property PACKAGE_PIN AT30     [get_ports "*c1_ddr4_dq[26]"] ;
set_property PACKAGE_PIN AR33     [get_ports "*c1_ddr4_dq[27]"] ;
set_property PACKAGE_PIN AR30     [get_ports "*c1_ddr4_dq[28]"] ;
set_property PACKAGE_PIN AN30     [get_ports "*c1_ddr4_dq[29]"] ;
set_property PACKAGE_PIN BD30     [get_ports "*c1_ddr4_dq[2]"] ;
set_property PACKAGE_PIN AP30     [get_ports "*c1_ddr4_dq[30]"] ;
set_property PACKAGE_PIN AN31     [get_ports "*c1_ddr4_dq[31]"] ;
set_property PACKAGE_PIN BF34     [get_ports "*c1_ddr4_dq[32]"] ;
set_property PACKAGE_PIN BF36     [get_ports "*c1_ddr4_dq[33]"] ;
set_property PACKAGE_PIN BC35     [get_ports "*c1_ddr4_dq[34]"] ;
set_property PACKAGE_PIN BE37     [get_ports "*c1_ddr4_dq[35]"] ;
set_property PACKAGE_PIN BE34     [get_ports "*c1_ddr4_dq[36]"] ;
set_property PACKAGE_PIN BD36     [get_ports "*c1_ddr4_dq[37]"] ;
set_property PACKAGE_PIN BF37     [get_ports "*c1_ddr4_dq[38]"] ;
set_property PACKAGE_PIN BC36     [get_ports "*c1_ddr4_dq[39]"] ;
set_property PACKAGE_PIN BD33     [get_ports "*c1_ddr4_dq[3]"] ;
set_property PACKAGE_PIN BD37     [get_ports "*c1_ddr4_dq[40]"] ;
set_property PACKAGE_PIN BE38     [get_ports "*c1_ddr4_dq[41]"] ;
set_property PACKAGE_PIN BD38     [get_ports "*c1_ddr4_dq[42]"] ;
set_property PACKAGE_PIN BD40     [get_ports "*c1_ddr4_dq[43]"] ;
set_property PACKAGE_PIN BB38     [get_ports "*c1_ddr4_dq[44]"] ;
set_property PACKAGE_PIN BB39     [get_ports "*c1_ddr4_dq[45]"] ;
set_property PACKAGE_PIN BC39     [get_ports "*c1_ddr4_dq[46]"] ;
set_property PACKAGE_PIN BC38     [get_ports "*c1_ddr4_dq[47]"] ;
set_property PACKAGE_PIN AW40     [get_ports "*c1_ddr4_dq[48]"] ;
set_property PACKAGE_PIN BA40     [get_ports "*c1_ddr4_dq[49]"] ;
set_property PACKAGE_PIN BD31     [get_ports "*c1_ddr4_dq[4]"] ;
set_property PACKAGE_PIN AY39     [get_ports "*c1_ddr4_dq[50]"] ;
set_property PACKAGE_PIN AY38     [get_ports "*c1_ddr4_dq[51]"] ;
set_property PACKAGE_PIN AY40     [get_ports "*c1_ddr4_dq[52]"] ;
set_property PACKAGE_PIN BA39     [get_ports "*c1_ddr4_dq[53]"] ;
set_property PACKAGE_PIN BB36     [get_ports "*c1_ddr4_dq[54]"] ;
set_property PACKAGE_PIN BB37     [get_ports "*c1_ddr4_dq[55]"] ;
set_property PACKAGE_PIN AV38     [get_ports "*c1_ddr4_dq[56]"] ;
set_property PACKAGE_PIN AU38     [get_ports "*c1_ddr4_dq[57]"] ;
set_property PACKAGE_PIN AU39     [get_ports "*c1_ddr4_dq[58]"] ;
set_property PACKAGE_PIN AW35     [get_ports "*c1_ddr4_dq[59]"] ;
set_property PACKAGE_PIN BC33     [get_ports "*c1_ddr4_dq[5]"] ;
set_property PACKAGE_PIN AU40     [get_ports "*c1_ddr4_dq[60]"] ;
set_property PACKAGE_PIN AV40     [get_ports "*c1_ddr4_dq[61]"] ;
set_property PACKAGE_PIN AW36     [get_ports "*c1_ddr4_dq[62]"] ;
set_property PACKAGE_PIN AV39     [get_ports "*c1_ddr4_dq[63]"] ;
set_property PACKAGE_PIN BD25     [get_ports "*c1_ddr4_dq[64]"] ;
set_property PACKAGE_PIN BD26     [get_ports "*c1_ddr4_dq[65]"] ;
set_property PACKAGE_PIN BD27     [get_ports "*c1_ddr4_dq[66]"] ;
set_property PACKAGE_PIN BE27     [get_ports "*c1_ddr4_dq[67]"] ;
set_property PACKAGE_PIN BD28     [get_ports "*c1_ddr4_dq[68]"] ;
set_property PACKAGE_PIN BE28     [get_ports "*c1_ddr4_dq[69]"] ;
set_property PACKAGE_PIN BD32     [get_ports "*c1_ddr4_dq[6]"] ;
set_property PACKAGE_PIN BF26     [get_ports "*c1_ddr4_dq[70]"] ;
set_property PACKAGE_PIN BF27     [get_ports "*c1_ddr4_dq[71]"] ;
set_property PACKAGE_PIN AY27     [get_ports "*c1_ddr4_dq[72]"] ;
set_property PACKAGE_PIN BC26     [get_ports "*c1_ddr4_dq[73]"] ;
set_property PACKAGE_PIN BA27     [get_ports "*c1_ddr4_dq[74]"] ;
set_property PACKAGE_PIN BB28     [get_ports "*c1_ddr4_dq[75]"] ;
set_property PACKAGE_PIN AY28     [get_ports "*c1_ddr4_dq[76]"] ;
set_property PACKAGE_PIN BB27     [get_ports "*c1_ddr4_dq[77]"] ;
set_property PACKAGE_PIN BC25     [get_ports "*c1_ddr4_dq[78]"] ;
set_property PACKAGE_PIN BC28     [get_ports "*c1_ddr4_dq[79]"] ;
set_property PACKAGE_PIN BC31     [get_ports "*c1_ddr4_dq[7]"] ;
set_property PACKAGE_PIN BA31     [get_ports "*c1_ddr4_dq[8]"] ;
set_property PACKAGE_PIN AY33     [get_ports "*c1_ddr4_dq[9]"] ;
set_property PACKAGE_PIN BF31     [get_ports "*c1_ddr4_dqs_c[0]"] ;
set_property PACKAGE_PIN BA34     [get_ports "*c1_ddr4_dqs_c[1]"] ;
set_property PACKAGE_PIN AV29     [get_ports "*c1_ddr4_dqs_c[2]"] ;
set_property PACKAGE_PIN AP32     [get_ports "*c1_ddr4_dqs_c[3]"] ;
set_property PACKAGE_PIN BF35     [get_ports "*c1_ddr4_dqs_c[4]"] ;
set_property PACKAGE_PIN BF39     [get_ports "*c1_ddr4_dqs_c[5]"] ;
set_property PACKAGE_PIN BA36     [get_ports "*c1_ddr4_dqs_c[6]"] ;
set_property PACKAGE_PIN AW38     [get_ports "*c1_ddr4_dqs_c[7]"] ;
set_property PACKAGE_PIN BF25     [get_ports "*c1_ddr4_dqs_c[8]"] ;
set_property PACKAGE_PIN BB26     [get_ports "*c1_ddr4_dqs_c[9]"] ;
set_property PACKAGE_PIN BF30     [get_ports "*c1_ddr4_dqs_t[0]"] ;
set_property PACKAGE_PIN AY34     [get_ports "*c1_ddr4_dqs_t[1]"] ;
set_property PACKAGE_PIN AU29     [get_ports "*c1_ddr4_dqs_t[2]"] ;
set_property PACKAGE_PIN AP31     [get_ports "*c1_ddr4_dqs_t[3]"] ;
set_property PACKAGE_PIN BE35     [get_ports "*c1_ddr4_dqs_t[4]"] ;
set_property PACKAGE_PIN BE39     [get_ports "*c1_ddr4_dqs_t[5]"] ;
set_property PACKAGE_PIN BA35     [get_ports "*c1_ddr4_dqs_t[6]"] ;
set_property PACKAGE_PIN AW37     [get_ports "*c1_ddr4_dqs_t[7]"] ;
set_property PACKAGE_PIN BE25     [get_ports "*c1_ddr4_dqs_t[8]"] ;
set_property PACKAGE_PIN BA26     [get_ports "*c1_ddr4_dqs_t[9]"] ;
set_property PACKAGE_PIN BB29     [get_ports "*c1_ddr4_odt"] ;
set_property PACKAGE_PIN BF40     [get_ports "*c1_ddr4_reset_n"] ;

set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins  -hier -filter {NAME =~ */u_ddr4_infrastructure/gen_mmcme3.u_mmcme_adv_inst/CLKIN1}]

create_generated_clock -name ddr4_usrclk1 [get_pins *ddr4_ctrl_0/*ui_clk]

set portal_usrclk [get_clocks -of_objects [get_pins *ep7/CLK_epPortalClock]]
set ddr4_usrclk1 [get_clocks -of_objects [get_pins *ddr4_ctrl_0/*ui_clk]]
set ddr4_usrclk2 [get_clocks -of_objects [get_pins *ddr4_ctrl_1/*ui_clk]]

set_clock_groups -asynchronous -group $portal_usrclk -group $ddr4_usrclk1
set_clock_groups -asynchronous -group $portal_usrclk -group {sys_clk1_300}

set_clock_groups -asynchronous -group $portal_usrclk -group $ddr4_usrclk2
set_clock_groups -asynchronous -group $portal_usrclk -group {sys_clk2_300}


#create_generated_clock -name portal_usrclk -source [get_pins *ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/I] -divide_by 2 [get_pins *ep7/pcie_ep/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O]

#create_generated_clock -name ddr4_usrclk1 -source [get_ports CLK_sys_clk1_300_p] -multiply_by 1 -divide_by 1 [get_pins *ddr4_ctrl_0/*ui_clk]
#create_generated_clock -name ddr4_usrclk2 -source [get_ports CLK_sys_clk1_300_p] -multiply_by 1 -divide_by 1 [get_pins *ddr4_ctrl_1/\*ui_clk]
