<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>A Basic Upsampling Linear Interpolator</title>
  <meta name="description" content="Our last post oninterpolationdiscussed how to change the datarate of a signal withina system from one rate to another by using a sample and holdinterpolator....">

  <link rel="shortcut icon" type="image/x-icon" href="/img/GT.ico">
  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://zipcpu.com/dsp/2017/07/19/linear-upsampling.html">
  <link rel="alternate" type="application/rss+xml" title="The ZipCPU by Gisselquist Technology" href="https://zipcpu.com/feed.xml">
</head>


  <body>

    <!-- Google tag (gtag.js) -->
<script async src="https://www.googletagmanager.com/gtag/js?id=G-4ZK7HKHSVW"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());

  gtag('config', 'G-4ZK7HKHSVW');
</script>

    <header class="site-header">
  <div id="banner">
  <a href="/"><picture>
    <img height=120 id="site-logo" src="/img/fullgqtech.png" alt="Gisselquist Technology, LLC">
  </picture></A>
  </div>

  <div class="site-nav">
<ul>

<li><a HREF="/">Main/Blog</a>


<li><a HREF="/about/">About Us</a>


<li><a HREF="/fpga-hell.html">FPGA Hell</a>


<li><a HREF="/tutorial/">Tutorial</a>
<li><a HREF="/tutorial/formal.html">Formal training</a>


<li><a HREF="/quiz/quizzes.html">Quizzes</a>


<li><a HREF="/projects.html">Projects</a>


<li><a HREF="/topics.html">Site Index</a>

<HR>

<li><a href="https://twitter.com/zipcpu"><span class="icon--twitter"><svg viewBox="0 0 400 400"><path fill="#1da1f2" d="M153.62,301.59c94.34,0,145.94-78.16,145.94-145.94,0-2.22,0-4.43-.15-6.63A104.36,104.36,0,0,0,325,122.47a102.38,102.38,0,0,1-29.46,8.07,51.47,51.47,0,0,0,22.55-28.37,102.79,102.79,0,0,1-32.57,12.45,51.34,51.34,0,0,0-87.41,46.78A145.62,145.62,0,0,1,92.4,107.81a51.33,51.33,0,0,0,15.88,68.47A50.91,50.91,0,0,1,85,169.86c0,.21,0,.43,0,.65a51.31,51.31,0,0,0,41.15,50.28,51.21,51.21,0,0,1-23.16.88,51.35,51.35,0,0,0,47.92,35.62,102.92,102.92,0,0,1-63.7,22A104.41,104.41,0,0,1,75,278.55a145.21,145.21,0,0,0,78.62,23"/></svg>
</span><span class="username">@zipcpu</span></a>

<li><a href="https://www.reddit.com/r/ZipCPU"><span class="username">Reddit</a>
<li><a HREF="https://www.patreon.com/ZipCPU"><IMG SRC="/img/patreon_logomark_color_on_white.png" WIDTH="25"> Support</a>
</ul>
</div>


</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="https://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">A Basic Upsampling Linear Interpolator</h1>
    <p class="post-meta"><time datetime="2017-07-19T00:00:00-04:00" itemprop="datePublished">Jul 19, 2017</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>Our <a href="/dsp/2017/06/06/simple-interpolator.html">last post on
interpolation</a>
discussed how to <a href="https://en.wikipedia.org/wiki/Sample-rate_conversion">change the data
rate</a> of a signal within
a system from one rate to another by using a <a href="/dsp/2017/06/06/simple-interpolator.html">sample and hold
interpolator</a>.
If you’ve spent much time working with Digital Signal Processing (DSP)
algorithms, you’ll understand that this approach offers absolutely no
<a href="https://en.wikipedia.org/wiki/Aliasing">antialiasing protection</a>.
Sure, it works, but it’s not necessarily how you will want to build a quality
system.</p>

<p>As an example, let’s consider a simple waveform, drawn below in blue.</p>

<table style="float: none"><caption>Fig 1: The Original (Sampled) Signal</caption><tr><td><img src="/img/original.png" alt="Original (Sampled) Signal" width="780" /></td></tr></table>

<p>This waveform has been sampled at the green dot locations.</p>

<p>If we now used the <a href="/dsp/2017/06/06/simple-interpolator.html">sample and
hold</a>
algorithm to resample this signal, we’d get
a result looking like the red dots in Fig 2.</p>

<table style="float: none"><caption>Fig 2: Sample and Hold</caption><tr><td><img src="/img/sample-and-hold.png" alt="Sample and Hold Resampling" width="780" /></td></tr></table>

<p>While we could center the diagram, and thereby do a nearest neighbour
interpolation (Fig 3),</p>

<table style="float: none"><caption>Fig 3: Nearest Neighbour</caption><tr><td><img src="/img/nearest-neighbour.png" alt="Nearest Neighbour Resampling" width="780" /></td></tr></table>

<p>the result just doesn’t look much better.  It still doesn’t look anything like
our original signal, shown in blue.</p>

<p>For this post, let’s try to do one better.  Let’s build a upsampling
interpolator, that will <a href="https://en.wikipedia.org/wiki/Linear_interpolation">linearly
interpolate</a> between two
data points.</p>

<h2 id="what-is-a-linear-interpolator">What is a Linear Interpolator</h2>

<p>Linear interpolators are very similar to the child’s “dot-to-dot” method of
drawing, where a picture is given with numbered dots, and the child must
draw a line from one dot to the next.  The resulting waveform might look
very much like Fig 2 below.</p>

<table style="float: none"><caption>Fig 4: Linear Upsampling</caption><tr><td><img src="/img/dot-to-dot.png" alt="Linear Upsampling" width="780" /></td></tr></table>

<p>If we now sample this waveform, using an upsampler, we should get the black
dots shown in Fig 5.</p>

<table style="float: none"><caption>Fig 5: Linear Resampling</caption><tr><td><img src="/img/linear-up.png" alt="Linear Resampler" width="780" /></td></tr></table>

<p>Or, if you have a higher oversampling rate (i.e. more green dots), it might
look like Fig 3 below:</p>

<table style="float: none"><caption>Fig 6: Linear Resampling, lower frequency signal</caption><tr><td><img src="/img/hslinear-up.png" alt="Figure of Linear Resampler applied to a lower frequency signal" width="780" /></td></tr></table>

<p>At this point, you can see how our sampler starts to track the incoming signal
a lot better.</p>

<p>The equation for a linear upsampler, one that generates a line between two
given sample points, is straightforward:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="n">n</span> <span class="o">=</span> <span class="nb">floor</span><span class="p">(</span><span class="n">t</span><span class="o">/</span><span class="n">Ts</span><span class="p">);</span>
<span class="n">y</span><span class="p">(</span><span class="n">t</span><span class="o">/</span><span class="n">Ts</span><span class="p">)</span> <span class="o">=</span> <span class="n">x</span><span class="p">[</span><span class="n">n</span><span class="p">]</span> <span class="o">+</span> <span class="p">(</span><span class="n">t</span><span class="o">/</span><span class="n">Ts</span><span class="o">-</span><span class="n">n</span><span class="p">)(</span><span class="n">x</span><span class="p">[</span><span class="n">n</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">-</span><span class="n">x</span><span class="p">[</span><span class="n">n</span><span class="p">]);</span></code></pre></figure>

<p>where samples are spaced by <code class="language-plaintext highlighter-rouge">Ts</code> seconds apart.</p>

<p>To get a feel for this equation, consider what happens when <code class="language-plaintext highlighter-rouge">t=nTs</code>.  In
that case, the linear term drops to zero and the result is <code class="language-plaintext highlighter-rouge">x[n]</code>.  On the
other hand, if <code class="language-plaintext highlighter-rouge">t</code> is infinitesimally less than <code class="language-plaintext highlighter-rouge">t=(n+1)Ts</code>, then <code class="language-plaintext highlighter-rouge">t/Ts-n</code>
will evaluate to <code class="language-plaintext highlighter-rouge">1</code> and <code class="language-plaintext highlighter-rouge">y(t/Ts)</code> will evaluate the <code class="language-plaintext highlighter-rouge">x[n+1]</code>.  In other
words, this equation simply describes a series of line segments connecting
<code class="language-plaintext highlighter-rouge">x[n]</code> to <code class="language-plaintext highlighter-rouge">x[n+1]</code>.</p>

<p>The linear sampler we are going to build today will return the values
<code class="language-plaintext highlighter-rouge">y(kV/Ts)</code>, for some new sample interval <code class="language-plaintext highlighter-rouge">V &lt; Ts</code>, just likes Figs 5 and 6 above
demonstrate.</p>

<p>This leaves us with two challenges:  The first is evaluating the equation for
upsampling, and the second problem is figuring how how to do this evaluation
every <code class="language-plaintext highlighter-rouge">V</code> seconds to produce an output.</p>

<h2 id="handling-the-incoming-clock">Handling the incoming clock</h2>

<p>The first step towards building this interpolator is to calculate <code class="language-plaintext highlighter-rouge">n</code> and
<code class="language-plaintext highlighter-rouge">(k (V/Ts)-n)</code>.  Well, not quite.  Practically, there is no need to know
<code class="language-plaintext highlighter-rouge">n</code> itself.  Indeed, without an absolute time to reference everything to,
<code class="language-plaintext highlighter-rouge">n</code> is quite arbitrary.  That leaves <code class="language-plaintext highlighter-rouge">k (V/Ts) -n</code>.  Let’s call this number
<code class="language-plaintext highlighter-rouge">dt</code> to facilitate our discussion.</p>

<p><code class="language-plaintext highlighter-rouge">dt</code> is a number whose value goes from zero to one, and then suddenly back
to zero again.<br />
In other words, we can keep track of this number in a similar manner to the
way we kept track of the <a href="/dsp/2017/06/15/no-pi-for-you.html">phase of a sine
wave</a> earlier.  To
do this, we’ll keep track of a number between 0 and 2^N-1, which is given by
<code class="language-plaintext highlighter-rouge">2^N dt</code>.
To this number, on each clock, we’ll add <code class="language-plaintext highlighter-rouge">2^N(V/Ts)</code> to it (rounded to the
nearest integer, of course).  Then, when this
number overflows <code class="language-plaintext highlighter-rouge">N</code> bits, we’ll wait for the next sample (i.e. for <code class="language-plaintext highlighter-rouge">floor(t)</code>
to go from <code class="language-plaintext highlighter-rouge">n</code> to <code class="language-plaintext highlighter-rouge">n+1</code>, before using the new phase.</p>

<p>Let’s define a register, <code class="language-plaintext highlighter-rouge">i_counter</code>, to hold the integer portion of this
number, <code class="language-plaintext highlighter-rouge">2^N dt</code>.  You can make <code class="language-plaintext highlighter-rouge">N</code> as big as you need to in order to make
this work.  Likewise, we’ll define <code class="language-plaintext highlighter-rouge">i_step</code> to hold the delta 2^N(V/Ts).</p>

<figure class="highlight"><pre><code class="language-text" data-lang="text">i_step = 2^N (int)(V/Ts)</code></pre></figure>

<p>Now, with these two values, we can calculate the offset from the top
of the last sample:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="n">pre_ce</span> <span class="o">&lt;=</span> <span class="n">i_ce</span><span class="p">;</span>

<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_ce</span><span class="p">)</span>
		<span class="c1">// r_ovfl will get set on any overflow</span>
		<span class="o">{</span> <span class="n">r_ovfl</span><span class="p">,</span> <span class="n">r_counter</span> <span class="o">}</span> <span class="o">&lt;=</span> <span class="n">r_counter</span> <span class="o">+</span> <span class="n">i_step</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">r_ovfl</span><span class="p">)</span>
		<span class="o">{</span> <span class="n">r_ovfl</span><span class="p">,</span> <span class="n">r_counter</span> <span class="o">}</span> <span class="o">&lt;=</span> <span class="n">r_counter</span> <span class="o">+</span> <span class="n">i_step</span><span class="p">;</span></code></pre></figure>

<p>Notice how, when any new sample arrives, we update our counter (and produce
an output).  Likewise, until the update overflows, we’ll keep updating the
counter and producing an output.</p>

<p>This sounds confusing.</p>

<p>Perhaps a picture might help.  See Fig 7 below.</p>

<table style="float: none"><caption>Fig 7: Resampling clock</caption><tr><td><img src="/img/upsampling-clock.svg" alt="Upsampling clock described" width="780" /></td></tr></table>

<p>This figure shows incoming samples coming in at one sample every four
system clocks.  In this example, the output clocks take place every three
system clocks.  Hence, the output “clock” (really a logic pulse) must be
separated by 3/4 distance between input samples.  Let’s trace this distance
from the incoming clock from where the two are minimally aligned:
0, 3/4, (next input sample) 1/2,
(next input sample) 1/4, (next input sample) 0, and then it repeats.  One
trick to building this upsampler will be waiting for the next sample when
we need a next sample, or otherwise creating a new sample if we don’t need to
wait.  That’s what’s going on with <code class="language-plaintext highlighter-rouge">r_ovfl</code> above.</p>

<p>Fig 8 below shows another figure for you to consider.  In this case, each
incoming sample
takes 8 system clocks, and we want to upsample that amount to create an
output every 3 system clocks.  Feel free to work out the math, although
in the end it’s roughly the same as the previous math.</p>

<table style="float: none"><caption>Fig 8: Higher rate upsampling</caption><tr><td><img src="/img/faster-upsampling-clock.svg" alt="Higher rate upsampling clock described" width="780" /></td></tr></table>

<h2 id="the-incoming-samples">The Incoming Samples</h2>

<p>When an incoming sample comes in, we’ll need to keep track of not only
<code class="language-plaintext highlighter-rouge">x[n]</code>, but also the slope, <code class="language-plaintext highlighter-rouge">x[n+1]-x[n]</code>, between our samples.  This
implies that within an FPGA, we’ll need to keep track of <code class="language-plaintext highlighter-rouge">x[n+1]</code> as the
latest sample (<code class="language-plaintext highlighter-rouge">r_next</code>), and set our “current” sample, <code class="language-plaintext highlighter-rouge">x[n]</code>, to the last
value of <code class="language-plaintext highlighter-rouge">x[n+1]</code>.</p>

<p>Indeed, this part is just that simple:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
<span class="k">if</span> <span class="p">(</span><span class="n">i_ce</span><span class="p">)</span>
<span class="k">begin</span>
	<span class="n">r_next</span> <span class="o">&lt;=</span> <span class="n">i_data</span><span class="p">;</span>		<span class="c1">// r_next = x[n+1]</span>
	<span class="n">r_last</span> <span class="o">&lt;=</span> <span class="n">r_next</span><span class="p">;</span>		<span class="c1">// r_last = x[n]</span>
	<span class="n">r_slope</span> <span class="o">&lt;=</span> <span class="n">i_data</span> <span class="o">-</span> <span class="n">r_next</span><span class="p">;</span>	<span class="c1">// r_slope = x[n+1] - x[n]</span>
<span class="k">end</span></code></pre></figure>

<p>We’re also going to need to know if an output value needs to be produced.
Remember from before how some input samples produced multiple outputs, while
others produced only a single output?
In the case of what we are up to, every sample moves us forward by a fraction
of the incoming sample.  Once the counter overflows, then it’s time for a new
incoming sample.  Between the time when the first sample shows up, and the
last sample gets produced, we’ll produce an output.</p>

<p>Let’s capture the logic of when we’ll need to produce an output, and
keep it synchronized with our input logic (<code class="language-plaintext highlighter-rouge">r_next</code>, <code class="language-plaintext highlighter-rouge">r_last</code>, <code class="language-plaintext highlighter-rouge">r_slope</code>, etc.)
above.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="n">r_ce</span> <span class="o">&lt;=</span> <span class="p">((</span><span class="n">pre_ce</span><span class="p">)</span><span class="o">||</span><span class="p">(</span><span class="o">!</span><span class="n">r_ovfl</span><span class="p">));</span></code></pre></figure>

<h2 id="doing-the-multiply">Doing the multiply</h2>

<p>At this point we have our last input value, <code class="language-plaintext highlighter-rouge">r_last</code>, and our slope <code class="language-plaintext highlighter-rouge">r_slope</code>.
We also have our offset:</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r_ce</span><span class="p">)</span>
		<span class="n">r_offset</span> <span class="o">&lt;=</span> <span class="n">r_counter</span><span class="p">;</span></code></pre></figure>

<p>From these two pieces of information, we should be able to create our
new output point:</p>

<figure class="highlight"><pre><code class="language-c--" data-lang="c++"><span class="n">output</span> <span class="o">=</span> <span class="n">r_offset</span> <span class="o">*</span> <span class="n">r_slope</span> <span class="o">+</span> <span class="n">r_last</span></code></pre></figure>

<p>The problem is that hardware multiplies are usually the most expensive and
time consuming operation on an FPGA and so they tend to define the overall
clock speed.  Hence, it can be difficult to multiply <em>and</em> add in the same
clock.  Therefore, for this next clock, we’ll simply do the multiply and copy
<code class="language-plaintext highlighter-rouge">r_last</code> for adding to the result on the next clock.</p>

<p>We’ll also copy our last data value, <code class="language-plaintext highlighter-rouge">r_last</code> so that it is available to
us on the next clock cycle.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog">	<span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r_ce</span><span class="p">)</span>
	<span class="k">begin</span>
		<span class="n">x_base</span>   <span class="o">&lt;=</span> <span class="n">r_last</span><span class="p">;</span>	<span class="c1">// x[n]</span>
		<span class="n">x_offset</span> <span class="o">&lt;=</span> <span class="n">r_slope</span> <span class="o">*</span> <span class="n">r_offset</span><span class="p">;</span> <span class="c1">// (t-n)*(x[n+1]-x[n])</span>
	<span class="k">end</span></code></pre></figure>

<p>Our output from this stage will be valid any time our inputs are valid, or
more realistically any time we were intending to produce an output.  We’ll
push that timing signal forward for the next clock.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="n">x_ce</span> <span class="o">&lt;=</span> <span class="n">r_ce</span><span class="p">;</span></code></pre></figure>

<h2 id="creating-the-final-result">Creating the final result</h2>

<p>Now that we have our last sample and the product of the slope times the
time delta, we can calculate an output by adding these two values together.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">x_ce</span><span class="p">)</span>
		<span class="n">o_value</span> <span class="o">&lt;=</span> <span class="n">x_base</span> <span class="o">+</span> <span class="n">x_offset</span><span class="p">;</span></code></pre></figure>

<p>We can also create a signal letting us know when this result will be valid.</p>

<figure class="highlight"><pre><code class="language-verilog" data-lang="verilog"><span class="k">always</span> <span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">i_clk</span><span class="p">)</span>
	<span class="n">o_ce</span> <span class="o">&lt;=</span> <span class="n">x_ce</span><span class="p">;</span></code></pre></figure>

<p>That’s the basics of the algorithm.  How hard can it be?</p>

<h2 id="the-missing-details">The Missing Details</h2>

<p>How hard can it be?  A <em>lot</em> harder.  Indeed, I had to work with the code
for about two days before I eventually got it working.</p>

<p>We’ll come back to this post, therefore, and discuss:</p>

<ul>
  <li>
    <p><a href="/dsp/2017/07/21/bit-growth.html">Bit growth</a>: how adds and multiplies increase the number of bits in a value</p>
  </li>
  <li>
    <p>How to <a href="/dsp/2017/07/22/rounding.html">drop bits</a>.  In
other words, if you have 16-bit samples in, this
routine might give you 32-bit samples out … if you don’t drop some bits.
How exactly to do this, without creating artifacts, isn’t as simple as it
sounds.</p>
  </li>
  <li>
    <p>How to <a href="/dsp/2017/07/24/dsp-debugging.html">debug a DSP design</a> (hint: you’ll want to use something like
<a href="https://www.mathworks.com">Matlab</a> or (my OpenSource favorite)
<a href="https://www.gnu.org">GNU</a> <a href="https://www.gnu.org/software/octave">Octave</a>)</p>
  </li>
</ul>

<p>For now, hold your finger on this design.  We’ll come back to it.</p>


  </div>


<div class "verse">
<HR align="center;" width="25%">
<P><em>His scales are his pride, shut up together as with a close seal.  One is so near to another, that no air can come between them. (Job 41:15-16)</em>


</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <h2 class="footer-heading">The ZipCPU by Gisselquist Technology</h2>
    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <!-- <li></li> -->
          <li><a href="mailto:zipcpu@gmail.com">zipcpu@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="soc-medlist">
          
          <li>
            <a href="https://github.com/ZipCPU"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">ZipCPU</span></a>

          </li>
          

          
          <li>
            <a href="https://twitter.com/zipcpu"><span class="icon icon--twitter"><svg viewBox="0 0 16 16"><path fill="#828282" d="M15.969,3.058c-0.586,0.26-1.217,0.436-1.878,0.515c0.675-0.405,1.194-1.045,1.438-1.809c-0.632,0.375-1.332,0.647-2.076,0.793c-0.596-0.636-1.446-1.033-2.387-1.033c-1.806,0-3.27,1.464-3.27,3.27 c0,0.256,0.029,0.506,0.085,0.745C5.163,5.404,2.753,4.102,1.14,2.124C0.859,2.607,0.698,3.168,0.698,3.767 c0,1.134,0.577,2.135,1.455,2.722C1.616,6.472,1.112,6.325,0.671,6.08c0,0.014,0,0.027,0,0.041c0,1.584,1.127,2.906,2.623,3.206 C3.02,9.402,2.731,9.442,2.433,9.442c-0.211,0-0.416-0.021-0.615-0.059c0.416,1.299,1.624,2.245,3.055,2.271 c-1.119,0.877-2.529,1.4-4.061,1.4c-0.264,0-0.524-0.015-0.78-0.046c1.447,0.928,3.166,1.469,5.013,1.469 c6.015,0,9.304-4.983,9.304-9.304c0-0.142-0.003-0.283-0.009-0.423C14.976,4.29,15.531,3.714,15.969,3.058z"/></svg>
</span><span class="username">@zipcpu</span></a>

          </li>
          
          
          <li><A href="https://www.patreon.com/ZipCPU"><img src="/img/become_a_patron_button.png"></a></li>
          

        </ul>
      </div>

      <div class="footer-col footer-col-3">
        <p>The ZipCPU blog, featuring how to discussions of FPGA and soft-core CPU design.  This site will be focused on Verilog solutions, using exclusively OpenSource IP products for FPGA design.  Particular focus areas include topics often left out of more mainstream FPGA design courses such as how to debug an FPGA design.
</p>
      </div>
    </div>

  </div>

</footer>


  </body>

</html>
