// Seed: 3108097163
module module_0 #(
    parameter id_0 = 32'd57,
    parameter id_1 = 32'd97,
    parameter id_5 = 32'd27
) (
    input  wire  _id_0,
    input  uwire _id_1
    , id_4,
    output wand  id_2
    , _id_5
);
  wire [id_5 : -1] id_6;
  wire id_7;
  assign module_1.id_2 = 0;
  logic [id_0 : id_5  &  1] id_8[id_1 : 1];
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd78
) (
    input uwire id_0,
    output wand id_1,
    output tri1 id_2,
    input wor id_3,
    input uwire id_4
    , id_9,
    input supply1 id_5,
    output tri1 id_6,
    output supply1 id_7
);
  wire id_10;
  wire id_11;
  parameter id_12 = 1;
  wire [-1 : -1] id_13;
  defparam id_12.id_12 = id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_7
  );
endmodule
