C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v {0 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu_tb
** Error: C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v(118): Number of actuals and formals does not match in task call.
** Error: C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v(122): Number of actuals and formals does not match in task call.
** Error: C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v(126): Number of actuals and formals does not match in task call.
** Error: C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v(130): Number of actuals and formals does not match in task call.
** Error: C:/Users/madan/OneDrive/Desktop/verilog/tb/alu_tb2.v(146): Number of actuals and formals does not match in task call.

} {4.0 9.0} {}} C:/Users/madan/OneDrive/Desktop/verilog/rtl/alu.v {1 {vlog -work work -stats=none C:/Users/madan/OneDrive/Desktop/verilog/rtl/alu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}}
