Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\ZJU\2019aut-win\LCDF\Dinosaur\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "F:\ZJU\2019aut-win\LCDF\Dinosaur\ipcore_dir\Dinosaur.v" into library work
Parsing module <Dinosaur>.
Analyzing Verilog file "F:\ZJU\2019aut-win\LCDF\Dinosaur\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" Line 49: Port rdn is not connected to this instance
WARNING:HDLCompiler:1016 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" Line 51: Port wea is not connected to this instance

Elaborating module <Top>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" Line 42: Result of 32-bit expression is truncated to fit in 19-bit target.

Elaborating module <vgac>.

Elaborating module <Dinosaur>.
WARNING:HDLCompiler:1499 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\ipcore_dir\Dinosaur.v" Line 39: Empty module <Dinosaur> remains a black box.
WARNING:HDLCompiler:552 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" Line 51: Input port wea[0] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v".
WARNING:Xst:647 - Input <SW<15:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:\ZJU\2019aut-win\LCDF\Dinosaur\Top.v" line 49: Output port <rdn> of the instance <vga> is unconnected or connected to loadless signal.
    Found 12-bit register for signal <vga_data>.
    Found 19-bit register for signal <Dino0>.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT> created at line 42.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_7_OUT> created at line 42.
    Found 32-bit adder for signal <n0030> created at line 42.
    Found 10-bit comparator lessequal for signal <n0000> created at line 41
    Found 10-bit comparator lessequal for signal <n0002> created at line 41
    Found 9-bit comparator lessequal for signal <n0005> created at line 41
    Found 9-bit comparator lessequal for signal <n0008> created at line 41
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "F:\ZJU\2019aut-win\LCDF\Dinosaur\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "F:\ZJU\2019aut-win\LCDF\Dinosaur\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 57.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_2_OUT> created at line 39.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_8_OUT> created at line 51.
    Found 9-bit subtractor for signal <row<8:0>> created at line 56.
    Found 10-bit comparator greater for signal <h_sync> created at line 58
    Found 10-bit comparator greater for signal <v_sync> created at line 59
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_17_o> created at line 60
    Found 10-bit comparator greater for signal <h_count[9]_PWR_5_o_LessThan_18_o> created at line 61
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_19_o> created at line 62
    Found 10-bit comparator greater for signal <v_count[9]_PWR_5_o_LessThan_20_o> created at line 63
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 2
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 32-bit adder                                          : 2
 9-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 3
 10-bit register                                       : 3
 12-bit register                                       : 1
 19-bit register                                       : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 9-bit register                                        : 1
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 1
 10-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Dinosaur.ngc>.
Loading core <Dinosaur> for timing and area information for instance <Dino>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 19-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 65
 Flip-Flops                                            : 65
# Comparators                                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 2
 9-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <clk0/clkdiv_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_5> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_6> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_7> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_10> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_11> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...

Optimizing unit <vgac> ...
WARNING:Xst:1710 - FF/Latch <Dino0_15> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dino0_16> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dino0_17> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Dino0_18> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 83
 Flip-Flops                                            : 83

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 490
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 12
#      LUT2                        : 20
#      LUT3                        : 26
#      LUT4                        : 12
#      LUT5                        : 89
#      LUT6                        : 253
#      MUXCY                       : 26
#      MUXF7                       : 12
#      VCC                         : 2
#      XORCY                       : 30
# FlipFlops/Latches                : 90
#      FD                          : 34
#      FDCE                        : 10
#      FDE                         : 22
#      FDR                         : 12
#      FDS                         : 12
# RAMS                             : 104
#      RAMB18E1                    : 1
#      RAMB36E1                    : 103
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              90  out of  202800     0%  
 Number of Slice LUTs:                  418  out of  101400     0%  
    Number used as Logic:               418  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    452
   Number with an unused Flip Flop:     362  out of    452    80%  
   Number with an unused LUT:            34  out of    452     7%  
   Number of fully used LUT-FF pairs:    56  out of    452    12%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  16  out of    400     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              104  out of    325    32%  
    Number using Block RAM only:        104
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
clk0/clkdiv_1                      | BUFG                   | 165   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                             | Buffer(FF name)                                                                                                                                | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1212(Dino/XST_GND:G)                                                                                                                                                      | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 182   |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelata_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/cascadelatb_tmp(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(Dino/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.477ns (Maximum Frequency: 403.714MHz)
   Minimum input arrival time before clock: 1.334ns
   Maximum output required time after clock: 0.681ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.370ns (frequency: 729.927MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.370ns (Levels of Logic = 3)
  Source:            clk0/clkdiv_0 (FF)
  Destination:       clk0/clkdiv_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk0/clkdiv_0 to clk0/clkdiv_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  clk0/clkdiv_0 (clk0/clkdiv_0)
     INV:I->O              1   0.067   0.000  clk0/Mcount_clkdiv_lut<0>_INV_0 (clk0/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            0   0.291   0.000  clk0/Mcount_clkdiv_cy<0> (clk0/Mcount_clkdiv_cy<0>)
     XORCY:CI->O           1   0.320   0.000  clk0/Mcount_clkdiv_xor<1> (Result<1>)
     FD:D                      0.011          clk0/clkdiv_1
    ----------------------------------------
    Total                      1.370ns (0.971ns logic, 0.399ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_1'
  Clock period: 2.477ns (frequency: 403.714MHz)
  Total number of paths / destination ports: 1030 / 64
-------------------------------------------------------------------------
Delay:               2.477ns (Levels of Logic = 12)
  Source:            vga/v_count_8 (FF)
  Destination:       vga/v_count_9 (FF)
  Source Clock:      clk0/clkdiv_1 rising
  Destination Clock: clk0/clkdiv_1 rising

  Data Path: vga/v_count_8 to vga/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.282   0.758  vga/v_count_8 (vga/v_count_8)
     LUT5:I0->O            9   0.053   0.466  vga/v_count[9]_PWR_5_o_equal_8_o<9>_SW0 (N01)
     LUT6:I5->O            1   0.053   0.399  vga/v_count[9]_PWR_5_o_equal_8_o_inv (vga/v_count[9]_PWR_5_o_equal_8_o_inv)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<0> (vga/Mcount_v_count_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<1> (vga/Mcount_v_count_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<2> (vga/Mcount_v_count_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<3> (vga/Mcount_v_count_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<4> (vga/Mcount_v_count_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<5> (vga/Mcount_v_count_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<6> (vga/Mcount_v_count_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  vga/Mcount_v_count_cy<7> (vga/Mcount_v_count_cy<7>)
     MUXCY:CI->O           0   0.015   0.000  vga/Mcount_v_count_cy<8> (vga/Mcount_v_count_cy<8>)
     XORCY:CI->O           1   0.320   0.000  vga/Mcount_v_count_xor<9> (vga/Mcount_v_count9)
     FDCE:D                    0.011          vga/v_count_9
    ----------------------------------------
    Total                      2.477ns (0.854ns logic, 1.623ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0/clkdiv_1'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.334ns (Levels of Logic = 3)
  Source:            SW<0> (PAD)
  Destination:       vga/h_count_0 (FF)
  Destination Clock: clk0/clkdiv_1 rising

  Data Path: SW<0> to vga/h_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.745  SW_0_IBUF (SW_0_IBUF)
     LUT6:I0->O           10   0.053   0.472  vga/Mcount_h_count_val1 (vga/Mcount_h_count_val)
     LUT2:I1->O            1   0.053   0.000  vga/h_count_0_rstpot (vga/h_count_0_rstpot)
     FD:D                      0.011          vga/h_count_0
    ----------------------------------------
    Total                      1.334ns (0.117ns logic, 1.217ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            vga/r_3 (FF)
  Destination:       R<3> (PAD)
  Source Clock:      clk0/clkdiv_1 rising

  Data Path: vga/r_3 to R<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  vga/r_3 (vga/r_3)
     OBUF:I->O                 0.000          R_3_OBUF (R<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.370|         |         |         |
clk0/clkdiv_1  |    2.858|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.994|         |         |         |
clk0/clkdiv_1  |    2.477|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.97 secs
 
--> 

Total memory usage is 4644604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :    1 (   0 filtered)

