// Seed: 53154784
module module_0 ();
  wire id_1, id_2;
  module_3(
      id_2, id_1, id_1
  );
endmodule
module module_1 (
    input wire id_0,
    input wand id_1
);
  wire id_3;
  module_0();
endmodule
module module_2 ();
  if (1) wire id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      id_1, 1
  );
  wor id_5;
  assign id_5 = id_2 + id_2 < id_3;
  assign id_5.id_2 = 1;
endmodule
