// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module sparse_mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        am_ROWS_dout,
        am_ROWS_num_data_valid,
        am_ROWS_fifo_cap,
        am_ROWS_empty_n,
        am_ROWS_read,
        fm_COLS_dout,
        fm_COLS_num_data_valid,
        fm_COLS_fifo_cap,
        fm_COLS_empty_n,
        fm_COLS_read,
        fm_stream3_dout,
        fm_stream3_num_data_valid,
        fm_stream3_fifo_cap,
        fm_stream3_empty_n,
        fm_stream3_read,
        idx_stream4_dout,
        idx_stream4_num_data_valid,
        idx_stream4_fifo_cap,
        idx_stream4_empty_n,
        idx_stream4_read,
        count_stream5_dout,
        count_stream5_num_data_valid,
        count_stream5_fifo_cap,
        count_stream5_empty_n,
        count_stream5_read,
        data_out1_din,
        data_out1_num_data_valid,
        data_out1_fifo_cap,
        data_out1_full_n,
        data_out1_write,
        fm_COLS_c15_din,
        fm_COLS_c15_num_data_valid,
        fm_COLS_c15_fifo_cap,
        fm_COLS_c15_full_n,
        fm_COLS_c15_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] am_ROWS_dout;
input  [1:0] am_ROWS_num_data_valid;
input  [1:0] am_ROWS_fifo_cap;
input   am_ROWS_empty_n;
output   am_ROWS_read;
input  [31:0] fm_COLS_dout;
input  [1:0] fm_COLS_num_data_valid;
input  [1:0] fm_COLS_fifo_cap;
input   fm_COLS_empty_n;
output   fm_COLS_read;
input  [255:0] fm_stream3_dout;
input  [7:0] fm_stream3_num_data_valid;
input  [7:0] fm_stream3_fifo_cap;
input   fm_stream3_empty_n;
output   fm_stream3_read;
input  [7:0] idx_stream4_dout;
input  [7:0] idx_stream4_num_data_valid;
input  [7:0] idx_stream4_fifo_cap;
input   idx_stream4_empty_n;
output   idx_stream4_read;
input  [7:0] count_stream5_dout;
input  [6:0] count_stream5_num_data_valid;
input  [6:0] count_stream5_fifo_cap;
input   count_stream5_empty_n;
output   count_stream5_read;
output  [1023:0] data_out1_din;
input  [6:0] data_out1_num_data_valid;
input  [6:0] data_out1_fifo_cap;
input   data_out1_full_n;
output   data_out1_write;
output  [31:0] fm_COLS_c15_din;
input  [1:0] fm_COLS_c15_num_data_valid;
input  [1:0] fm_COLS_c15_fifo_cap;
input   fm_COLS_c15_full_n;
output   fm_COLS_c15_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg am_ROWS_read;
reg fm_COLS_read;
reg fm_stream3_read;
reg idx_stream4_read;
reg count_stream5_read;
reg data_out1_write;
reg fm_COLS_c15_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    am_ROWS_blk_n;
reg    fm_COLS_blk_n;
reg    fm_stream3_blk_n;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln87_fu_673_p2;
reg    idx_stream4_blk_n;
reg    count_stream5_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln81_fu_658_p2;
reg    data_out1_blk_n;
reg    fm_COLS_c15_blk_n;
reg   [31:0] am_ROWS_read_reg_2540;
reg   [26:0] trunc_ln_reg_2545;
wire   [26:0] block_2_fu_652_p2;
reg   [26:0] block_2_reg_2553;
wire    ap_CS_fsm_state2;
wire   [31:0] row_1_fu_663_p2;
reg   [31:0] row_1_reg_2561;
reg    ap_block_state3;
reg   [7:0] idx_count_reg_2566;
wire   [7:0] count_1_fu_678_p2;
reg    ap_block_state4;
wire   [23:0] add_ln94_fu_1028_p2;
wire   [23:0] add_ln94_1_fu_1070_p2;
wire   [23:0] add_ln94_2_fu_1112_p2;
wire   [23:0] add_ln94_3_fu_1154_p2;
wire   [23:0] add_ln94_4_fu_1196_p2;
wire   [23:0] add_ln94_5_fu_1238_p2;
wire   [23:0] add_ln94_6_fu_1280_p2;
wire   [23:0] add_ln94_7_fu_1322_p2;
wire   [23:0] add_ln94_8_fu_1364_p2;
wire   [23:0] add_ln94_9_fu_1406_p2;
wire   [23:0] add_ln94_10_fu_1448_p2;
wire   [23:0] add_ln94_11_fu_1490_p2;
wire   [23:0] add_ln94_12_fu_1532_p2;
wire   [23:0] add_ln94_13_fu_1574_p2;
wire   [23:0] add_ln94_14_fu_1616_p2;
wire   [23:0] add_ln94_15_fu_1658_p2;
wire   [23:0] add_ln94_16_fu_1700_p2;
wire   [23:0] add_ln94_17_fu_1742_p2;
wire   [23:0] add_ln94_18_fu_1784_p2;
wire   [23:0] add_ln94_19_fu_1826_p2;
wire   [23:0] add_ln94_20_fu_1868_p2;
wire   [23:0] add_ln94_21_fu_1910_p2;
wire   [23:0] add_ln94_22_fu_1952_p2;
wire   [23:0] add_ln94_23_fu_1994_p2;
wire   [23:0] add_ln94_24_fu_2036_p2;
wire   [23:0] add_ln94_25_fu_2078_p2;
wire   [23:0] add_ln94_26_fu_2120_p2;
wire   [23:0] add_ln94_27_fu_2162_p2;
wire   [23:0] add_ln94_28_fu_2204_p2;
wire   [23:0] add_ln94_29_fu_2246_p2;
wire   [23:0] add_ln94_30_fu_2288_p2;
wire   [23:0] add_ln94_31_fu_2330_p2;
reg   [31:0] row_reg_255;
wire   [0:0] icmp_ln79_fu_647_p2;
reg   [23:0] result_m_Val_V_62_reg_266;
reg  signed [23:0] result_m_Val_V_61_reg_277;
reg  signed [23:0] result_m_Val_V_60_reg_288;
reg  signed [23:0] result_m_Val_V_59_reg_299;
reg  signed [23:0] result_m_Val_V_58_reg_310;
reg  signed [23:0] result_m_Val_V_57_reg_321;
reg  signed [23:0] result_m_Val_V_56_reg_332;
reg  signed [23:0] result_m_Val_V_55_reg_343;
reg  signed [23:0] result_m_Val_V_54_reg_354;
reg  signed [23:0] result_m_Val_V_53_reg_365;
reg  signed [23:0] result_m_Val_V_52_reg_376;
reg  signed [23:0] result_m_Val_V_51_reg_387;
reg  signed [23:0] result_m_Val_V_50_reg_398;
reg  signed [23:0] result_m_Val_V_49_reg_409;
reg  signed [23:0] result_m_Val_V_48_reg_420;
reg  signed [23:0] result_m_Val_V_47_reg_431;
reg  signed [23:0] result_m_Val_V_46_reg_442;
reg  signed [23:0] result_m_Val_V_45_reg_453;
reg  signed [23:0] result_m_Val_V_44_reg_464;
reg  signed [23:0] result_m_Val_V_43_reg_475;
reg  signed [23:0] result_m_Val_V_42_reg_486;
reg  signed [23:0] result_m_Val_V_41_reg_497;
reg  signed [23:0] result_m_Val_V_40_reg_508;
reg  signed [23:0] result_m_Val_V_39_reg_519;
reg  signed [23:0] result_m_Val_V_38_reg_530;
reg  signed [23:0] result_m_Val_V_37_reg_541;
reg  signed [23:0] result_m_Val_V_36_reg_552;
reg  signed [23:0] result_m_Val_V_35_reg_563;
reg  signed [23:0] result_m_Val_V_34_reg_574;
reg  signed [23:0] result_m_Val_V_33_reg_585;
reg  signed [23:0] result_m_Val_V_32_reg_596;
reg  signed [23:0] result_m_Val_V_reg_607;
reg   [7:0] count_reg_618;
reg   [26:0] block_fu_206;
reg    ap_block_state1;
wire   [7:0] l_val_V_63_fu_684_p1;
wire   [7:0] trunc_ln94_fu_1002_p1;
wire   [14:0] shl_ln_fu_1006_p3;
wire  signed [15:0] sext_ln94_1_fu_1014_p1;
wire  signed [15:0] sext_ln94_fu_998_p1;
wire   [15:0] sub_ln94_fu_1018_p2;
wire  signed [23:0] sext_ln94_2_fu_1024_p1;
wire   [7:0] l_val_V_64_fu_688_p4;
wire   [7:0] tmp_1_fu_1038_p4;
wire   [14:0] shl_ln94_1_fu_1048_p3;
wire  signed [15:0] sext_ln94_4_fu_1056_p1;
wire  signed [15:0] sext_ln94_3_fu_1034_p1;
wire   [15:0] sub_ln94_1_fu_1060_p2;
wire  signed [23:0] sext_ln94_5_fu_1066_p1;
wire   [7:0] l_val_V_65_fu_698_p4;
wire   [7:0] tmp_2_fu_1080_p4;
wire   [14:0] shl_ln94_2_fu_1090_p3;
wire  signed [15:0] sext_ln94_7_fu_1098_p1;
wire  signed [15:0] sext_ln94_6_fu_1076_p1;
wire   [15:0] sub_ln94_2_fu_1102_p2;
wire  signed [23:0] sext_ln94_8_fu_1108_p1;
wire   [7:0] l_val_V_66_fu_708_p4;
wire   [7:0] tmp_3_fu_1122_p4;
wire   [14:0] shl_ln94_3_fu_1132_p3;
wire  signed [15:0] sext_ln94_10_fu_1140_p1;
wire  signed [15:0] sext_ln94_9_fu_1118_p1;
wire   [15:0] sub_ln94_3_fu_1144_p2;
wire  signed [23:0] sext_ln94_11_fu_1150_p1;
wire   [7:0] l_val_V_67_fu_718_p4;
wire   [7:0] tmp_4_fu_1164_p4;
wire   [14:0] shl_ln94_4_fu_1174_p3;
wire  signed [15:0] sext_ln94_13_fu_1182_p1;
wire  signed [15:0] sext_ln94_12_fu_1160_p1;
wire   [15:0] sub_ln94_4_fu_1186_p2;
wire  signed [23:0] sext_ln94_14_fu_1192_p1;
wire   [7:0] l_val_V_68_fu_728_p4;
wire   [7:0] tmp_5_fu_1206_p4;
wire   [14:0] shl_ln94_5_fu_1216_p3;
wire  signed [15:0] sext_ln94_16_fu_1224_p1;
wire  signed [15:0] sext_ln94_15_fu_1202_p1;
wire   [15:0] sub_ln94_5_fu_1228_p2;
wire  signed [23:0] sext_ln94_17_fu_1234_p1;
wire   [7:0] l_val_V_69_fu_738_p4;
wire   [7:0] tmp_6_fu_1248_p4;
wire   [14:0] shl_ln94_6_fu_1258_p3;
wire  signed [15:0] sext_ln94_19_fu_1266_p1;
wire  signed [15:0] sext_ln94_18_fu_1244_p1;
wire   [15:0] sub_ln94_6_fu_1270_p2;
wire  signed [23:0] sext_ln94_20_fu_1276_p1;
wire   [7:0] l_val_V_70_fu_748_p4;
wire   [7:0] tmp_7_fu_1290_p4;
wire   [14:0] shl_ln94_7_fu_1300_p3;
wire  signed [15:0] sext_ln94_22_fu_1308_p1;
wire  signed [15:0] sext_ln94_21_fu_1286_p1;
wire   [15:0] sub_ln94_7_fu_1312_p2;
wire  signed [23:0] sext_ln94_23_fu_1318_p1;
wire   [7:0] l_val_V_71_fu_758_p4;
wire   [7:0] tmp_8_fu_1332_p4;
wire   [14:0] shl_ln94_8_fu_1342_p3;
wire  signed [15:0] sext_ln94_25_fu_1350_p1;
wire  signed [15:0] sext_ln94_24_fu_1328_p1;
wire   [15:0] sub_ln94_8_fu_1354_p2;
wire  signed [23:0] sext_ln94_26_fu_1360_p1;
wire   [7:0] l_val_V_72_fu_768_p4;
wire   [7:0] tmp_9_fu_1374_p4;
wire   [14:0] shl_ln94_9_fu_1384_p3;
wire  signed [15:0] sext_ln94_28_fu_1392_p1;
wire  signed [15:0] sext_ln94_27_fu_1370_p1;
wire   [15:0] sub_ln94_9_fu_1396_p2;
wire  signed [23:0] sext_ln94_29_fu_1402_p1;
wire   [7:0] l_val_V_73_fu_778_p4;
wire   [7:0] tmp_s_fu_1416_p4;
wire   [14:0] shl_ln94_s_fu_1426_p3;
wire  signed [15:0] sext_ln94_31_fu_1434_p1;
wire  signed [15:0] sext_ln94_30_fu_1412_p1;
wire   [15:0] sub_ln94_10_fu_1438_p2;
wire  signed [23:0] sext_ln94_32_fu_1444_p1;
wire   [7:0] l_val_V_74_fu_788_p4;
wire   [7:0] tmp_10_fu_1458_p4;
wire   [14:0] shl_ln94_10_fu_1468_p3;
wire  signed [15:0] sext_ln94_34_fu_1476_p1;
wire  signed [15:0] sext_ln94_33_fu_1454_p1;
wire   [15:0] sub_ln94_11_fu_1480_p2;
wire  signed [23:0] sext_ln94_35_fu_1486_p1;
wire   [7:0] l_val_V_75_fu_798_p4;
wire   [7:0] tmp_11_fu_1500_p4;
wire   [14:0] shl_ln94_11_fu_1510_p3;
wire  signed [15:0] sext_ln94_37_fu_1518_p1;
wire  signed [15:0] sext_ln94_36_fu_1496_p1;
wire   [15:0] sub_ln94_12_fu_1522_p2;
wire  signed [23:0] sext_ln94_38_fu_1528_p1;
wire   [7:0] l_val_V_76_fu_808_p4;
wire   [7:0] tmp_12_fu_1542_p4;
wire   [14:0] shl_ln94_12_fu_1552_p3;
wire  signed [15:0] sext_ln94_40_fu_1560_p1;
wire  signed [15:0] sext_ln94_39_fu_1538_p1;
wire   [15:0] sub_ln94_13_fu_1564_p2;
wire  signed [23:0] sext_ln94_41_fu_1570_p1;
wire   [7:0] l_val_V_77_fu_818_p4;
wire   [7:0] tmp_13_fu_1584_p4;
wire   [14:0] shl_ln94_13_fu_1594_p3;
wire  signed [15:0] sext_ln94_43_fu_1602_p1;
wire  signed [15:0] sext_ln94_42_fu_1580_p1;
wire   [15:0] sub_ln94_14_fu_1606_p2;
wire  signed [23:0] sext_ln94_44_fu_1612_p1;
wire   [7:0] l_val_V_78_fu_828_p4;
wire   [7:0] tmp_14_fu_1626_p4;
wire   [14:0] shl_ln94_14_fu_1636_p3;
wire  signed [15:0] sext_ln94_46_fu_1644_p1;
wire  signed [15:0] sext_ln94_45_fu_1622_p1;
wire   [15:0] sub_ln94_15_fu_1648_p2;
wire  signed [23:0] sext_ln94_47_fu_1654_p1;
wire   [7:0] l_val_V_79_fu_838_p4;
wire   [7:0] tmp_15_fu_1668_p4;
wire   [14:0] shl_ln94_15_fu_1678_p3;
wire  signed [15:0] sext_ln94_49_fu_1686_p1;
wire  signed [15:0] sext_ln94_48_fu_1664_p1;
wire   [15:0] sub_ln94_16_fu_1690_p2;
wire  signed [23:0] sext_ln94_50_fu_1696_p1;
wire   [7:0] l_val_V_80_fu_848_p4;
wire   [7:0] tmp_16_fu_1710_p4;
wire   [14:0] shl_ln94_16_fu_1720_p3;
wire  signed [15:0] sext_ln94_52_fu_1728_p1;
wire  signed [15:0] sext_ln94_51_fu_1706_p1;
wire   [15:0] sub_ln94_17_fu_1732_p2;
wire  signed [23:0] sext_ln94_53_fu_1738_p1;
wire   [7:0] l_val_V_81_fu_858_p4;
wire   [7:0] tmp_17_fu_1752_p4;
wire   [14:0] shl_ln94_17_fu_1762_p3;
wire  signed [15:0] sext_ln94_55_fu_1770_p1;
wire  signed [15:0] sext_ln94_54_fu_1748_p1;
wire   [15:0] sub_ln94_18_fu_1774_p2;
wire  signed [23:0] sext_ln94_56_fu_1780_p1;
wire   [7:0] l_val_V_82_fu_868_p4;
wire   [7:0] tmp_18_fu_1794_p4;
wire   [14:0] shl_ln94_18_fu_1804_p3;
wire  signed [15:0] sext_ln94_58_fu_1812_p1;
wire  signed [15:0] sext_ln94_57_fu_1790_p1;
wire   [15:0] sub_ln94_19_fu_1816_p2;
wire  signed [23:0] sext_ln94_59_fu_1822_p1;
wire   [7:0] l_val_V_83_fu_878_p4;
wire   [7:0] tmp_19_fu_1836_p4;
wire   [14:0] shl_ln94_19_fu_1846_p3;
wire  signed [15:0] sext_ln94_61_fu_1854_p1;
wire  signed [15:0] sext_ln94_60_fu_1832_p1;
wire   [15:0] sub_ln94_20_fu_1858_p2;
wire  signed [23:0] sext_ln94_62_fu_1864_p1;
wire   [7:0] l_val_V_84_fu_888_p4;
wire   [7:0] tmp_20_fu_1878_p4;
wire   [14:0] shl_ln94_20_fu_1888_p3;
wire  signed [15:0] sext_ln94_64_fu_1896_p1;
wire  signed [15:0] sext_ln94_63_fu_1874_p1;
wire   [15:0] sub_ln94_21_fu_1900_p2;
wire  signed [23:0] sext_ln94_65_fu_1906_p1;
wire   [7:0] l_val_V_85_fu_898_p4;
wire   [7:0] tmp_21_fu_1920_p4;
wire   [14:0] shl_ln94_21_fu_1930_p3;
wire  signed [15:0] sext_ln94_67_fu_1938_p1;
wire  signed [15:0] sext_ln94_66_fu_1916_p1;
wire   [15:0] sub_ln94_22_fu_1942_p2;
wire  signed [23:0] sext_ln94_68_fu_1948_p1;
wire   [7:0] l_val_V_86_fu_908_p4;
wire   [7:0] tmp_22_fu_1962_p4;
wire   [14:0] shl_ln94_22_fu_1972_p3;
wire  signed [15:0] sext_ln94_70_fu_1980_p1;
wire  signed [15:0] sext_ln94_69_fu_1958_p1;
wire   [15:0] sub_ln94_23_fu_1984_p2;
wire  signed [23:0] sext_ln94_71_fu_1990_p1;
wire   [7:0] l_val_V_87_fu_918_p4;
wire   [7:0] tmp_23_fu_2004_p4;
wire   [14:0] shl_ln94_23_fu_2014_p3;
wire  signed [15:0] sext_ln94_73_fu_2022_p1;
wire  signed [15:0] sext_ln94_72_fu_2000_p1;
wire   [15:0] sub_ln94_24_fu_2026_p2;
wire  signed [23:0] sext_ln94_74_fu_2032_p1;
wire   [7:0] l_val_V_88_fu_928_p4;
wire   [7:0] tmp_24_fu_2046_p4;
wire   [14:0] shl_ln94_24_fu_2056_p3;
wire  signed [15:0] sext_ln94_76_fu_2064_p1;
wire  signed [15:0] sext_ln94_75_fu_2042_p1;
wire   [15:0] sub_ln94_25_fu_2068_p2;
wire  signed [23:0] sext_ln94_77_fu_2074_p1;
wire   [7:0] l_val_V_89_fu_938_p4;
wire   [7:0] tmp_25_fu_2088_p4;
wire   [14:0] shl_ln94_25_fu_2098_p3;
wire  signed [15:0] sext_ln94_79_fu_2106_p1;
wire  signed [15:0] sext_ln94_78_fu_2084_p1;
wire   [15:0] sub_ln94_26_fu_2110_p2;
wire  signed [23:0] sext_ln94_80_fu_2116_p1;
wire   [7:0] l_val_V_90_fu_948_p4;
wire   [7:0] tmp_26_fu_2130_p4;
wire   [14:0] shl_ln94_26_fu_2140_p3;
wire  signed [15:0] sext_ln94_82_fu_2148_p1;
wire  signed [15:0] sext_ln94_81_fu_2126_p1;
wire   [15:0] sub_ln94_27_fu_2152_p2;
wire  signed [23:0] sext_ln94_83_fu_2158_p1;
wire   [7:0] l_val_V_91_fu_958_p4;
wire   [7:0] tmp_27_fu_2172_p4;
wire   [14:0] shl_ln94_27_fu_2182_p3;
wire  signed [15:0] sext_ln94_85_fu_2190_p1;
wire  signed [15:0] sext_ln94_84_fu_2168_p1;
wire   [15:0] sub_ln94_28_fu_2194_p2;
wire  signed [23:0] sext_ln94_86_fu_2200_p1;
wire   [7:0] l_val_V_92_fu_968_p4;
wire   [7:0] tmp_28_fu_2214_p4;
wire   [14:0] shl_ln94_28_fu_2224_p3;
wire  signed [15:0] sext_ln94_88_fu_2232_p1;
wire  signed [15:0] sext_ln94_87_fu_2210_p1;
wire   [15:0] sub_ln94_29_fu_2236_p2;
wire  signed [23:0] sext_ln94_89_fu_2242_p1;
wire   [7:0] l_val_V_93_fu_978_p4;
wire   [7:0] tmp_29_fu_2256_p4;
wire   [14:0] shl_ln94_29_fu_2266_p3;
wire  signed [15:0] sext_ln94_91_fu_2274_p1;
wire  signed [15:0] sext_ln94_90_fu_2252_p1;
wire   [15:0] sub_ln94_30_fu_2278_p2;
wire  signed [23:0] sext_ln94_92_fu_2284_p1;
wire   [7:0] l_val_V_94_fu_988_p4;
wire   [7:0] tmp_30_fu_2298_p4;
wire   [14:0] shl_ln94_30_fu_2308_p3;
wire  signed [15:0] sext_ln94_94_fu_2316_p1;
wire  signed [15:0] sext_ln94_93_fu_2294_p1;
wire   [15:0] sub_ln94_31_fu_2320_p2;
wire  signed [23:0] sext_ln94_95_fu_2326_p1;
wire  signed [31:0] sext_ln87_30_fu_2456_p1;
wire  signed [31:0] sext_ln87_29_fu_2452_p1;
wire  signed [31:0] sext_ln87_28_fu_2448_p1;
wire  signed [31:0] sext_ln87_27_fu_2444_p1;
wire  signed [31:0] sext_ln87_26_fu_2440_p1;
wire  signed [31:0] sext_ln87_25_fu_2436_p1;
wire  signed [31:0] sext_ln87_24_fu_2432_p1;
wire  signed [31:0] sext_ln87_23_fu_2428_p1;
wire  signed [31:0] sext_ln87_22_fu_2424_p1;
wire  signed [31:0] sext_ln87_21_fu_2420_p1;
wire  signed [31:0] sext_ln87_20_fu_2416_p1;
wire  signed [31:0] sext_ln87_19_fu_2412_p1;
wire  signed [31:0] sext_ln87_18_fu_2408_p1;
wire  signed [31:0] sext_ln87_17_fu_2404_p1;
wire  signed [31:0] sext_ln87_16_fu_2400_p1;
wire  signed [31:0] sext_ln87_15_fu_2396_p1;
wire  signed [31:0] sext_ln87_14_fu_2392_p1;
wire  signed [31:0] sext_ln87_13_fu_2388_p1;
wire  signed [31:0] sext_ln87_12_fu_2384_p1;
wire  signed [31:0] sext_ln87_11_fu_2380_p1;
wire  signed [31:0] sext_ln87_10_fu_2376_p1;
wire  signed [31:0] sext_ln87_9_fu_2372_p1;
wire  signed [31:0] sext_ln87_8_fu_2368_p1;
wire  signed [31:0] sext_ln87_7_fu_2364_p1;
wire  signed [31:0] sext_ln87_6_fu_2360_p1;
wire  signed [31:0] sext_ln87_5_fu_2356_p1;
wire  signed [31:0] sext_ln87_4_fu_2352_p1;
wire  signed [31:0] sext_ln87_3_fu_2348_p1;
wire  signed [31:0] sext_ln87_2_fu_2344_p1;
wire  signed [31:0] sext_ln87_1_fu_2340_p1;
wire  signed [31:0] sext_ln87_fu_2336_p1;
wire   [1015:0] p_Result_s_fu_2460_p33;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_647_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        block_fu_206 <= 27'd0;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        block_fu_206 <= block_2_reg_2553;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        count_reg_618 <= count_1_fu_678_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        count_reg_618 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_32_reg_596 <= add_ln94_1_fu_1070_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_32_reg_596 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_33_reg_585 <= add_ln94_2_fu_1112_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_33_reg_585 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_34_reg_574 <= add_ln94_3_fu_1154_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_34_reg_574 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_35_reg_563 <= add_ln94_4_fu_1196_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_35_reg_563 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_36_reg_552 <= add_ln94_5_fu_1238_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_36_reg_552 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_37_reg_541 <= add_ln94_6_fu_1280_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_37_reg_541 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_38_reg_530 <= add_ln94_7_fu_1322_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_38_reg_530 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_39_reg_519 <= add_ln94_8_fu_1364_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_39_reg_519 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_40_reg_508 <= add_ln94_9_fu_1406_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_40_reg_508 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_41_reg_497 <= add_ln94_10_fu_1448_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_41_reg_497 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_42_reg_486 <= add_ln94_11_fu_1490_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_42_reg_486 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_43_reg_475 <= add_ln94_12_fu_1532_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_43_reg_475 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_44_reg_464 <= add_ln94_13_fu_1574_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_44_reg_464 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_45_reg_453 <= add_ln94_14_fu_1616_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_45_reg_453 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_46_reg_442 <= add_ln94_15_fu_1658_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_46_reg_442 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_47_reg_431 <= add_ln94_16_fu_1700_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_47_reg_431 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_48_reg_420 <= add_ln94_17_fu_1742_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_48_reg_420 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_49_reg_409 <= add_ln94_18_fu_1784_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_49_reg_409 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_50_reg_398 <= add_ln94_19_fu_1826_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_50_reg_398 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_51_reg_387 <= add_ln94_20_fu_1868_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_51_reg_387 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_52_reg_376 <= add_ln94_21_fu_1910_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_52_reg_376 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_53_reg_365 <= add_ln94_22_fu_1952_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_53_reg_365 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_54_reg_354 <= add_ln94_23_fu_1994_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_54_reg_354 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_55_reg_343 <= add_ln94_24_fu_2036_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_55_reg_343 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_56_reg_332 <= add_ln94_25_fu_2078_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_56_reg_332 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_57_reg_321 <= add_ln94_26_fu_2120_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_57_reg_321 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_58_reg_310 <= add_ln94_27_fu_2162_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_58_reg_310 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_59_reg_299 <= add_ln94_28_fu_2204_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_59_reg_299 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_60_reg_288 <= add_ln94_29_fu_2246_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_60_reg_288 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_61_reg_277 <= add_ln94_30_fu_2288_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_61_reg_277 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_62_reg_266 <= add_ln94_31_fu_2330_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_62_reg_266 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        result_m_Val_V_reg_607 <= add_ln94_fu_1028_p2;
    end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        result_m_Val_V_reg_607 <= 24'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        row_reg_255 <= row_1_reg_2561;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_647_p2 == 1'd0))) begin
        row_reg_255 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        am_ROWS_read_reg_2540 <= am_ROWS_dout;
        trunc_ln_reg_2545 <= {{fm_COLS_dout[31:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        block_2_reg_2553 <= block_2_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        idx_count_reg_2566 <= count_stream5_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
        row_1_reg_2561 <= row_1_fu_663_p2;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        am_ROWS_blk_n = am_ROWS_empty_n;
    end else begin
        am_ROWS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        am_ROWS_read = 1'b1;
    end else begin
        am_ROWS_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0)))) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_647_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_647_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        count_stream5_blk_n = count_stream5_empty_n;
    end else begin
        count_stream5_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        count_stream5_read = 1'b1;
    end else begin
        count_stream5_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        data_out1_blk_n = data_out1_full_n;
    end else begin
        data_out1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        data_out1_write = 1'b1;
    end else begin
        data_out1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        fm_COLS_blk_n = fm_COLS_empty_n;
    end else begin
        fm_COLS_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        fm_COLS_c15_blk_n = fm_COLS_c15_full_n;
    end else begin
        fm_COLS_c15_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        fm_COLS_c15_write = 1'b1;
    end else begin
        fm_COLS_c15_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        fm_COLS_read = 1'b1;
    end else begin
        fm_COLS_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        fm_stream3_blk_n = fm_stream3_empty_n;
    end else begin
        fm_stream3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        fm_stream3_read = 1'b1;
    end else begin
        fm_stream3_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        idx_stream4_blk_n = idx_stream4_empty_n;
    end else begin
        idx_stream4_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        idx_stream4_read = 1'b1;
    end else begin
        idx_stream4_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_647_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0)) & (icmp_ln81_fu_658_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0))) & (icmp_ln87_fu_673_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln94_10_fu_1448_p2 = ($signed(sext_ln94_32_fu_1444_p1) + $signed(result_m_Val_V_41_reg_497));

assign add_ln94_11_fu_1490_p2 = ($signed(sext_ln94_35_fu_1486_p1) + $signed(result_m_Val_V_42_reg_486));

assign add_ln94_12_fu_1532_p2 = ($signed(sext_ln94_38_fu_1528_p1) + $signed(result_m_Val_V_43_reg_475));

assign add_ln94_13_fu_1574_p2 = ($signed(sext_ln94_41_fu_1570_p1) + $signed(result_m_Val_V_44_reg_464));

assign add_ln94_14_fu_1616_p2 = ($signed(sext_ln94_44_fu_1612_p1) + $signed(result_m_Val_V_45_reg_453));

assign add_ln94_15_fu_1658_p2 = ($signed(sext_ln94_47_fu_1654_p1) + $signed(result_m_Val_V_46_reg_442));

assign add_ln94_16_fu_1700_p2 = ($signed(sext_ln94_50_fu_1696_p1) + $signed(result_m_Val_V_47_reg_431));

assign add_ln94_17_fu_1742_p2 = ($signed(sext_ln94_53_fu_1738_p1) + $signed(result_m_Val_V_48_reg_420));

assign add_ln94_18_fu_1784_p2 = ($signed(sext_ln94_56_fu_1780_p1) + $signed(result_m_Val_V_49_reg_409));

assign add_ln94_19_fu_1826_p2 = ($signed(sext_ln94_59_fu_1822_p1) + $signed(result_m_Val_V_50_reg_398));

assign add_ln94_1_fu_1070_p2 = ($signed(sext_ln94_5_fu_1066_p1) + $signed(result_m_Val_V_32_reg_596));

assign add_ln94_20_fu_1868_p2 = ($signed(sext_ln94_62_fu_1864_p1) + $signed(result_m_Val_V_51_reg_387));

assign add_ln94_21_fu_1910_p2 = ($signed(sext_ln94_65_fu_1906_p1) + $signed(result_m_Val_V_52_reg_376));

assign add_ln94_22_fu_1952_p2 = ($signed(sext_ln94_68_fu_1948_p1) + $signed(result_m_Val_V_53_reg_365));

assign add_ln94_23_fu_1994_p2 = ($signed(sext_ln94_71_fu_1990_p1) + $signed(result_m_Val_V_54_reg_354));

assign add_ln94_24_fu_2036_p2 = ($signed(sext_ln94_74_fu_2032_p1) + $signed(result_m_Val_V_55_reg_343));

assign add_ln94_25_fu_2078_p2 = ($signed(sext_ln94_77_fu_2074_p1) + $signed(result_m_Val_V_56_reg_332));

assign add_ln94_26_fu_2120_p2 = ($signed(sext_ln94_80_fu_2116_p1) + $signed(result_m_Val_V_57_reg_321));

assign add_ln94_27_fu_2162_p2 = ($signed(sext_ln94_83_fu_2158_p1) + $signed(result_m_Val_V_58_reg_310));

assign add_ln94_28_fu_2204_p2 = ($signed(sext_ln94_86_fu_2200_p1) + $signed(result_m_Val_V_59_reg_299));

assign add_ln94_29_fu_2246_p2 = ($signed(sext_ln94_89_fu_2242_p1) + $signed(result_m_Val_V_60_reg_288));

assign add_ln94_2_fu_1112_p2 = ($signed(sext_ln94_8_fu_1108_p1) + $signed(result_m_Val_V_33_reg_585));

assign add_ln94_30_fu_2288_p2 = ($signed(sext_ln94_92_fu_2284_p1) + $signed(result_m_Val_V_61_reg_277));

assign add_ln94_31_fu_2330_p2 = ($signed(sext_ln94_95_fu_2326_p1) + $signed(result_m_Val_V_62_reg_266));

assign add_ln94_3_fu_1154_p2 = ($signed(sext_ln94_11_fu_1150_p1) + $signed(result_m_Val_V_34_reg_574));

assign add_ln94_4_fu_1196_p2 = ($signed(sext_ln94_14_fu_1192_p1) + $signed(result_m_Val_V_35_reg_563));

assign add_ln94_5_fu_1238_p2 = ($signed(sext_ln94_17_fu_1234_p1) + $signed(result_m_Val_V_36_reg_552));

assign add_ln94_6_fu_1280_p2 = ($signed(sext_ln94_20_fu_1276_p1) + $signed(result_m_Val_V_37_reg_541));

assign add_ln94_7_fu_1322_p2 = ($signed(sext_ln94_23_fu_1318_p1) + $signed(result_m_Val_V_38_reg_530));

assign add_ln94_8_fu_1364_p2 = ($signed(sext_ln94_26_fu_1360_p1) + $signed(result_m_Val_V_39_reg_519));

assign add_ln94_9_fu_1406_p2 = ($signed(sext_ln94_29_fu_1402_p1) + $signed(result_m_Val_V_40_reg_508));

assign add_ln94_fu_1028_p2 = ($signed(sext_ln94_2_fu_1024_p1) + $signed(result_m_Val_V_reg_607));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (fm_COLS_c15_full_n == 1'b0) | (fm_COLS_empty_n == 1'b0) | (1'b0 == am_ROWS_empty_n) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln81_fu_658_p2 == 1'd0) & (count_stream5_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = (((icmp_ln87_fu_673_p2 == 1'd1) & (data_out1_full_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (fm_stream3_empty_n == 1'b0)) | ((icmp_ln87_fu_673_p2 == 1'd0) & (idx_stream4_empty_n == 1'b0)));
end

assign block_2_fu_652_p2 = (block_fu_206 + 27'd1);

assign count_1_fu_678_p2 = (count_reg_618 + 8'd1);

assign data_out1_din = $signed(p_Result_s_fu_2460_p33);

assign fm_COLS_c15_din = fm_COLS_dout;

assign icmp_ln79_fu_647_p2 = ((block_fu_206 == trunc_ln_reg_2545) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_658_p2 = ((row_reg_255 == am_ROWS_read_reg_2540) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_673_p2 = ((count_reg_618 == idx_count_reg_2566) ? 1'b1 : 1'b0);

assign l_val_V_63_fu_684_p1 = fm_stream3_dout[7:0];

assign l_val_V_64_fu_688_p4 = {{fm_stream3_dout[15:8]}};

assign l_val_V_65_fu_698_p4 = {{fm_stream3_dout[23:16]}};

assign l_val_V_66_fu_708_p4 = {{fm_stream3_dout[31:24]}};

assign l_val_V_67_fu_718_p4 = {{fm_stream3_dout[39:32]}};

assign l_val_V_68_fu_728_p4 = {{fm_stream3_dout[47:40]}};

assign l_val_V_69_fu_738_p4 = {{fm_stream3_dout[55:48]}};

assign l_val_V_70_fu_748_p4 = {{fm_stream3_dout[63:56]}};

assign l_val_V_71_fu_758_p4 = {{fm_stream3_dout[71:64]}};

assign l_val_V_72_fu_768_p4 = {{fm_stream3_dout[79:72]}};

assign l_val_V_73_fu_778_p4 = {{fm_stream3_dout[87:80]}};

assign l_val_V_74_fu_788_p4 = {{fm_stream3_dout[95:88]}};

assign l_val_V_75_fu_798_p4 = {{fm_stream3_dout[103:96]}};

assign l_val_V_76_fu_808_p4 = {{fm_stream3_dout[111:104]}};

assign l_val_V_77_fu_818_p4 = {{fm_stream3_dout[119:112]}};

assign l_val_V_78_fu_828_p4 = {{fm_stream3_dout[127:120]}};

assign l_val_V_79_fu_838_p4 = {{fm_stream3_dout[135:128]}};

assign l_val_V_80_fu_848_p4 = {{fm_stream3_dout[143:136]}};

assign l_val_V_81_fu_858_p4 = {{fm_stream3_dout[151:144]}};

assign l_val_V_82_fu_868_p4 = {{fm_stream3_dout[159:152]}};

assign l_val_V_83_fu_878_p4 = {{fm_stream3_dout[167:160]}};

assign l_val_V_84_fu_888_p4 = {{fm_stream3_dout[175:168]}};

assign l_val_V_85_fu_898_p4 = {{fm_stream3_dout[183:176]}};

assign l_val_V_86_fu_908_p4 = {{fm_stream3_dout[191:184]}};

assign l_val_V_87_fu_918_p4 = {{fm_stream3_dout[199:192]}};

assign l_val_V_88_fu_928_p4 = {{fm_stream3_dout[207:200]}};

assign l_val_V_89_fu_938_p4 = {{fm_stream3_dout[215:208]}};

assign l_val_V_90_fu_948_p4 = {{fm_stream3_dout[223:216]}};

assign l_val_V_91_fu_958_p4 = {{fm_stream3_dout[231:224]}};

assign l_val_V_92_fu_968_p4 = {{fm_stream3_dout[239:232]}};

assign l_val_V_93_fu_978_p4 = {{fm_stream3_dout[247:240]}};

assign l_val_V_94_fu_988_p4 = {{fm_stream3_dout[255:248]}};

assign p_Result_s_fu_2460_p33 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{result_m_Val_V_62_reg_266}, {sext_ln87_30_fu_2456_p1}}, {sext_ln87_29_fu_2452_p1}}, {sext_ln87_28_fu_2448_p1}}, {sext_ln87_27_fu_2444_p1}}, {sext_ln87_26_fu_2440_p1}}, {sext_ln87_25_fu_2436_p1}}, {sext_ln87_24_fu_2432_p1}}, {sext_ln87_23_fu_2428_p1}}, {sext_ln87_22_fu_2424_p1}}, {sext_ln87_21_fu_2420_p1}}, {sext_ln87_20_fu_2416_p1}}, {sext_ln87_19_fu_2412_p1}}, {sext_ln87_18_fu_2408_p1}}, {sext_ln87_17_fu_2404_p1}}, {sext_ln87_16_fu_2400_p1}}, {sext_ln87_15_fu_2396_p1}}, {sext_ln87_14_fu_2392_p1}}, {sext_ln87_13_fu_2388_p1}}, {sext_ln87_12_fu_2384_p1}}, {sext_ln87_11_fu_2380_p1}}, {sext_ln87_10_fu_2376_p1}}, {sext_ln87_9_fu_2372_p1}}, {sext_ln87_8_fu_2368_p1}}, {sext_ln87_7_fu_2364_p1}}, {sext_ln87_6_fu_2360_p1}}, {sext_ln87_5_fu_2356_p1}}, {sext_ln87_4_fu_2352_p1}}, {sext_ln87_3_fu_2348_p1}}, {sext_ln87_2_fu_2344_p1}}, {sext_ln87_1_fu_2340_p1}}, {sext_ln87_fu_2336_p1}};

assign row_1_fu_663_p2 = (row_reg_255 + 32'd1);

assign sext_ln87_10_fu_2376_p1 = result_m_Val_V_41_reg_497;

assign sext_ln87_11_fu_2380_p1 = result_m_Val_V_42_reg_486;

assign sext_ln87_12_fu_2384_p1 = result_m_Val_V_43_reg_475;

assign sext_ln87_13_fu_2388_p1 = result_m_Val_V_44_reg_464;

assign sext_ln87_14_fu_2392_p1 = result_m_Val_V_45_reg_453;

assign sext_ln87_15_fu_2396_p1 = result_m_Val_V_46_reg_442;

assign sext_ln87_16_fu_2400_p1 = result_m_Val_V_47_reg_431;

assign sext_ln87_17_fu_2404_p1 = result_m_Val_V_48_reg_420;

assign sext_ln87_18_fu_2408_p1 = result_m_Val_V_49_reg_409;

assign sext_ln87_19_fu_2412_p1 = result_m_Val_V_50_reg_398;

assign sext_ln87_1_fu_2340_p1 = result_m_Val_V_32_reg_596;

assign sext_ln87_20_fu_2416_p1 = result_m_Val_V_51_reg_387;

assign sext_ln87_21_fu_2420_p1 = result_m_Val_V_52_reg_376;

assign sext_ln87_22_fu_2424_p1 = result_m_Val_V_53_reg_365;

assign sext_ln87_23_fu_2428_p1 = result_m_Val_V_54_reg_354;

assign sext_ln87_24_fu_2432_p1 = result_m_Val_V_55_reg_343;

assign sext_ln87_25_fu_2436_p1 = result_m_Val_V_56_reg_332;

assign sext_ln87_26_fu_2440_p1 = result_m_Val_V_57_reg_321;

assign sext_ln87_27_fu_2444_p1 = result_m_Val_V_58_reg_310;

assign sext_ln87_28_fu_2448_p1 = result_m_Val_V_59_reg_299;

assign sext_ln87_29_fu_2452_p1 = result_m_Val_V_60_reg_288;

assign sext_ln87_2_fu_2344_p1 = result_m_Val_V_33_reg_585;

assign sext_ln87_30_fu_2456_p1 = result_m_Val_V_61_reg_277;

assign sext_ln87_3_fu_2348_p1 = result_m_Val_V_34_reg_574;

assign sext_ln87_4_fu_2352_p1 = result_m_Val_V_35_reg_563;

assign sext_ln87_5_fu_2356_p1 = result_m_Val_V_36_reg_552;

assign sext_ln87_6_fu_2360_p1 = result_m_Val_V_37_reg_541;

assign sext_ln87_7_fu_2364_p1 = result_m_Val_V_38_reg_530;

assign sext_ln87_8_fu_2368_p1 = result_m_Val_V_39_reg_519;

assign sext_ln87_9_fu_2372_p1 = result_m_Val_V_40_reg_508;

assign sext_ln87_fu_2336_p1 = result_m_Val_V_reg_607;

assign sext_ln94_10_fu_1140_p1 = $signed(shl_ln94_3_fu_1132_p3);

assign sext_ln94_11_fu_1150_p1 = $signed(sub_ln94_3_fu_1144_p2);

assign sext_ln94_12_fu_1160_p1 = $signed(l_val_V_67_fu_718_p4);

assign sext_ln94_13_fu_1182_p1 = $signed(shl_ln94_4_fu_1174_p3);

assign sext_ln94_14_fu_1192_p1 = $signed(sub_ln94_4_fu_1186_p2);

assign sext_ln94_15_fu_1202_p1 = $signed(l_val_V_68_fu_728_p4);

assign sext_ln94_16_fu_1224_p1 = $signed(shl_ln94_5_fu_1216_p3);

assign sext_ln94_17_fu_1234_p1 = $signed(sub_ln94_5_fu_1228_p2);

assign sext_ln94_18_fu_1244_p1 = $signed(l_val_V_69_fu_738_p4);

assign sext_ln94_19_fu_1266_p1 = $signed(shl_ln94_6_fu_1258_p3);

assign sext_ln94_1_fu_1014_p1 = $signed(shl_ln_fu_1006_p3);

assign sext_ln94_20_fu_1276_p1 = $signed(sub_ln94_6_fu_1270_p2);

assign sext_ln94_21_fu_1286_p1 = $signed(l_val_V_70_fu_748_p4);

assign sext_ln94_22_fu_1308_p1 = $signed(shl_ln94_7_fu_1300_p3);

assign sext_ln94_23_fu_1318_p1 = $signed(sub_ln94_7_fu_1312_p2);

assign sext_ln94_24_fu_1328_p1 = $signed(l_val_V_71_fu_758_p4);

assign sext_ln94_25_fu_1350_p1 = $signed(shl_ln94_8_fu_1342_p3);

assign sext_ln94_26_fu_1360_p1 = $signed(sub_ln94_8_fu_1354_p2);

assign sext_ln94_27_fu_1370_p1 = $signed(l_val_V_72_fu_768_p4);

assign sext_ln94_28_fu_1392_p1 = $signed(shl_ln94_9_fu_1384_p3);

assign sext_ln94_29_fu_1402_p1 = $signed(sub_ln94_9_fu_1396_p2);

assign sext_ln94_2_fu_1024_p1 = $signed(sub_ln94_fu_1018_p2);

assign sext_ln94_30_fu_1412_p1 = $signed(l_val_V_73_fu_778_p4);

assign sext_ln94_31_fu_1434_p1 = $signed(shl_ln94_s_fu_1426_p3);

assign sext_ln94_32_fu_1444_p1 = $signed(sub_ln94_10_fu_1438_p2);

assign sext_ln94_33_fu_1454_p1 = $signed(l_val_V_74_fu_788_p4);

assign sext_ln94_34_fu_1476_p1 = $signed(shl_ln94_10_fu_1468_p3);

assign sext_ln94_35_fu_1486_p1 = $signed(sub_ln94_11_fu_1480_p2);

assign sext_ln94_36_fu_1496_p1 = $signed(l_val_V_75_fu_798_p4);

assign sext_ln94_37_fu_1518_p1 = $signed(shl_ln94_11_fu_1510_p3);

assign sext_ln94_38_fu_1528_p1 = $signed(sub_ln94_12_fu_1522_p2);

assign sext_ln94_39_fu_1538_p1 = $signed(l_val_V_76_fu_808_p4);

assign sext_ln94_3_fu_1034_p1 = $signed(l_val_V_64_fu_688_p4);

assign sext_ln94_40_fu_1560_p1 = $signed(shl_ln94_12_fu_1552_p3);

assign sext_ln94_41_fu_1570_p1 = $signed(sub_ln94_13_fu_1564_p2);

assign sext_ln94_42_fu_1580_p1 = $signed(l_val_V_77_fu_818_p4);

assign sext_ln94_43_fu_1602_p1 = $signed(shl_ln94_13_fu_1594_p3);

assign sext_ln94_44_fu_1612_p1 = $signed(sub_ln94_14_fu_1606_p2);

assign sext_ln94_45_fu_1622_p1 = $signed(l_val_V_78_fu_828_p4);

assign sext_ln94_46_fu_1644_p1 = $signed(shl_ln94_14_fu_1636_p3);

assign sext_ln94_47_fu_1654_p1 = $signed(sub_ln94_15_fu_1648_p2);

assign sext_ln94_48_fu_1664_p1 = $signed(l_val_V_79_fu_838_p4);

assign sext_ln94_49_fu_1686_p1 = $signed(shl_ln94_15_fu_1678_p3);

assign sext_ln94_4_fu_1056_p1 = $signed(shl_ln94_1_fu_1048_p3);

assign sext_ln94_50_fu_1696_p1 = $signed(sub_ln94_16_fu_1690_p2);

assign sext_ln94_51_fu_1706_p1 = $signed(l_val_V_80_fu_848_p4);

assign sext_ln94_52_fu_1728_p1 = $signed(shl_ln94_16_fu_1720_p3);

assign sext_ln94_53_fu_1738_p1 = $signed(sub_ln94_17_fu_1732_p2);

assign sext_ln94_54_fu_1748_p1 = $signed(l_val_V_81_fu_858_p4);

assign sext_ln94_55_fu_1770_p1 = $signed(shl_ln94_17_fu_1762_p3);

assign sext_ln94_56_fu_1780_p1 = $signed(sub_ln94_18_fu_1774_p2);

assign sext_ln94_57_fu_1790_p1 = $signed(l_val_V_82_fu_868_p4);

assign sext_ln94_58_fu_1812_p1 = $signed(shl_ln94_18_fu_1804_p3);

assign sext_ln94_59_fu_1822_p1 = $signed(sub_ln94_19_fu_1816_p2);

assign sext_ln94_5_fu_1066_p1 = $signed(sub_ln94_1_fu_1060_p2);

assign sext_ln94_60_fu_1832_p1 = $signed(l_val_V_83_fu_878_p4);

assign sext_ln94_61_fu_1854_p1 = $signed(shl_ln94_19_fu_1846_p3);

assign sext_ln94_62_fu_1864_p1 = $signed(sub_ln94_20_fu_1858_p2);

assign sext_ln94_63_fu_1874_p1 = $signed(l_val_V_84_fu_888_p4);

assign sext_ln94_64_fu_1896_p1 = $signed(shl_ln94_20_fu_1888_p3);

assign sext_ln94_65_fu_1906_p1 = $signed(sub_ln94_21_fu_1900_p2);

assign sext_ln94_66_fu_1916_p1 = $signed(l_val_V_85_fu_898_p4);

assign sext_ln94_67_fu_1938_p1 = $signed(shl_ln94_21_fu_1930_p3);

assign sext_ln94_68_fu_1948_p1 = $signed(sub_ln94_22_fu_1942_p2);

assign sext_ln94_69_fu_1958_p1 = $signed(l_val_V_86_fu_908_p4);

assign sext_ln94_6_fu_1076_p1 = $signed(l_val_V_65_fu_698_p4);

assign sext_ln94_70_fu_1980_p1 = $signed(shl_ln94_22_fu_1972_p3);

assign sext_ln94_71_fu_1990_p1 = $signed(sub_ln94_23_fu_1984_p2);

assign sext_ln94_72_fu_2000_p1 = $signed(l_val_V_87_fu_918_p4);

assign sext_ln94_73_fu_2022_p1 = $signed(shl_ln94_23_fu_2014_p3);

assign sext_ln94_74_fu_2032_p1 = $signed(sub_ln94_24_fu_2026_p2);

assign sext_ln94_75_fu_2042_p1 = $signed(l_val_V_88_fu_928_p4);

assign sext_ln94_76_fu_2064_p1 = $signed(shl_ln94_24_fu_2056_p3);

assign sext_ln94_77_fu_2074_p1 = $signed(sub_ln94_25_fu_2068_p2);

assign sext_ln94_78_fu_2084_p1 = $signed(l_val_V_89_fu_938_p4);

assign sext_ln94_79_fu_2106_p1 = $signed(shl_ln94_25_fu_2098_p3);

assign sext_ln94_7_fu_1098_p1 = $signed(shl_ln94_2_fu_1090_p3);

assign sext_ln94_80_fu_2116_p1 = $signed(sub_ln94_26_fu_2110_p2);

assign sext_ln94_81_fu_2126_p1 = $signed(l_val_V_90_fu_948_p4);

assign sext_ln94_82_fu_2148_p1 = $signed(shl_ln94_26_fu_2140_p3);

assign sext_ln94_83_fu_2158_p1 = $signed(sub_ln94_27_fu_2152_p2);

assign sext_ln94_84_fu_2168_p1 = $signed(l_val_V_91_fu_958_p4);

assign sext_ln94_85_fu_2190_p1 = $signed(shl_ln94_27_fu_2182_p3);

assign sext_ln94_86_fu_2200_p1 = $signed(sub_ln94_28_fu_2194_p2);

assign sext_ln94_87_fu_2210_p1 = $signed(l_val_V_92_fu_968_p4);

assign sext_ln94_88_fu_2232_p1 = $signed(shl_ln94_28_fu_2224_p3);

assign sext_ln94_89_fu_2242_p1 = $signed(sub_ln94_29_fu_2236_p2);

assign sext_ln94_8_fu_1108_p1 = $signed(sub_ln94_2_fu_1102_p2);

assign sext_ln94_90_fu_2252_p1 = $signed(l_val_V_93_fu_978_p4);

assign sext_ln94_91_fu_2274_p1 = $signed(shl_ln94_29_fu_2266_p3);

assign sext_ln94_92_fu_2284_p1 = $signed(sub_ln94_30_fu_2278_p2);

assign sext_ln94_93_fu_2294_p1 = $signed(l_val_V_94_fu_988_p4);

assign sext_ln94_94_fu_2316_p1 = $signed(shl_ln94_30_fu_2308_p3);

assign sext_ln94_95_fu_2326_p1 = $signed(sub_ln94_31_fu_2320_p2);

assign sext_ln94_9_fu_1118_p1 = $signed(l_val_V_66_fu_708_p4);

assign sext_ln94_fu_998_p1 = $signed(l_val_V_63_fu_684_p1);

assign shl_ln94_10_fu_1468_p3 = {{tmp_10_fu_1458_p4}, {7'd0}};

assign shl_ln94_11_fu_1510_p3 = {{tmp_11_fu_1500_p4}, {7'd0}};

assign shl_ln94_12_fu_1552_p3 = {{tmp_12_fu_1542_p4}, {7'd0}};

assign shl_ln94_13_fu_1594_p3 = {{tmp_13_fu_1584_p4}, {7'd0}};

assign shl_ln94_14_fu_1636_p3 = {{tmp_14_fu_1626_p4}, {7'd0}};

assign shl_ln94_15_fu_1678_p3 = {{tmp_15_fu_1668_p4}, {7'd0}};

assign shl_ln94_16_fu_1720_p3 = {{tmp_16_fu_1710_p4}, {7'd0}};

assign shl_ln94_17_fu_1762_p3 = {{tmp_17_fu_1752_p4}, {7'd0}};

assign shl_ln94_18_fu_1804_p3 = {{tmp_18_fu_1794_p4}, {7'd0}};

assign shl_ln94_19_fu_1846_p3 = {{tmp_19_fu_1836_p4}, {7'd0}};

assign shl_ln94_1_fu_1048_p3 = {{tmp_1_fu_1038_p4}, {7'd0}};

assign shl_ln94_20_fu_1888_p3 = {{tmp_20_fu_1878_p4}, {7'd0}};

assign shl_ln94_21_fu_1930_p3 = {{tmp_21_fu_1920_p4}, {7'd0}};

assign shl_ln94_22_fu_1972_p3 = {{tmp_22_fu_1962_p4}, {7'd0}};

assign shl_ln94_23_fu_2014_p3 = {{tmp_23_fu_2004_p4}, {7'd0}};

assign shl_ln94_24_fu_2056_p3 = {{tmp_24_fu_2046_p4}, {7'd0}};

assign shl_ln94_25_fu_2098_p3 = {{tmp_25_fu_2088_p4}, {7'd0}};

assign shl_ln94_26_fu_2140_p3 = {{tmp_26_fu_2130_p4}, {7'd0}};

assign shl_ln94_27_fu_2182_p3 = {{tmp_27_fu_2172_p4}, {7'd0}};

assign shl_ln94_28_fu_2224_p3 = {{tmp_28_fu_2214_p4}, {7'd0}};

assign shl_ln94_29_fu_2266_p3 = {{tmp_29_fu_2256_p4}, {7'd0}};

assign shl_ln94_2_fu_1090_p3 = {{tmp_2_fu_1080_p4}, {7'd0}};

assign shl_ln94_30_fu_2308_p3 = {{tmp_30_fu_2298_p4}, {7'd0}};

assign shl_ln94_3_fu_1132_p3 = {{tmp_3_fu_1122_p4}, {7'd0}};

assign shl_ln94_4_fu_1174_p3 = {{tmp_4_fu_1164_p4}, {7'd0}};

assign shl_ln94_5_fu_1216_p3 = {{tmp_5_fu_1206_p4}, {7'd0}};

assign shl_ln94_6_fu_1258_p3 = {{tmp_6_fu_1248_p4}, {7'd0}};

assign shl_ln94_7_fu_1300_p3 = {{tmp_7_fu_1290_p4}, {7'd0}};

assign shl_ln94_8_fu_1342_p3 = {{tmp_8_fu_1332_p4}, {7'd0}};

assign shl_ln94_9_fu_1384_p3 = {{tmp_9_fu_1374_p4}, {7'd0}};

assign shl_ln94_s_fu_1426_p3 = {{tmp_s_fu_1416_p4}, {7'd0}};

assign shl_ln_fu_1006_p3 = {{trunc_ln94_fu_1002_p1}, {7'd0}};

assign sub_ln94_10_fu_1438_p2 = ($signed(sext_ln94_31_fu_1434_p1) - $signed(sext_ln94_30_fu_1412_p1));

assign sub_ln94_11_fu_1480_p2 = ($signed(sext_ln94_34_fu_1476_p1) - $signed(sext_ln94_33_fu_1454_p1));

assign sub_ln94_12_fu_1522_p2 = ($signed(sext_ln94_37_fu_1518_p1) - $signed(sext_ln94_36_fu_1496_p1));

assign sub_ln94_13_fu_1564_p2 = ($signed(sext_ln94_40_fu_1560_p1) - $signed(sext_ln94_39_fu_1538_p1));

assign sub_ln94_14_fu_1606_p2 = ($signed(sext_ln94_43_fu_1602_p1) - $signed(sext_ln94_42_fu_1580_p1));

assign sub_ln94_15_fu_1648_p2 = ($signed(sext_ln94_46_fu_1644_p1) - $signed(sext_ln94_45_fu_1622_p1));

assign sub_ln94_16_fu_1690_p2 = ($signed(sext_ln94_49_fu_1686_p1) - $signed(sext_ln94_48_fu_1664_p1));

assign sub_ln94_17_fu_1732_p2 = ($signed(sext_ln94_52_fu_1728_p1) - $signed(sext_ln94_51_fu_1706_p1));

assign sub_ln94_18_fu_1774_p2 = ($signed(sext_ln94_55_fu_1770_p1) - $signed(sext_ln94_54_fu_1748_p1));

assign sub_ln94_19_fu_1816_p2 = ($signed(sext_ln94_58_fu_1812_p1) - $signed(sext_ln94_57_fu_1790_p1));

assign sub_ln94_1_fu_1060_p2 = ($signed(sext_ln94_4_fu_1056_p1) - $signed(sext_ln94_3_fu_1034_p1));

assign sub_ln94_20_fu_1858_p2 = ($signed(sext_ln94_61_fu_1854_p1) - $signed(sext_ln94_60_fu_1832_p1));

assign sub_ln94_21_fu_1900_p2 = ($signed(sext_ln94_64_fu_1896_p1) - $signed(sext_ln94_63_fu_1874_p1));

assign sub_ln94_22_fu_1942_p2 = ($signed(sext_ln94_67_fu_1938_p1) - $signed(sext_ln94_66_fu_1916_p1));

assign sub_ln94_23_fu_1984_p2 = ($signed(sext_ln94_70_fu_1980_p1) - $signed(sext_ln94_69_fu_1958_p1));

assign sub_ln94_24_fu_2026_p2 = ($signed(sext_ln94_73_fu_2022_p1) - $signed(sext_ln94_72_fu_2000_p1));

assign sub_ln94_25_fu_2068_p2 = ($signed(sext_ln94_76_fu_2064_p1) - $signed(sext_ln94_75_fu_2042_p1));

assign sub_ln94_26_fu_2110_p2 = ($signed(sext_ln94_79_fu_2106_p1) - $signed(sext_ln94_78_fu_2084_p1));

assign sub_ln94_27_fu_2152_p2 = ($signed(sext_ln94_82_fu_2148_p1) - $signed(sext_ln94_81_fu_2126_p1));

assign sub_ln94_28_fu_2194_p2 = ($signed(sext_ln94_85_fu_2190_p1) - $signed(sext_ln94_84_fu_2168_p1));

assign sub_ln94_29_fu_2236_p2 = ($signed(sext_ln94_88_fu_2232_p1) - $signed(sext_ln94_87_fu_2210_p1));

assign sub_ln94_2_fu_1102_p2 = ($signed(sext_ln94_7_fu_1098_p1) - $signed(sext_ln94_6_fu_1076_p1));

assign sub_ln94_30_fu_2278_p2 = ($signed(sext_ln94_91_fu_2274_p1) - $signed(sext_ln94_90_fu_2252_p1));

assign sub_ln94_31_fu_2320_p2 = ($signed(sext_ln94_94_fu_2316_p1) - $signed(sext_ln94_93_fu_2294_p1));

assign sub_ln94_3_fu_1144_p2 = ($signed(sext_ln94_10_fu_1140_p1) - $signed(sext_ln94_9_fu_1118_p1));

assign sub_ln94_4_fu_1186_p2 = ($signed(sext_ln94_13_fu_1182_p1) - $signed(sext_ln94_12_fu_1160_p1));

assign sub_ln94_5_fu_1228_p2 = ($signed(sext_ln94_16_fu_1224_p1) - $signed(sext_ln94_15_fu_1202_p1));

assign sub_ln94_6_fu_1270_p2 = ($signed(sext_ln94_19_fu_1266_p1) - $signed(sext_ln94_18_fu_1244_p1));

assign sub_ln94_7_fu_1312_p2 = ($signed(sext_ln94_22_fu_1308_p1) - $signed(sext_ln94_21_fu_1286_p1));

assign sub_ln94_8_fu_1354_p2 = ($signed(sext_ln94_25_fu_1350_p1) - $signed(sext_ln94_24_fu_1328_p1));

assign sub_ln94_9_fu_1396_p2 = ($signed(sext_ln94_28_fu_1392_p1) - $signed(sext_ln94_27_fu_1370_p1));

assign sub_ln94_fu_1018_p2 = ($signed(sext_ln94_1_fu_1014_p1) - $signed(sext_ln94_fu_998_p1));

assign tmp_10_fu_1458_p4 = {{fm_stream3_dout[95:88]}};

assign tmp_11_fu_1500_p4 = {{fm_stream3_dout[103:96]}};

assign tmp_12_fu_1542_p4 = {{fm_stream3_dout[111:104]}};

assign tmp_13_fu_1584_p4 = {{fm_stream3_dout[119:112]}};

assign tmp_14_fu_1626_p4 = {{fm_stream3_dout[127:120]}};

assign tmp_15_fu_1668_p4 = {{fm_stream3_dout[135:128]}};

assign tmp_16_fu_1710_p4 = {{fm_stream3_dout[143:136]}};

assign tmp_17_fu_1752_p4 = {{fm_stream3_dout[151:144]}};

assign tmp_18_fu_1794_p4 = {{fm_stream3_dout[159:152]}};

assign tmp_19_fu_1836_p4 = {{fm_stream3_dout[167:160]}};

assign tmp_1_fu_1038_p4 = {{fm_stream3_dout[15:8]}};

assign tmp_20_fu_1878_p4 = {{fm_stream3_dout[175:168]}};

assign tmp_21_fu_1920_p4 = {{fm_stream3_dout[183:176]}};

assign tmp_22_fu_1962_p4 = {{fm_stream3_dout[191:184]}};

assign tmp_23_fu_2004_p4 = {{fm_stream3_dout[199:192]}};

assign tmp_24_fu_2046_p4 = {{fm_stream3_dout[207:200]}};

assign tmp_25_fu_2088_p4 = {{fm_stream3_dout[215:208]}};

assign tmp_26_fu_2130_p4 = {{fm_stream3_dout[223:216]}};

assign tmp_27_fu_2172_p4 = {{fm_stream3_dout[231:224]}};

assign tmp_28_fu_2214_p4 = {{fm_stream3_dout[239:232]}};

assign tmp_29_fu_2256_p4 = {{fm_stream3_dout[247:240]}};

assign tmp_2_fu_1080_p4 = {{fm_stream3_dout[23:16]}};

assign tmp_30_fu_2298_p4 = {{fm_stream3_dout[255:248]}};

assign tmp_3_fu_1122_p4 = {{fm_stream3_dout[31:24]}};

assign tmp_4_fu_1164_p4 = {{fm_stream3_dout[39:32]}};

assign tmp_5_fu_1206_p4 = {{fm_stream3_dout[47:40]}};

assign tmp_6_fu_1248_p4 = {{fm_stream3_dout[55:48]}};

assign tmp_7_fu_1290_p4 = {{fm_stream3_dout[63:56]}};

assign tmp_8_fu_1332_p4 = {{fm_stream3_dout[71:64]}};

assign tmp_9_fu_1374_p4 = {{fm_stream3_dout[79:72]}};

assign tmp_s_fu_1416_p4 = {{fm_stream3_dout[87:80]}};

assign trunc_ln94_fu_1002_p1 = fm_stream3_dout[7:0];

endmodule //sparse_mul_ap_uint_256_ap_int_32_ap_int_8_ap_int_8_32u_s
