// Seed: 4205125084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output logic id_3,
    input wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input uwire id_7,
    input wand id_8,
    input logic id_9,
    input tri1 id_10,
    id_12
);
  tri1 id_13, id_14;
  always id_3 = id_9;
  assign id_6 = id_8 == "";
  wire id_15, id_16, id_17;
  initial id_3 <= ~id_7;
  wire id_18;
  assign id_14 = id_7.product;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_15,
      id_16,
      id_17,
      id_18
  );
  wire id_19, id_20, id_21;
  wire id_22;
endmodule
