   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"d51_util.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.dbg_print,"ax",%progbits
  18              		.align	1
  19              		.global	dbg_print
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	dbg_print:
  26              	.LFB123:
  27              		.file 1 "tmk_core/protocol/arm_atsam/d51_util.c"
   1:tmk_core/protocol/arm_atsam/d51_util.c **** #include "d51_util.h"
   2:tmk_core/protocol/arm_atsam/d51_util.c **** 
   3:tmk_core/protocol/arm_atsam/d51_util.c **** static volatile uint32_t w;
   4:tmk_core/protocol/arm_atsam/d51_util.c **** 
   5:tmk_core/protocol/arm_atsam/d51_util.c **** // Display unsigned 32-bit number by port toggling DBG_1 (to view on a scope)
   6:tmk_core/protocol/arm_atsam/d51_util.c **** // Read as follows: 1230 = |    | |    | | |    ||  (note zero is fast double toggle)
   7:tmk_core/protocol/arm_atsam/d51_util.c **** #define DBG_PAUSE 5
   8:tmk_core/protocol/arm_atsam/d51_util.c **** void dbg_print(uint32_t x) {
  28              		.loc 1 8 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
   9:tmk_core/protocol/arm_atsam/d51_util.c ****     int8_t   t;
  10:tmk_core/protocol/arm_atsam/d51_util.c ****     uint32_t n;
  11:tmk_core/protocol/arm_atsam/d51_util.c ****     uint32_t p, p2;
  12:tmk_core/protocol/arm_atsam/d51_util.c **** 
  13:tmk_core/protocol/arm_atsam/d51_util.c ****     if (x < 10)
  33              		.loc 1 13 0
  34 0000 0928     		cmp	r0, #9
   8:tmk_core/protocol/arm_atsam/d51_util.c ****     int8_t   t;
  35              		.loc 1 8 0
  36 0002 70B5     		push	{r4, r5, r6, lr}
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 4, -16
  39              		.cfi_offset 5, -12
  40              		.cfi_offset 6, -8
  41              		.cfi_offset 14, -4
  42              		.loc 1 13 0
  43 0004 38D9     		bls	.L10
  14:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 0;
  15:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100)
  44              		.loc 1 15 0
  45 0006 6328     		cmp	r0, #99
  46 0008 38D9     		bls	.L11
  16:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 1;
  17:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000)
  47              		.loc 1 17 0
  48 000a B0F57A7F 		cmp	r0, #1000
  49 000e 37D3     		bcc	.L12
  18:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 2;
  19:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000)
  50              		.loc 1 19 0
  51 0010 42F20F73 		movw	r3, #9999
  52 0014 9842     		cmp	r0, r3
  53 0016 35D9     		bls	.L13
  20:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 3;
  21:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000)
  54              		.loc 1 21 0
  55 0018 254B     		ldr	r3, .L23
  56 001a 9842     		cmp	r0, r3
  57 001c 34D9     		bls	.L14
  22:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 4;
  23:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000)
  58              		.loc 1 23 0
  59 001e 254B     		ldr	r3, .L23+4
  60 0020 9842     		cmp	r0, r3
  61 0022 33D9     		bls	.L15
  24:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 5;
  25:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000000)
  62              		.loc 1 25 0
  63 0024 244B     		ldr	r3, .L23+8
  64 0026 9842     		cmp	r0, r3
  65 0028 32D9     		bls	.L16
  26:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 6;
  27:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000000)
  66              		.loc 1 27 0
  67 002a 244B     		ldr	r3, .L23+12
  68 002c 9842     		cmp	r0, r3
  69 002e 31D9     		bls	.L17
  28:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 7;
  29:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000000)
  30:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 8;
  31:tmk_core/protocol/arm_atsam/d51_util.c ****     else
  32:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 9;
  70              		.loc 1 32 0
  71 0030 234B     		ldr	r3, .L23+16
  72 0032 9842     		cmp	r0, r3
  73 0034 94BF     		ite	ls
  74 0036 0823     		movls	r3, #8
  75 0038 0923     		movhi	r3, #9
  76              	.L2:
  77 003a 224A     		ldr	r2, .L23+20
  33:tmk_core/protocol/arm_atsam/d51_util.c **** 
  34:tmk_core/protocol/arm_atsam/d51_util.c ****     while (t >= 0) {
  35:tmk_core/protocol/arm_atsam/d51_util.c ****         p2 = t;
  36:tmk_core/protocol/arm_atsam/d51_util.c ****         p  = 1;
  37:tmk_core/protocol/arm_atsam/d51_util.c ****         while (p2--) p *= 10;
  78              		.loc 1 37 0
  79 003c 0A26     		movs	r6, #10
  38:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
  39:tmk_core/protocol/arm_atsam/d51_util.c ****         x -= n * p;
  40:tmk_core/protocol/arm_atsam/d51_util.c ****         if (!n) {
  41:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_ON;
  42:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_OFF;
  43:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_ON;
  44:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_OFF;
  45:tmk_core/protocol/arm_atsam/d51_util.c ****             n--;
  46:tmk_core/protocol/arm_atsam/d51_util.c ****         } else {
  47:tmk_core/protocol/arm_atsam/d51_util.c ****             while (n > 0) {
  48:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_1_ON;
  80              		.loc 1 48 0
  81 003e 0821     		movs	r1, #8
  82              	.L7:
  83              	.LVL1:
  35:tmk_core/protocol/arm_atsam/d51_util.c ****         p  = 1;
  84              		.loc 1 35 0
  85 0040 1C46     		mov	r4, r3
  86              	.LVL2:
  36:tmk_core/protocol/arm_atsam/d51_util.c ****         while (p2--) p *= 10;
  87              		.loc 1 36 0
  88 0042 0125     		movs	r5, #1
  89              	.LVL3:
  90              	.L3:
  37:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
  91              		.loc 1 37 0 discriminator 1
  92 0044 14F1FF34 		adds	r4, r4, #-1
  93              	.LVL4:
  94 0048 26D2     		bcs	.L4
  38:tmk_core/protocol/arm_atsam/d51_util.c ****         x -= n * p;
  95              		.loc 1 38 0
  96 004a B0FBF5F4 		udiv	r4, r0, r5
  97              	.LVL5:
  98 004e 05FB1400 		mls	r0, r5, r4, r0
  99              	.LVL6:
  40:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_ON;
 100              		.loc 1 40 0
 101 0052 1CBB     		cbnz	r4, .L5
  41:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_OFF;
 102              		.loc 1 41 0
 103 0054 C2F89810 		str	r1, [r2, #152]
  42:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_ON;
 104              		.loc 1 42 0
 105 0058 C2F89410 		str	r1, [r2, #148]
  43:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_1_OFF;
 106              		.loc 1 43 0
 107 005c C2F89810 		str	r1, [r2, #152]
  44:tmk_core/protocol/arm_atsam/d51_util.c ****             n--;
 108              		.loc 1 44 0
 109 0060 C2F89410 		str	r1, [r2, #148]
 110              	.LVL7:
 111              	.L6:
 112 0064 013B     		subs	r3, r3, #1
 113              	.LVL8:
 114 0066 5BB2     		sxtb	r3, r3
 115              	.LVL9:
  34:tmk_core/protocol/arm_atsam/d51_util.c ****         p2 = t;
 116              		.loc 1 34 0
 117 0068 5C1C     		adds	r4, r3, #1
 118 006a E9D1     		bne	.L7
  49:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_1_OFF;
  50:tmk_core/protocol/arm_atsam/d51_util.c ****                 n--;
  51:tmk_core/protocol/arm_atsam/d51_util.c ****             }
  52:tmk_core/protocol/arm_atsam/d51_util.c ****         }
  53:tmk_core/protocol/arm_atsam/d51_util.c **** 
  54:tmk_core/protocol/arm_atsam/d51_util.c ****         t--;
  55:tmk_core/protocol/arm_atsam/d51_util.c ****     }
  56:tmk_core/protocol/arm_atsam/d51_util.c **** 
  57:tmk_core/protocol/arm_atsam/d51_util.c ****     for (w = DBG_PAUSE; w; w--)
 119              		.loc 1 57 0
 120 006c 164B     		ldr	r3, .L23+24
 121              	.LVL10:
 122 006e 0522     		movs	r2, #5
 123              	.L22:
 124              		.loc 1 57 0 is_stmt 0 discriminator 3
 125 0070 1A60     		str	r2, [r3]
 126 0072 1A68     		ldr	r2, [r3]
 127 0074 CAB9     		cbnz	r2, .L9
  58:tmk_core/protocol/arm_atsam/d51_util.c ****         ;  // Long pause after number is complete
  59:tmk_core/protocol/arm_atsam/d51_util.c **** }
 128              		.loc 1 59 0 is_stmt 1
 129 0076 70BD     		pop	{r4, r5, r6, pc}
 130              	.LVL11:
 131              	.L10:
  14:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100)
 132              		.loc 1 14 0
 133 0078 0023     		movs	r3, #0
 134 007a DEE7     		b	.L2
 135              	.L11:
  16:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000)
 136              		.loc 1 16 0
 137 007c 0123     		movs	r3, #1
 138 007e DCE7     		b	.L2
 139              	.L12:
  18:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000)
 140              		.loc 1 18 0
 141 0080 0223     		movs	r3, #2
 142 0082 DAE7     		b	.L2
 143              	.L13:
  20:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000)
 144              		.loc 1 20 0
 145 0084 0323     		movs	r3, #3
 146 0086 D8E7     		b	.L2
 147              	.L14:
  22:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000)
 148              		.loc 1 22 0
 149 0088 0423     		movs	r3, #4
 150 008a D6E7     		b	.L2
 151              	.L15:
  24:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000000)
 152              		.loc 1 24 0
 153 008c 0523     		movs	r3, #5
 154 008e D4E7     		b	.L2
 155              	.L16:
  26:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000000)
 156              		.loc 1 26 0
 157 0090 0623     		movs	r3, #6
 158 0092 D2E7     		b	.L2
 159              	.L17:
  28:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000000)
 160              		.loc 1 28 0
 161 0094 0723     		movs	r3, #7
 162 0096 D0E7     		b	.L2
 163              	.LVL12:
 164              	.L4:
  37:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
 165              		.loc 1 37 0 discriminator 2
 166 0098 7543     		muls	r5, r6, r5
 167              	.LVL13:
 168 009a D3E7     		b	.L3
 169              	.LVL14:
 170              	.L5:
  47:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_1_ON;
 171              		.loc 1 47 0
 172 009c 013C     		subs	r4, r4, #1
 173              	.LVL15:
  48:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_1_OFF;
 174              		.loc 1 48 0
 175 009e C2F89810 		str	r1, [r2, #152]
  49:tmk_core/protocol/arm_atsam/d51_util.c ****                 n--;
 176              		.loc 1 49 0
 177 00a2 C2F89410 		str	r1, [r2, #148]
  47:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_1_ON;
 178              		.loc 1 47 0
 179 00a6 F9D1     		bne	.L5
 180 00a8 DCE7     		b	.L6
 181              	.LVL16:
 182              	.L9:
  57:tmk_core/protocol/arm_atsam/d51_util.c ****         ;  // Long pause after number is complete
 183              		.loc 1 57 0 discriminator 3
 184 00aa 1A68     		ldr	r2, [r3]
 185 00ac 013A     		subs	r2, r2, #1
 186 00ae DFE7     		b	.L22
 187              	.L24:
 188              		.align	2
 189              	.L23:
 190 00b0 9F860100 		.word	99999
 191 00b4 3F420F00 		.word	999999
 192 00b8 7F969800 		.word	9999999
 193 00bc FFE0F505 		.word	99999999
 194 00c0 FFC99A3B 		.word	999999999
 195 00c4 00800041 		.word	1090551808
 196 00c8 00000000 		.word	.LANCHOR0
 197              		.cfi_endproc
 198              	.LFE123:
 200              		.section	.text.dled_print,"ax",%progbits
 201              		.align	1
 202              		.global	dled_print
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	dled_print:
 209              	.LFB124:
  60:tmk_core/protocol/arm_atsam/d51_util.c **** 
  61:tmk_core/protocol/arm_atsam/d51_util.c **** // Display unsigned 32-bit number through debug led
  62:tmk_core/protocol/arm_atsam/d51_util.c **** // Read as follows: 1230 = [*]  [* *]  [* * *]  [**]  (note zero is fast double flash)
  63:tmk_core/protocol/arm_atsam/d51_util.c **** #define DLED_ONTIME 1000000
  64:tmk_core/protocol/arm_atsam/d51_util.c **** #define DLED_PAUSE 1500000
  65:tmk_core/protocol/arm_atsam/d51_util.c **** void dled_print(uint32_t x, uint8_t long_pause) {
 210              		.loc 1 65 0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214              	.LVL17:
  66:tmk_core/protocol/arm_atsam/d51_util.c ****     int8_t   t;
  67:tmk_core/protocol/arm_atsam/d51_util.c ****     uint32_t n;
  68:tmk_core/protocol/arm_atsam/d51_util.c ****     uint32_t p, p2;
  69:tmk_core/protocol/arm_atsam/d51_util.c **** 
  70:tmk_core/protocol/arm_atsam/d51_util.c ****     if (x < 10)
 215              		.loc 1 70 0
 216 0000 0928     		cmp	r0, #9
  65:tmk_core/protocol/arm_atsam/d51_util.c ****     int8_t   t;
 217              		.loc 1 65 0
 218 0002 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 219              		.cfi_def_cfa_offset 28
 220              		.cfi_offset 4, -28
 221              		.cfi_offset 5, -24
 222              		.cfi_offset 6, -20
 223              		.cfi_offset 7, -16
 224              		.cfi_offset 8, -12
 225              		.cfi_offset 9, -8
 226              		.cfi_offset 14, -4
 227              		.loc 1 70 0
 228 0006 57D9     		bls	.L50
  71:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 0;
  72:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100)
 229              		.loc 1 72 0
 230 0008 6328     		cmp	r0, #99
 231 000a 57D9     		bls	.L51
  73:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 1;
  74:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000)
 232              		.loc 1 74 0
 233 000c B0F57A7F 		cmp	r0, #1000
 234 0010 56D3     		bcc	.L52
  75:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 2;
  76:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000)
 235              		.loc 1 76 0
 236 0012 42F20F73 		movw	r3, #9999
 237 0016 9842     		cmp	r0, r3
 238 0018 54D9     		bls	.L53
  77:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 3;
  78:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000)
 239              		.loc 1 78 0
 240 001a 454B     		ldr	r3, .L68
 241 001c 9842     		cmp	r0, r3
 242 001e 53D9     		bls	.L54
  79:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 4;
  80:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000)
 243              		.loc 1 80 0
 244 0020 444B     		ldr	r3, .L68+4
 245 0022 9842     		cmp	r0, r3
 246 0024 52D9     		bls	.L55
  81:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 5;
  82:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000000)
 247              		.loc 1 82 0
 248 0026 444B     		ldr	r3, .L68+8
 249 0028 9842     		cmp	r0, r3
 250 002a 51D9     		bls	.L56
  83:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 6;
  84:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000000)
 251              		.loc 1 84 0
 252 002c 434B     		ldr	r3, .L68+12
 253 002e 9842     		cmp	r0, r3
 254 0030 50D9     		bls	.L57
  85:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 7;
  86:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000000)
  87:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 8;
  88:tmk_core/protocol/arm_atsam/d51_util.c ****     else
  89:tmk_core/protocol/arm_atsam/d51_util.c ****         t = 9;
 255              		.loc 1 89 0
 256 0032 434A     		ldr	r2, .L68+16
 257 0034 9042     		cmp	r0, r2
 258 0036 94BF     		ite	ls
 259 0038 0822     		movls	r2, #8
 260 003a 0922     		movhi	r2, #9
 261              	.L26:
  90:tmk_core/protocol/arm_atsam/d51_util.c **** 
  91:tmk_core/protocol/arm_atsam/d51_util.c ****     while (t >= 0) {
  92:tmk_core/protocol/arm_atsam/d51_util.c ****         p2 = t;
  93:tmk_core/protocol/arm_atsam/d51_util.c ****         p  = 1;
  94:tmk_core/protocol/arm_atsam/d51_util.c ****         while (p2--) p *= 10;
  95:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
  96:tmk_core/protocol/arm_atsam/d51_util.c ****         x -= n * p;
  97:tmk_core/protocol/arm_atsam/d51_util.c ****         if (!n) {
  98:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_LED_ON;
  99:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 100:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 101:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_LED_OFF;
 102:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 103:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 104:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_LED_ON;
 105:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 106:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 107:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_LED_OFF;
 108:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 109:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 110:tmk_core/protocol/arm_atsam/d51_util.c ****             n--;
 111:tmk_core/protocol/arm_atsam/d51_util.c ****         } else {
 112:tmk_core/protocol/arm_atsam/d51_util.c ****             while (n > 0) {
 113:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_LED_ON;
 262              		.loc 1 113 0
 263 003c 4FF00065 		mov	r5, #134217728
 264 0040 404B     		ldr	r3, .L68+20
 265 0042 414C     		ldr	r4, .L68+24
 114:tmk_core/protocol/arm_atsam/d51_util.c ****                 for (w = DLED_ONTIME; w; w--)
 266              		.loc 1 114 0
 267 0044 DFF81081 		ldr	r8, .L68+40
 115:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 116:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_LED_OFF;
 117:tmk_core/protocol/arm_atsam/d51_util.c ****                 for (w = DLED_ONTIME / 2; w; w--)
 268              		.loc 1 117 0
 269 0048 DFF81091 		ldr	r9, .L68+44
  94:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
 270              		.loc 1 94 0
 271 004c 4FF00A0C 		mov	ip, #10
 113:tmk_core/protocol/arm_atsam/d51_util.c ****                 for (w = DLED_ONTIME; w; w--)
 272              		.loc 1 113 0
 273 0050 AE46     		mov	lr, r5
 274              	.L45:
 275              	.LVL18:
  92:tmk_core/protocol/arm_atsam/d51_util.c ****         p  = 1;
 276              		.loc 1 92 0
 277 0052 1646     		mov	r6, r2
 278              	.LVL19:
  93:tmk_core/protocol/arm_atsam/d51_util.c ****         while (p2--) p *= 10;
 279              		.loc 1 93 0
 280 0054 0127     		movs	r7, #1
 281              	.LVL20:
 282              	.L27:
  94:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
 283              		.loc 1 94 0 discriminator 1
 284 0056 16F1FF36 		adds	r6, r6, #-1
 285              	.LVL21:
 286 005a 3DD2     		bcs	.L28
  95:tmk_core/protocol/arm_atsam/d51_util.c ****         x -= n * p;
 287              		.loc 1 95 0
 288 005c B0FBF7F6 		udiv	r6, r0, r7
 289              	.LVL22:
 290 0060 07FB1600 		mls	r0, r7, r6, r0
 291              	.LVL23:
  97:tmk_core/protocol/arm_atsam/d51_util.c ****             DBG_LED_ON;
 292              		.loc 1 97 0
 293 0064 002E     		cmp	r6, #0
 294 0066 46D1     		bne	.L29
  99:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 295              		.loc 1 99 0
 296 0068 384E     		ldr	r6, .L68+28
 297              	.LVL24:
  98:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 298              		.loc 1 98 0
 299 006a A561     		str	r5, [r4, #24]
 300              	.L62:
  99:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 301              		.loc 1 99 0 discriminator 3
 302 006c 1E60     		str	r6, [r3]
 303 006e 1E68     		ldr	r6, [r3]
 304 0070 002E     		cmp	r6, #0
 305 0072 34D1     		bne	.L31
 102:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 306              		.loc 1 102 0
 307 0074 354E     		ldr	r6, .L68+28
 101:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 308              		.loc 1 101 0
 309 0076 6561     		str	r5, [r4, #20]
 310              	.L63:
 102:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 311              		.loc 1 102 0 discriminator 3
 312 0078 1E60     		str	r6, [r3]
 313 007a 1E68     		ldr	r6, [r3]
 314 007c 002E     		cmp	r6, #0
 315 007e 31D1     		bne	.L33
 105:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 316              		.loc 1 105 0
 317 0080 324E     		ldr	r6, .L68+28
 104:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 318              		.loc 1 104 0
 319 0082 A561     		str	r5, [r4, #24]
 320              	.L64:
 105:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 321              		.loc 1 105 0 discriminator 3
 322 0084 1E60     		str	r6, [r3]
 323 0086 1E68     		ldr	r6, [r3]
 324 0088 002E     		cmp	r6, #0
 325 008a 2ED1     		bne	.L35
 108:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 326              		.loc 1 108 0
 327 008c 2F4E     		ldr	r6, .L68+28
 107:tmk_core/protocol/arm_atsam/d51_util.c ****             for (w = DLED_ONTIME / 4; w; w--)
 328              		.loc 1 107 0
 329 008e 6561     		str	r5, [r4, #20]
 330              	.L65:
 108:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 331              		.loc 1 108 0 discriminator 3
 332 0090 1E60     		str	r6, [r3]
 333 0092 1E68     		ldr	r6, [r3]
 334 0094 66BB     		cbnz	r6, .L37
 335              	.LVL25:
 336              	.L38:
 118:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 119:tmk_core/protocol/arm_atsam/d51_util.c ****                 n--;
 120:tmk_core/protocol/arm_atsam/d51_util.c ****             }
 121:tmk_core/protocol/arm_atsam/d51_util.c ****         }
 122:tmk_core/protocol/arm_atsam/d51_util.c **** 
 123:tmk_core/protocol/arm_atsam/d51_util.c ****         for (w = DLED_PAUSE; w; w--)
 337              		.loc 1 123 0
 338 0096 2E4E     		ldr	r6, .L68+32
 339              	.L66:
 340              		.loc 1 123 0 is_stmt 0 discriminator 3
 341 0098 1E60     		str	r6, [r3]
 342 009a 1E68     		ldr	r6, [r3]
 343 009c 002E     		cmp	r6, #0
 344 009e 40D1     		bne	.L44
 345 00a0 013A     		subs	r2, r2, #1
 346              	.LVL26:
 347 00a2 52B2     		sxtb	r2, r2
 348              	.LVL27:
  91:tmk_core/protocol/arm_atsam/d51_util.c ****         p2 = t;
 349              		.loc 1 91 0 is_stmt 1
 350 00a4 561C     		adds	r6, r2, #1
 351 00a6 D4D1     		bne	.L45
 124:tmk_core/protocol/arm_atsam/d51_util.c ****             ;
 125:tmk_core/protocol/arm_atsam/d51_util.c ****         t--;
 126:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 127:tmk_core/protocol/arm_atsam/d51_util.c **** 
 128:tmk_core/protocol/arm_atsam/d51_util.c ****     if (long_pause) {
 352              		.loc 1 128 0
 353 00a8 21B1     		cbz	r1, .L25
 129:tmk_core/protocol/arm_atsam/d51_util.c ****         for (w = DLED_PAUSE * 4; w; w--)
 354              		.loc 1 129 0
 355 00aa 2A4A     		ldr	r2, .L68+36
 356              	.LVL28:
 357              	.L67:
 358              		.loc 1 129 0 is_stmt 0 discriminator 3
 359 00ac 1A60     		str	r2, [r3]
 360 00ae 1A68     		ldr	r2, [r3]
 361 00b0 002A     		cmp	r2, #0
 362 00b2 39D1     		bne	.L48
 363              	.L25:
 130:tmk_core/protocol/arm_atsam/d51_util.c ****             ;
 131:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 132:tmk_core/protocol/arm_atsam/d51_util.c **** }
 364              		.loc 1 132 0 is_stmt 1
 365 00b4 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 366              	.LVL29:
 367              	.L50:
  71:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100)
 368              		.loc 1 71 0
 369 00b8 0022     		movs	r2, #0
 370 00ba BFE7     		b	.L26
 371              	.L51:
  73:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000)
 372              		.loc 1 73 0
 373 00bc 0122     		movs	r2, #1
 374 00be BDE7     		b	.L26
 375              	.L52:
  75:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000)
 376              		.loc 1 75 0
 377 00c0 0222     		movs	r2, #2
 378 00c2 BBE7     		b	.L26
 379              	.L53:
  77:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000)
 380              		.loc 1 77 0
 381 00c4 0322     		movs	r2, #3
 382 00c6 B9E7     		b	.L26
 383              	.L54:
  79:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000)
 384              		.loc 1 79 0
 385 00c8 0422     		movs	r2, #4
 386 00ca B7E7     		b	.L26
 387              	.L55:
  81:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 10000000)
 388              		.loc 1 81 0
 389 00cc 0522     		movs	r2, #5
 390 00ce B5E7     		b	.L26
 391              	.L56:
  83:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 100000000)
 392              		.loc 1 83 0
 393 00d0 0622     		movs	r2, #6
 394 00d2 B3E7     		b	.L26
 395              	.L57:
  85:tmk_core/protocol/arm_atsam/d51_util.c ****     else if (x < 1000000000)
 396              		.loc 1 85 0
 397 00d4 0722     		movs	r2, #7
 398 00d6 B1E7     		b	.L26
 399              	.LVL30:
 400              	.L28:
  94:tmk_core/protocol/arm_atsam/d51_util.c ****         n = x / p;
 401              		.loc 1 94 0 discriminator 2
 402 00d8 0CFB07F7 		mul	r7, ip, r7
 403              	.LVL31:
 404 00dc BBE7     		b	.L27
 405              	.LVL32:
 406              	.L31:
  99:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 407              		.loc 1 99 0 discriminator 3
 408 00de 1E68     		ldr	r6, [r3]
 409 00e0 013E     		subs	r6, r6, #1
 410 00e2 C3E7     		b	.L62
 411              	.L33:
 102:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 412              		.loc 1 102 0 discriminator 3
 413 00e4 1E68     		ldr	r6, [r3]
 414 00e6 013E     		subs	r6, r6, #1
 415 00e8 C6E7     		b	.L63
 416              	.L35:
 105:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 417              		.loc 1 105 0 discriminator 3
 418 00ea 1E68     		ldr	r6, [r3]
 419 00ec 013E     		subs	r6, r6, #1
 420 00ee C9E7     		b	.L64
 421              	.L37:
 108:tmk_core/protocol/arm_atsam/d51_util.c ****                 ;
 422              		.loc 1 108 0 discriminator 3
 423 00f0 1E68     		ldr	r6, [r3]
 424 00f2 013E     		subs	r6, r6, #1
 425 00f4 CCE7     		b	.L65
 426              	.LVL33:
 427              	.L29:
 113:tmk_core/protocol/arm_atsam/d51_util.c ****                 for (w = DLED_ONTIME; w; w--)
 428              		.loc 1 113 0
 429 00f6 C4F818E0 		str	lr, [r4, #24]
 114:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 430              		.loc 1 114 0
 431 00fa C3F80080 		str	r8, [r3]
 432              	.L39:
 114:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 433              		.loc 1 114 0 is_stmt 0 discriminator 1
 434 00fe 1F68     		ldr	r7, [r3]
 435 0100 3FB9     		cbnz	r7, .L40
 116:tmk_core/protocol/arm_atsam/d51_util.c ****                 for (w = DLED_ONTIME / 2; w; w--)
 436              		.loc 1 116 0 is_stmt 1
 437 0102 6561     		str	r5, [r4, #20]
 117:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 438              		.loc 1 117 0
 439 0104 C3F80090 		str	r9, [r3]
 440              	.L41:
 117:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 441              		.loc 1 117 0 is_stmt 0 discriminator 1
 442 0108 1F68     		ldr	r7, [r3]
 443 010a 37B9     		cbnz	r7, .L42
 444              	.LVL34:
 112:tmk_core/protocol/arm_atsam/d51_util.c ****                 DBG_LED_ON;
 445              		.loc 1 112 0 is_stmt 1
 446 010c 013E     		subs	r6, r6, #1
 447              	.LVL35:
 448 010e F2D1     		bne	.L29
 449 0110 C1E7     		b	.L38
 450              	.L40:
 114:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 451              		.loc 1 114 0 discriminator 3
 452 0112 1F68     		ldr	r7, [r3]
 453 0114 013F     		subs	r7, r7, #1
 454 0116 1F60     		str	r7, [r3]
 455 0118 F1E7     		b	.L39
 456              	.L42:
 117:tmk_core/protocol/arm_atsam/d51_util.c ****                     ;
 457              		.loc 1 117 0 discriminator 3
 458 011a 1F68     		ldr	r7, [r3]
 459 011c 013F     		subs	r7, r7, #1
 460 011e 1F60     		str	r7, [r3]
 461 0120 F2E7     		b	.L41
 462              	.LVL36:
 463              	.L44:
 123:tmk_core/protocol/arm_atsam/d51_util.c ****             ;
 464              		.loc 1 123 0 discriminator 3
 465 0122 1E68     		ldr	r6, [r3]
 466 0124 013E     		subs	r6, r6, #1
 467 0126 B7E7     		b	.L66
 468              	.LVL37:
 469              	.L48:
 129:tmk_core/protocol/arm_atsam/d51_util.c ****             ;
 470              		.loc 1 129 0 discriminator 3
 471 0128 1A68     		ldr	r2, [r3]
 472 012a 013A     		subs	r2, r2, #1
 473 012c BEE7     		b	.L67
 474              	.L69:
 475 012e 00BF     		.align	2
 476              	.L68:
 477 0130 9F860100 		.word	99999
 478 0134 3F420F00 		.word	999999
 479 0138 7F969800 		.word	9999999
 480 013c FFE0F505 		.word	99999999
 481 0140 FFC99A3B 		.word	999999999
 482 0144 00000000 		.word	.LANCHOR0
 483 0148 00800041 		.word	1090551808
 484 014c 90D00300 		.word	250000
 485 0150 60E31600 		.word	1500000
 486 0154 808D5B00 		.word	6000000
 487 0158 40420F00 		.word	1000000
 488 015c 20A10700 		.word	500000
 489              		.cfi_endproc
 490              	.LFE124:
 492              		.section	.text.EIC_7_Handler,"ax",%progbits
 493              		.align	1
 494              		.global	EIC_7_Handler
 495              		.syntax unified
 496              		.thumb
 497              		.thumb_func
 498              		.fpu fpv4-sp-d16
 500              	EIC_7_Handler:
 501              	.LFB125:
 133:tmk_core/protocol/arm_atsam/d51_util.c **** 
 134:tmk_core/protocol/arm_atsam/d51_util.c **** #ifdef DEBUG_BOOT_TRACING_ENABLE
 135:tmk_core/protocol/arm_atsam/d51_util.c **** 
 136:tmk_core/protocol/arm_atsam/d51_util.c **** volatile uint32_t debug_code;
 137:tmk_core/protocol/arm_atsam/d51_util.c **** 
 138:tmk_core/protocol/arm_atsam/d51_util.c **** // These macros are for compile time substitution
 139:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_EXTINTn (DEBUG_BOOT_TRACING_PIN % _U_(0x10))
 140:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_EXTINTb (_U_(0x1) << DEBUG_BOOT_TRACING_EXTINTn)
 141:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_CONFIG_INDn (DEBUG_BOOT_TRACING_EXTINTn / _U_(0x8))
 142:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_CONFIG_SENSEn (DEBUG_BOOT_TRACING_EXTINTn % _U_(0x8))
 143:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_CONFIG_SENSEb (DEBUG_BOOT_TRACING_CONFIG_SENSEn * _U_(0x4))
 144:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_IRQn (EIC_0_IRQn + DEBUG_BOOT_TRACING_EXTINTn)
 145:tmk_core/protocol/arm_atsam/d51_util.c **** 
 146:tmk_core/protocol/arm_atsam/d51_util.c **** // These macros perform PORT+PIN definition translation to IRQn in the preprocessor
 147:tmk_core/protocol/arm_atsam/d51_util.c **** #    define PORTPIN_TO_IRQn_EXPAND(def) def
 148:tmk_core/protocol/arm_atsam/d51_util.c **** #    define PORTPIN_TO_IRQn_DEF(def) PORTPIN_TO_IRQn_EXPAND(def)
 149:tmk_core/protocol/arm_atsam/d51_util.c **** #    if DEBUG_BOOT_TRACING_PIN < 10
 150:tmk_core/protocol/arm_atsam/d51_util.c **** #        define PORTPIN_TO_IRQn_TODEF(port, pin) PORTPIN_TO_IRQn_DEF(PIN_##port##0##pin##A_EIC_EXTI
 151:tmk_core/protocol/arm_atsam/d51_util.c **** #    else
 152:tmk_core/protocol/arm_atsam/d51_util.c **** #        define PORTPIN_TO_IRQn_TODEF(port, pin) PORTPIN_TO_IRQn_DEF(PIN_##port##pin##A_EIC_EXTINT_
 153:tmk_core/protocol/arm_atsam/d51_util.c **** #    endif
 154:tmk_core/protocol/arm_atsam/d51_util.c **** #    define PORTPIN_TO_IRQn(port, pin) PORTPIN_TO_IRQn_TODEF(port, pin)
 155:tmk_core/protocol/arm_atsam/d51_util.c **** 
 156:tmk_core/protocol/arm_atsam/d51_util.c **** // These macros perform function name output in the preprocessor
 157:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_HANDLER_CONCAT(irq) void EIC_##irq##_Handler(void)
 158:tmk_core/protocol/arm_atsam/d51_util.c **** #    define DEBUG_BOOT_TRACING_HANDLER(irq) DEBUG_BOOT_TRACING_HANDLER_CONCAT(irq)
 159:tmk_core/protocol/arm_atsam/d51_util.c **** 
 160:tmk_core/protocol/arm_atsam/d51_util.c **** // To generate the function name of the IRQ handler catching boot tracing,
 161:tmk_core/protocol/arm_atsam/d51_util.c **** //  certain macros must be undefined, so save their current values to macro stack
 162:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma push_macro("PA")
 163:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma push_macro("PB")
 164:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma push_macro("_L_")
 165:tmk_core/protocol/arm_atsam/d51_util.c **** 
 166:tmk_core/protocol/arm_atsam/d51_util.c **** // Undefine / redefine pushed macros
 167:tmk_core/protocol/arm_atsam/d51_util.c **** #    undef PA
 168:tmk_core/protocol/arm_atsam/d51_util.c **** #    undef PB
 169:tmk_core/protocol/arm_atsam/d51_util.c **** #    undef _L_
 170:tmk_core/protocol/arm_atsam/d51_util.c **** #    define _L_(x) x
 171:tmk_core/protocol/arm_atsam/d51_util.c **** 
 172:tmk_core/protocol/arm_atsam/d51_util.c **** // Perform the work and output
 173:tmk_core/protocol/arm_atsam/d51_util.c **** // Ex: PORT PB, PIN 31 = void EIC_15_Handler(void)
 174:tmk_core/protocol/arm_atsam/d51_util.c **** DEBUG_BOOT_TRACING_HANDLER(PORTPIN_TO_IRQn(DEBUG_BOOT_TRACING_PORT, DEBUG_BOOT_TRACING_PIN))
 175:tmk_core/protocol/arm_atsam/d51_util.c **** // Restore macros
 176:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma pop_macro("PA")
 177:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma pop_macro("PB")
 178:tmk_core/protocol/arm_atsam/d51_util.c **** #    pragma pop_macro("_L_")
 179:tmk_core/protocol/arm_atsam/d51_util.c **** {
 502              		.loc 1 179 0
 503              		.cfi_startproc
 504              		@ Volatile: function does not return.
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 0, uses_anonymous_args = 0
 507 0000 08B5     		push	{r3, lr}
 508              		.cfi_def_cfa_offset 8
 509              		.cfi_offset 3, -8
 510              		.cfi_offset 14, -4
 180:tmk_core/protocol/arm_atsam/d51_util.c ****     // This is only for non-functional keyboard troubleshooting and should be disabled after boot
 181:tmk_core/protocol/arm_atsam/d51_util.c ****     // Intention is to lock up the keyboard here with repeating debug led code
 182:tmk_core/protocol/arm_atsam/d51_util.c ****     while (1) {
 183:tmk_core/protocol/arm_atsam/d51_util.c ****         dled_print(debug_code, 1);
 511              		.loc 1 183 0
 512 0002 034C     		ldr	r4, .L72
 513              	.L71:
 514              		.loc 1 183 0 is_stmt 0 discriminator 1
 515 0004 2068     		ldr	r0, [r4]
 516 0006 0121     		movs	r1, #1
 517 0008 FFF7FEFF 		bl	dled_print
 518              	.LVL38:
 519 000c FAE7     		b	.L71
 520              	.L73:
 521 000e 00BF     		.align	2
 522              	.L72:
 523 0010 00000000 		.word	debug_code
 524              		.cfi_endproc
 525              	.LFE125:
 527              		.section	.text.debug_code_init,"ax",%progbits
 528              		.align	1
 529              		.global	debug_code_init
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 533              		.fpu fpv4-sp-d16
 535              	debug_code_init:
 536              	.LFB126:
 184:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 185:tmk_core/protocol/arm_atsam/d51_util.c **** }
 186:tmk_core/protocol/arm_atsam/d51_util.c **** 
 187:tmk_core/protocol/arm_atsam/d51_util.c **** void debug_code_init(void) {
 537              		.loc 1 187 0 is_stmt 1
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 188:tmk_core/protocol/arm_atsam/d51_util.c ****     DBGC(DC_UNSET);
 542              		.loc 1 188 0
 543 0000 214B     		ldr	r3, .L79
 544 0002 0021     		movs	r1, #0
 545 0004 1960     		str	r1, [r3]
 189:tmk_core/protocol/arm_atsam/d51_util.c **** 
 190:tmk_core/protocol/arm_atsam/d51_util.c ****     // Configure Ports for EIC
 191:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].DIRCLR.reg                                 = 1 << DEBUG_BO
 546              		.loc 1 191 0
 547 0006 214B     		ldr	r3, .L79+4
 548 0008 4FF40002 		mov	r2, #8388608
 549 000c C3F88420 		str	r2, [r3, #132]
 192:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].OUTSET.reg                                 = 1 << DEBUG_BO
 550              		.loc 1 192 0
 551 0010 C3F89820 		str	r2, [r3, #152]
 193:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.INEN    = 1;           
 552              		.loc 1 193 0
 553 0014 93F8D720 		ldrb	r2, [r3, #215]	@ zero_extendqisi2
 554 0018 42F00202 		orr	r2, r2, #2
 555 001c 83F8D720 		strb	r2, [r3, #215]
 194:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.PULLEN  = 1;           
 556              		.loc 1 194 0
 557 0020 93F8D720 		ldrb	r2, [r3, #215]	@ zero_extendqisi2
 558 0024 42F00402 		orr	r2, r2, #4
 559 0028 83F8D720 		strb	r2, [r3, #215]
 195:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.PMUXEN  = 1;           
 560              		.loc 1 195 0
 561 002c 93F8D720 		ldrb	r2, [r3, #215]	@ zero_extendqisi2
 562 0030 42F00102 		orr	r2, r2, #1
 563 0034 83F8D720 		strb	r2, [r3, #215]
 196:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PMUX[DEBUG_BOOT_TRACING_PIN / 2].bit.PMUXO = 0;           
 564              		.loc 1 196 0
 565 0038 93F8BB20 		ldrb	r2, [r3, #187]	@ zero_extendqisi2
 566 003c 61F30712 		bfi	r2, r1, #4, #4
 567 0040 83F8BB20 		strb	r2, [r3, #187]
 197:tmk_core/protocol/arm_atsam/d51_util.c **** 
 198:tmk_core/protocol/arm_atsam/d51_util.c ****     // Enable CLK_EIC_APB
 199:tmk_core/protocol/arm_atsam/d51_util.c ****     MCLK->APBAMASK.bit.EIC_ = 1;
 568              		.loc 1 199 0
 569 0044 124A     		ldr	r2, .L79+8
 570 0046 5369     		ldr	r3, [r2, #20]
 571 0048 43F48063 		orr	r3, r3, #1024
 572 004c 5361     		str	r3, [r2, #20]
 200:tmk_core/protocol/arm_atsam/d51_util.c **** 
 201:tmk_core/protocol/arm_atsam/d51_util.c ****     // Configure EIC
 202:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->CTRLA.bit.SWRST = 1;
 573              		.loc 1 202 0
 574 004e 114B     		ldr	r3, .L79+12
 575 0050 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 576 0052 42F00102 		orr	r2, r2, #1
 577 0056 1A70     		strb	r2, [r3]
 578              	.L75:
 203:tmk_core/protocol/arm_atsam/d51_util.c ****     while (EIC->SYNCBUSY.bit.SWRST) {
 579              		.loc 1 203 0 discriminator 1
 580 0058 5A68     		ldr	r2, [r3, #4]
 581 005a D207     		lsls	r2, r2, #31
 582 005c FCD4     		bmi	.L75
 204:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 205:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->ASYNCH.reg   = DEBUG_BOOT_TRACING_EXTINTb;
 583              		.loc 1 205 0
 584 005e 8022     		movs	r2, #128
 585 0060 9A61     		str	r2, [r3, #24]
 206:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->INTENSET.reg = DEBUG_BOOT_TRACING_EXTINTb;
 586              		.loc 1 206 0
 587 0062 1A61     		str	r2, [r3, #16]
 207:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->CONFIG[DEBUG_BOOT_TRACING_CONFIG_INDn].reg |= (EIC_CONFIG_SENSE0_FALL_Val << DEBUG_BOOT_TR
 588              		.loc 1 207 0
 589 0064 DA69     		ldr	r2, [r3, #28]
 590 0066 42F00052 		orr	r2, r2, #536870912
 591 006a DA61     		str	r2, [r3, #28]
 208:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->CTRLA.bit.ENABLE = 1;
 592              		.loc 1 208 0
 593 006c 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 594 006e 42F00202 		orr	r2, r2, #2
 595 0072 1A70     		strb	r2, [r3]
 209:tmk_core/protocol/arm_atsam/d51_util.c ****     while (EIC->SYNCBUSY.bit.ENABLE) {
 596              		.loc 1 209 0
 597 0074 074A     		ldr	r2, .L79+12
 598              	.L76:
 599              		.loc 1 209 0 is_stmt 0 discriminator 1
 600 0076 5368     		ldr	r3, [r2, #4]
 601 0078 9B07     		lsls	r3, r3, #30
 602 007a FCD4     		bmi	.L76
 603              	.LVL39:
 604              	.LBB12:
 605              	.LBB13:
 606              		.file 2 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #else
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #endif
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #else
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef union
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   struct
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 754:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 755:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 757:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 758:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 759:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 765:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 769:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 772:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 775:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 778:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 782:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 786:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 790:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 793:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 796:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 798:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 799:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 800:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 804:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 805:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 806:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 807:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 809:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 810:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 811:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  union
 812:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
 813:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 845:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 849:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 853:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 856:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 859:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 862:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 865:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 868:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 871:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 874:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 877:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 881:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 885:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 889:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 893:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 896:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 899:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 901:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 902:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 903:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
 907:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 908:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 909:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
 910:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
 912:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
 913:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
 914:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 939:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 943:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 946:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 949:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 952:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 955:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 958:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 961:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 964:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 967:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 970:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 973:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 976:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 979:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 982:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 985:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 988:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 991:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 994:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
 998:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1002:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1006:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1010:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1014:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1018:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1022:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1025:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1028:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1031:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1034:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1037:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1040:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1043:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1046:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1048:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1049:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1050:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1054:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1055:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1056:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1057:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1059:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1060:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1061:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1087:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1091:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1095:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1099:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** typedef struct
1416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif
1566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*@} */
1571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** */
1585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   @{
1594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #endif
1620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #else
1622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 607              		.loc 2 1674 0 is_stmt 1
 608 007c 064B     		ldr	r3, .L79+16
 609 007e 4FF40022 		mov	r2, #524288
 610 0082 1A60     		str	r2, [r3]
 611              	.LVL40:
 612              	.LBE13:
 613              	.LBE12:
 210:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 211:tmk_core/protocol/arm_atsam/d51_util.c **** 
 212:tmk_core/protocol/arm_atsam/d51_util.c ****     // Enable EIC IRQ
 213:tmk_core/protocol/arm_atsam/d51_util.c ****     NVIC_EnableIRQ(DEBUG_BOOT_TRACING_IRQn);
 214:tmk_core/protocol/arm_atsam/d51_util.c **** }
 614              		.loc 1 214 0
 615 0084 7047     		bx	lr
 616              	.L80:
 617 0086 00BF     		.align	2
 618              	.L79:
 619 0088 00000000 		.word	debug_code
 620 008c 00800041 		.word	1090551808
 621 0090 00080040 		.word	1073743872
 622 0094 00280040 		.word	1073752064
 623 0098 00E100E0 		.word	-536813312
 624              		.cfi_endproc
 625              	.LFE126:
 627              		.section	.text.debug_code_disable,"ax",%progbits
 628              		.align	1
 629              		.global	debug_code_disable
 630              		.syntax unified
 631              		.thumb
 632              		.thumb_func
 633              		.fpu fpv4-sp-d16
 635              	debug_code_disable:
 636              	.LFB127:
 215:tmk_core/protocol/arm_atsam/d51_util.c **** 
 216:tmk_core/protocol/arm_atsam/d51_util.c **** void debug_code_disable(void) {
 637              		.loc 1 216 0
 638              		.cfi_startproc
 639              		@ args = 0, pretend = 0, frame = 0
 640              		@ frame_needed = 0, uses_anonymous_args = 0
 641              		@ link register save eliminated.
 642              	.LVL41:
 643              	.LBB20:
 644              	.LBB21:
1675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }
1676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }
1693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   else
1694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     return(0U);
1696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   }
1697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** }
1698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** 
1700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** /**
1701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****  */
1706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h **** {
1708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****   {
1710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
 645              		.loc 2 1710 0
 646 0000 1B4B     		ldr	r3, .L84
 647 0002 4FF40022 		mov	r2, #524288
 648 0006 C3F88020 		str	r2, [r3, #128]
 649              	.LBB22:
 650              	.LBB23:
 651              		.file 3 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h"
   1:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.1
   5:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * @date     02. February 2017
   6:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /*
   8:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  *
  10:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  *
  12:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  *
  16:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  *
  18:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
  24:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  25:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  28:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  34:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  36:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                     __asm
  37:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  38:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  39:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                  inline
  40:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  41:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  44:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  47:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  48:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  50:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  51:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  53:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  55:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  61:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
  62:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  64:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  65:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  67:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
  70:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  71:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  72:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   @{
  76:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
  77:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  78:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
  79:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
  83:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
  85:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
  87:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  88:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  89:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
  90:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
  94:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
  96:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
  98:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
  99:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 100:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 101:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 102:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 104:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 105:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 107:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 108:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 109:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 111:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 112:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 113:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 114:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 116:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 119:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 120:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 122:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 123:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 124:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 126:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 127:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 128:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 129:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 130:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 131:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 132:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 135:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 137:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 139:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 140:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 141:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 143:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 147:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 149:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 151:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 152:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 153:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 154:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 155:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 156:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 158:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 159:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 161:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 162:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 163:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 165:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 166:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 167:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 168:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 169:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 170:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 172:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 173:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 175:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 176:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 177:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 179:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 180:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 181:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 182:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 183:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 184:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 186:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 187:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 189:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 190:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 191:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 193:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 194:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 195:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 196:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 197:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 200:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 201:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 203:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 204:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 205:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 207:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 208:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 209:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 210:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 212:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 215:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 216:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 218:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 219:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 220:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 222:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 223:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 224:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 225:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 226:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 227:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 231:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 233:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 235:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 236:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 237:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 239:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 243:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 245:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 247:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 248:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 249:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 250:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 251:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 254:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 255:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 257:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 258:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 259:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 261:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 262:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 263:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 264:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 266:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 269:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 270:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 272:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 273:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 274:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 276:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 277:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 278:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 279:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 280:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 281:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 285:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 287:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 289:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 290:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 291:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 293:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 297:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 299:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 301:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 302:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 303:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 304:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 305:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 306:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 308:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 309:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 311:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 312:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 313:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 315:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 316:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 317:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 318:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 320:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 323:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 324:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 326:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 327:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 328:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 330:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 331:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 332:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 333:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 334:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 335:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 336:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 339:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 341:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 343:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 344:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 345:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 347:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 351:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 353:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 355:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 356:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 357:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 358:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 362:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 363:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 366:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 368:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 370:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 371:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 372:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 373:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 374:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 377:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 379:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 381:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 382:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 383:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 384:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 385:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 387:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 388:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 390:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 391:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 392:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 394:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 395:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 396:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 397:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 399:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 402:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 403:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 405:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 406:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 407:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 409:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 410:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 411:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 412:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 413:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 414:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 415:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 418:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 420:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 422:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 423:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 424:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 426:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 430:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 432:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 434:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 435:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 436:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 437:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 438:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 443:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 445:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 447:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 448:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 449:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 450:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 451:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 453:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 454:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 456:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 457:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 458:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 460:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 461:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 462:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 463:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 465:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 468:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 469:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 471:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 472:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 473:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 475:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 476:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 477:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 478:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 479:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 480:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 481:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 484:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 486:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 488:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 489:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 490:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 492:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 496:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 498:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 500:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 501:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 502:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 506:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 507:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 510:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 511:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 514:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 515:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 517:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 518:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 519:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 521:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 522:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 523:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 524:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 527:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 530:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 531:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 533:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 534:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 535:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 537:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 538:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 539:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 540:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 541:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 542:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 546:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 548:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 550:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 551:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 552:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 555:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 559:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 561:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 563:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 564:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 565:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 566:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 567:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 570:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 571:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 573:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 574:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 575:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 577:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 578:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 579:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 580:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 581:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 584:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 587:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 588:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 590:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   register uint32_t result;
 591:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 592:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 594:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 595:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 596:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 597:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 598:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 599:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 603:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 605:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 607:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 608:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 609:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 612:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 616:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 618:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 620:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 621:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 622:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 625:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 626:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 629:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 630:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 631:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 634:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 636:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 639:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 640:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   return(result);
 642:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #else
 643:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****    return(0U);
 644:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 645:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 646:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 647:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 648:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 649:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 650:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 653:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 655:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #else
 659:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 660:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 661:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 662:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 663:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 666:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 667:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 668:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 670:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 671:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 674:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   @{
 675:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** */
 676:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 677:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #else
 685:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #endif
 689:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 690:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 691:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 692:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 694:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //{
 696:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //}
 698:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 700:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 701:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 704:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //{
 706:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //}
 708:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 710:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 711:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 712:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 713:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 716:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //{
 718:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //}
 720:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 722:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 723:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 724:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 725:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 727:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //{
 729:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** //}
 731:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 733:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 734:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 735:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 739:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 740:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 744:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 745:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** 
 746:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** /**
 747:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****  */
 751:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** {
 753:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 652              		.loc 3 753 0
 653              		.syntax unified
 654              	@ 753 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h" 1
 655 000a BFF34F8F 		dsb 0xF
 656              	@ 0 "" 2
 657              		.thumb
 658              		.syntax unified
 659              	.LBE23:
 660              	.LBE22:
 661              	.LBB24:
 662              	.LBB25:
 742:lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h **** }
 663              		.loc 3 742 0
 664              		.syntax unified
 665              	@ 742 "lib/arm_atsam/packs/arm/cmsis/5.0.1/CMSIS/Include/cmsis_gcc.h" 1
 666 000e BFF36F8F 		isb 0xF
 667              	@ 0 "" 2
 668              	.LVL42:
 669              		.thumb
 670              		.syntax unified
 671              	.LBE25:
 672              	.LBE24:
 673              	.LBE21:
 674              	.LBE20:
 217:tmk_core/protocol/arm_atsam/d51_util.c ****     // Disable EIC IRQ
 218:tmk_core/protocol/arm_atsam/d51_util.c ****     NVIC_DisableIRQ(DEBUG_BOOT_TRACING_IRQn);
 219:tmk_core/protocol/arm_atsam/d51_util.c **** 
 220:tmk_core/protocol/arm_atsam/d51_util.c ****     // Disable EIC
 221:tmk_core/protocol/arm_atsam/d51_util.c ****     EIC->CTRLA.bit.ENABLE = 0;
 675              		.loc 1 221 0
 676 0012 184B     		ldr	r3, .L84+4
 677 0014 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 678 0016 6FF34102 		bfc	r2, #1, #1
 679 001a 1A70     		strb	r2, [r3]
 680              	.L82:
 222:tmk_core/protocol/arm_atsam/d51_util.c ****     while (EIC->SYNCBUSY.bit.ENABLE) {
 681              		.loc 1 222 0 discriminator 1
 682 001c 5A68     		ldr	r2, [r3, #4]
 683 001e C2F34002 		ubfx	r2, r2, #1, #1
 684 0022 002A     		cmp	r2, #0
 685 0024 FAD1     		bne	.L82
 223:tmk_core/protocol/arm_atsam/d51_util.c ****     }
 224:tmk_core/protocol/arm_atsam/d51_util.c **** 
 225:tmk_core/protocol/arm_atsam/d51_util.c ****     // Default port configuration
 226:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].DIRCLR.reg                                 = 1 << DEBUG_BO
 686              		.loc 1 226 0
 687 0026 144B     		ldr	r3, .L84+8
 688 0028 4FF40001 		mov	r1, #8388608
 689 002c C3F88410 		str	r1, [r3, #132]
 227:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].OUTCLR.reg                                 = 1 << DEBUG_BO
 690              		.loc 1 227 0
 691 0030 C3F89410 		str	r1, [r3, #148]
 228:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.INEN    = 0;           
 692              		.loc 1 228 0
 693 0034 93F8D710 		ldrb	r1, [r3, #215]	@ zero_extendqisi2
 694 0038 62F34101 		bfi	r1, r2, #1, #1
 695 003c 83F8D710 		strb	r1, [r3, #215]
 229:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.PULLEN  = 0;           
 696              		.loc 1 229 0
 697 0040 93F8D710 		ldrb	r1, [r3, #215]	@ zero_extendqisi2
 698 0044 62F38201 		bfi	r1, r2, #2, #1
 699 0048 83F8D710 		strb	r1, [r3, #215]
 230:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PINCFG[DEBUG_BOOT_TRACING_PIN].bit.PMUXEN  = 0;           
 700              		.loc 1 230 0
 701 004c 93F8D710 		ldrb	r1, [r3, #215]	@ zero_extendqisi2
 702 0050 62F30001 		bfi	r1, r2, #0, #1
 703 0054 83F8D710 		strb	r1, [r3, #215]
 231:tmk_core/protocol/arm_atsam/d51_util.c ****     PORT->Group[DEBUG_BOOT_TRACING_PORT].PMUX[DEBUG_BOOT_TRACING_PIN / 2].bit.PMUXO = 0;           
 704              		.loc 1 231 0
 705 0058 93F8BB10 		ldrb	r1, [r3, #187]	@ zero_extendqisi2
 706 005c 62F30711 		bfi	r1, r2, #4, #4
 707 0060 83F8BB10 		strb	r1, [r3, #187]
 232:tmk_core/protocol/arm_atsam/d51_util.c **** 
 233:tmk_core/protocol/arm_atsam/d51_util.c ****     // Disable CLK_EIC_APB
 234:tmk_core/protocol/arm_atsam/d51_util.c ****     MCLK->APBAMASK.bit.EIC_ = 0;
 708              		.loc 1 234 0
 709 0064 054B     		ldr	r3, .L84+12
 710 0066 5969     		ldr	r1, [r3, #20]
 711 0068 62F38A21 		bfi	r1, r2, #10, #1
 712 006c 5961     		str	r1, [r3, #20]
 235:tmk_core/protocol/arm_atsam/d51_util.c **** }
 713              		.loc 1 235 0
 714 006e 7047     		bx	lr
 715              	.L85:
 716              		.align	2
 717              	.L84:
 718 0070 00E100E0 		.word	-536813312
 719 0074 00280040 		.word	1073752064
 720 0078 00800041 		.word	1090551808
 721 007c 00080040 		.word	1073743872
 722              		.cfi_endproc
 723              	.LFE127:
 725              		.comm	debug_code,4,4
 726              		.bss
 727              		.align	2
 728              		.set	.LANCHOR0,. + 0
 731              	w:
 732 0000 00000000 		.space	4
 733              		.text
 734              	.Letext0:
 735              		.file 4 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/machine/_default_types
 736              		.file 5 "/usr/local/Cellar/gcc-arm-none-eabi/20180627/arm-none-eabi/include/sys/_stdint.h"
 737              		.file 6 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/samd51j18a.h"
 738              		.file 7 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/system_samd51.h"
 739              		.file 8 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/eic.h"
 740              		.file 9 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/mclk.h"
 741              		.file 10 "lib/arm_atsam/packs/atmel/SAMD51_DFP/1.0.70/include/component/port.h"
 742              		.file 11 "tmk_core/protocol/arm_atsam/d51_util.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 d51_util.c
/var/tmp//cciuGdS8.s:18     .text.dbg_print:0000000000000000 $t
/var/tmp//cciuGdS8.s:25     .text.dbg_print:0000000000000000 dbg_print
/var/tmp//cciuGdS8.s:190    .text.dbg_print:00000000000000b0 $d
/var/tmp//cciuGdS8.s:201    .text.dled_print:0000000000000000 $t
/var/tmp//cciuGdS8.s:208    .text.dled_print:0000000000000000 dled_print
/var/tmp//cciuGdS8.s:477    .text.dled_print:0000000000000130 $d
/var/tmp//cciuGdS8.s:493    .text.EIC_7_Handler:0000000000000000 $t
/var/tmp//cciuGdS8.s:500    .text.EIC_7_Handler:0000000000000000 EIC_7_Handler
/var/tmp//cciuGdS8.s:523    .text.EIC_7_Handler:0000000000000010 $d
                            *COM*:0000000000000004 debug_code
/var/tmp//cciuGdS8.s:528    .text.debug_code_init:0000000000000000 $t
/var/tmp//cciuGdS8.s:535    .text.debug_code_init:0000000000000000 debug_code_init
/var/tmp//cciuGdS8.s:619    .text.debug_code_init:0000000000000088 $d
/var/tmp//cciuGdS8.s:628    .text.debug_code_disable:0000000000000000 $t
/var/tmp//cciuGdS8.s:635    .text.debug_code_disable:0000000000000000 debug_code_disable
/var/tmp//cciuGdS8.s:718    .text.debug_code_disable:0000000000000070 $d
/var/tmp//cciuGdS8.s:727    .bss:0000000000000000 $d
/var/tmp//cciuGdS8.s:731    .bss:0000000000000000 w

NO UNDEFINED SYMBOLS
