Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e66f035ffce240f5b872a5235e5b0285 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Booths_MultiplierTB_func_synth xil_defaultlib.Booths_MultiplierTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Booths_Multiplier
Compiling module xil_defaultlib.Booths_MultiplierTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Booths_MultiplierTB_func_synth
