<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7710183 - CMOS level shifter circuit design - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="CMOS level shifter circuit design"><meta name="DC.contributor" content="Ritu Chaba" scheme="inventor"><meta name="DC.contributor" content="Dongkyu Park" scheme="inventor"><meta name="DC.contributor" content="ChangHo Jung" scheme="inventor"><meta name="DC.contributor" content="Sei Seung Yoon" scheme="inventor"><meta name="DC.contributor" content="Qualcomm Incorporated" scheme="assignee"><meta name="DC.date" content="2008-9-4" scheme="dateSubmitted"><meta name="DC.description" content="A level shifting circuit has a pair of assist circuits. The level shifting circuit includes an input point, an output point, a pair of cross-coupled PMOS transistors coupled to the output point, and a pair of NMOS transistors coupled between the input and output points. Each assist circuit includes a pair of PMOS transistors, one responsive to an input applied to the input point, the other responsive to the drain voltage of one of the NMOS transistors. The assist circuits temporarily weaken the cross-coupled PMOS transistors when an input changes from low to high, or from high to low. The assist circuits also transiently boost the output."><meta name="DC.date" content="2010-5-4" scheme="issued"><meta name="DC.relation" content="US:7239191" scheme="references"><meta name="DC.relation" content="US:7348801" scheme="references"><meta name="DC.relation" content="US:7511552" scheme="references"><meta name="citation_patent_number" content="US:7710183"><meta name="citation_patent_application_number" content="US:12/204,147"><link rel="canonical" href="http://www.google.com/patents/US7710183"/><meta property="og:url" content="http://www.google.com/patents/US7710183"/><meta name="title" content="Patent US7710183 - CMOS level shifter circuit design"/><meta name="description" content="A level shifting circuit has a pair of assist circuits. The level shifting circuit includes an input point, an output point, a pair of cross-coupled PMOS transistors coupled to the output point, and a pair of NMOS transistors coupled between the input and output points. Each assist circuit includes a pair of PMOS transistors, one responsive to an input applied to the input point, the other responsive to the drain voltage of one of the NMOS transistors. The assist circuits temporarily weaken the cross-coupled PMOS transistors when an input changes from low to high, or from high to low. The assist circuits also transiently boost the output."/><meta property="og:title" content="Patent US7710183 - CMOS level shifter circuit design"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("YEzsU-LTJo-jyATzj4GYBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("YEzsU-LTJo-jyATzj4GYBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7710183?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7710183"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=-5xwBgABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7710183&amp;usg=AFQjCNEgZ5y_9AoDlh755NoWgafyzCN1nw" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7710183.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7710183.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20100052763"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7710183"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7710183" style="display:none"><span itemprop="description">A level shifting circuit has a pair of assist circuits. The level shifting circuit includes an input point, an output point, a pair of cross-coupled PMOS transistors coupled to the output point, and a pair of NMOS transistors coupled between the input and output points. Each assist circuit includes a...</span><span itemprop="url">http://www.google.com/patents/US7710183?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7710183 - CMOS level shifter circuit design</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7710183 - CMOS level shifter circuit design" title="Patent US7710183 - CMOS level shifter circuit design"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7710183 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 12/204,147</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 4, 2010</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Sep 4, 2008</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Sep 4, 2008</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Lapsed</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CN102144358A">CN102144358A</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP2332254A2">EP2332254A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100052763">US20100052763</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2010027915A2">WO2010027915A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2010027915A3">WO2010027915A3</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">12204147, </span><span class="patent-bibdata-value">204147, </span><span class="patent-bibdata-value">US 7710183 B2, </span><span class="patent-bibdata-value">US 7710183B2, </span><span class="patent-bibdata-value">US-B2-7710183, </span><span class="patent-bibdata-value">US7710183 B2, </span><span class="patent-bibdata-value">US7710183B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ritu+Chaba%22">Ritu Chaba</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dongkyu+Park%22">Dongkyu Park</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22ChangHo+Jung%22">ChangHo Jung</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Sei+Seung+Yoon%22">Sei Seung Yoon</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Qualcomm+Incorporated%22">Qualcomm Incorporated</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7710183.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7710183.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7710183.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (5),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (10),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (6)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7710183&usg=AFQjCNFe5GPCsBq0InGYgv-L40aSe1ofZg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7710183&usg=AFQjCNHOMQ8gnJy-1xIwfvWIFjr628a2Wg">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7710183B2%26KC%3DB2%26FT%3DD&usg=AFQjCNGFJV5JlENUN76LfpmeyRdBZosgVA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT95021997" lang="EN" load-source="patent-office">CMOS level shifter circuit design</invention-title></span><br><span class="patent-number">US 7710183 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA78582552" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">A level shifting circuit has a pair of assist circuits. The level shifting circuit includes an input point, an output point, a pair of cross-coupled PMOS transistors coupled to the output point, and a pair of NMOS transistors coupled between the input and output points. Each assist circuit includes a pair of PMOS transistors, one responsive to an input applied to the input point, the other responsive to the drain voltage of one of the NMOS transistors. The assist circuits temporarily weaken the cross-coupled PMOS transistors when an input changes from low to high, or from high to low. The assist circuits also transiently boost the output.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7710183B2/US07710183-20100504-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7710183B2/US07710183-20100504-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7710183B2/US07710183-20100504-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7710183B2/US07710183-20100504-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7710183B2/US07710183-20100504-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7710183B2/US07710183-20100504-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7710183B2/US07710183-20100504-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7710183B2/US07710183-20100504-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(5)</span></span></div><div class="patent-text"><div mxw-id="PCLM31960054" lang="EN" load-source="patent-office" class="claims">
    <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
      <div class="claim-text">1. A level shifting circuit, comprising:
<div class="claim-text">an input point;</div>
<div class="claim-text">an output point;</div>
<div class="claim-text">a cross-coupled pair of field effect transistors of a first type coupled to the output point;</div>
<div class="claim-text">a pair of assist circuits responsive to changes in input voltage levels and output voltage levels for transiently changing gate-to-source and source-to-drain voltages of the field effect transistors of the first type, the pair of assist circuits being coupled to gates of the cross-coupled pair of field effect transistors; and</div>
<div class="claim-text">a pair of field effect transistors of a second type coupled between the input and output points, the field effect transistors of the second type being responsive to input voltage levels, wherein each assist circuit comprises two field effect transistors of the first type coupled together in series drain-to-source, one of the assist circuit field effect transistors being responsive to input voltage levels and the other of the assist circuit field effect transistors being responsive to drain voltage levels of one of the field effect transistors of the second type.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
      <div class="claim-text">2. The level shifting circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the assist circuits weaken the cross-coupled pair of field effect transistors of the first type.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00003" num="00003" class="claim">
      <div class="claim-text">3. A level shifting circuit, comprising:
<div class="claim-text">an input point;</div>
<div class="claim-text">an output point;</div>
<div class="claim-text">a cross-coupled pair of PMOS devices coupled to said output point;</div>
<div class="claim-text">a pair of assist circuits responsive to changes in input voltage levels and output voltage levels for transiently changing gate-to-source voltages of said PMOS devices, the pair of assist circuits being coupled to gates of the cross-coupled pair of field effect transistors; and</div>
<div class="claim-text">a pair of NMOS devices coupled between said input and output points, said NMOS devices being responsive to input voltage levels, wherein each assist circuit comprises two PMOS devices coupled together in series drain-to-source, one of the assist circuit PMOS devices being responsive to input voltage levels and the other of the assist circuit PMOS devices being responsive to drain voltage levels of one of the NMOS devices.</div>
</div>
    </div>
    </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
      <div class="claim-text">4. The level shifting circuit of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the assist circuits weaken the cross-coupled pair of PMOS devices.</div>
    </div>
    </div> <div class="claim"> <div id="CLM-00005" num="00005" class="claim">
      <div class="claim-text">5. A level shifting circuit, comprising:
<div class="claim-text">first and second NMOS devices each having a source, a drain and a gate, the source of each NMOS device coupled to a first voltage;</div>
<div class="claim-text">first and second cross-coupled PMOS devices, each having a source, a drain and a gate, the source of each PMOS device coupled to a second voltage that is higher than the first voltage, wherein the drain of the first PMOS device is coupled to the drain of the first NMOS device, the drain of the second PMOS device is coupled to the drain of the second NMOS device, the drain of the first PMOS device is coupled to the gate of the second PMOS device, and the drain of the second PMOS device is coupled to the gate of the first PMOS device;</div>
<div class="claim-text">a first assist circuit comprising a first inverter circuit operating at the second voltage, and third and fourth PMOS devices coupled together in series, each PMOS device having a source, a drain and a gate, wherein the drain of the third PMOS device is coupled to the source of the fourth PMOS device, the source of the third PMOS device is coupled to a third voltage that is between the first and second voltages, and the drain of the fourth PMOS device is coupled to the drain of the first NMOS device, and wherein the first inverter is coupled between the drain of the second NMOS device and the gate of the third PMOS device, the first inverter circuit for receiving input from the second NMOS device and outputting to the third PMOS device;</div>
<div class="claim-text">a second assist circuit comprising a second inverter circuit operating at the second voltage, and fifth and sixth PMOS devices coupled together in series, each PMOS device having a source, a drain and a gate, wherein the drain of the fifth PMOS device is coupled to the source of the sixth PMOS device, the source of the fifth PMOS device is coupled to the third voltage, and the drain of the sixth PMOS device is coupled to the drain of the second NMOS device, and wherein the second inverter is coupled between the drain of the first NMOS device and the gate of the fifth PMOS device, the second inverter circuit for receiving input from the first NMOS device and outputting to the fifth PMOS device;</div>
<div class="claim-text">an input point for the level shifting circuit, the input point coupled to the gate of the first NMOS device and to the gate of the fourth PMOS device; and</div>
<div class="claim-text">a third inverter circuit coupled between the input point and the gate of the second NMOS device and operating at the third voltage, the third inverter circuit for receiving input from the input point and outputting to the second NMOS device, and further outputting to the gate of the sixth PMOS device. </div>
</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES37329293" lang="EN" load-source="patent-office" class="description">
    <heading>BACKGROUND</heading> <p num="p-0002">1. Field of Disclosure</p>
    <p num="p-0003">This disclosure relates generally to level shifting circuits, and in particular to level shifting circuits with increased voltage ranges and reduced insertion delays.</p>
    <p num="p-0004">2. Background</p>
    <p num="p-0005">In various electronic devices, integrated circuits operating at low supply voltages are interfaced with electronic circuits operating at higher supply voltages. For example, a chip set operating at a first core voltage level (VddL), for example at 0.7 V, can interface with a memory device operating at a higher voltage level (VddH), for example at 1.4 V. In such cases, a level shifting circuit (“level shifter”) can be employed to maintain communication between circuits of different supply voltage levels.</p>
    <p num="p-0006">Conventional level shifting circuits operate satisfactorily at low voltage ranges, but can fail at low VddL values and wider voltage ranges. In addition, the insertion delay of a level shifting circuit may become unacceptably large. Thus, the development of level shifters operating over relatively wider voltage ranges with reduced insertion delays is desirable.</p>
    <heading>SUMMARY</heading> <p num="p-0007">In one aspect, a level shifting circuit includes assist circuits. In one configuration, the level shifting circuit includes an input point, an output point, and a cross-coupled pair of field effect transistors of a first type coupled to the output point. The level shifting circuit also includes a pair of assist circuits that are responsive to changes in input and output voltage levels, and that transiently change the gate-to-source and source-to-drain voltages of the pair of field effect transistors of the first type. The level shifting circuit also includes a pair of field effect transistors of a second type coupled between the input and output points. The field effect transistor pair of the second type are responsive to input voltage levels. In certain configurations, the field effect transistors of the first type are PMOS devices, and the field effect transistors of the second type are NMOS devices.</p>
    <p num="p-0008">In another aspect, a method of shifting a voltage level is provided. The method includes providing an input signal to a circuit, and, in response to the input signal, transiently weakening one member of a pair of cross-coupled field effect transistors of the circuit until an output node coupled to the pair of cross-coupled field effect transistors is pulled to a final voltage.</p>
    <p num="p-0009">The foregoing has outlined rather broadly the features and technical advantages of the present disclosure in order that the detailed description that follows may be better understood. Additional features and advantages will be described hereinafter which form the subject of the claims. It should be appreciated by those skilled in the art that the conception and specific configurations disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present disclosure. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims. The novel features which are believed to be characteristic of the disclosure, both as to its organization and method of operation, together with further objects and advantages will be better understood from the following description when considered in connection with the accompanying figures. It is to be expressly understood, however, that each of the figures is provided for the purpose of illustration and description only and is not intended as a definition of the limits of the present invention.</p>
    <description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0010">For a more complete understanding of the present disclosure, reference is now made to the following descriptions taken in conjunction with the accompanying drawings.</p>
      <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows an exemplary wireless communication system in which embodiments of the invention may be advantageously employed;</p>
      <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a circuit diagram of a conventional level shifting circuit;</p>
      <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a circuit diagram of a second conventional level shifting circuit based on PMOS transistors in series; and</p>
      <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a circuit diagram of a level shifting circuit that includes assist circuits.</p>
    </description-of-drawings> <heading>DETAILED DESCRIPTION</heading> <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 1</figref> shows an exemplary wireless communication system <b>100</b> in which an embodiment of the invention may be advantageously employed. For purposes of illustration, <figref idrefs="DRAWINGS">FIG. 1</figref> shows three remote units <b>120</b>, <b>130</b>, and <b>150</b> and two base stations <b>140</b>. It will be recognized that typical wireless communication systems may have many more remote units and base stations. Remote units <b>120</b>, <b>130</b>, and <b>150</b> include level shifting circuits <b>125</b>A, <b>125</b>B and <b>125</b>C, which is an embodiment of the invention as discussed further below. <figref idrefs="DRAWINGS">FIG. 1</figref> shows forward link signals <b>180</b> from the base stations <b>140</b> and the remote units <b>120</b>, <b>130</b>, and <b>150</b> and reverse link signals <b>190</b> from the remote units <b>120</b>, <b>130</b>, and <b>150</b> to base stations <b>140</b>.</p>
    <p num="p-0016">In <figref idrefs="DRAWINGS">FIG. 1</figref>, remote unit <b>120</b> is shown as a mobile telephone, remote unit <b>130</b> is shown as a portable computer, and remote unit <b>150</b> is shown as a fixed location remote unit in a wireless local loop system. For example, the remote units may be cell phones, hand-held personal communication systems (PCS) units, portable data units such as personal data assistants, or fixed location data units such as meter reading equipment. Although <figref idrefs="DRAWINGS">FIG. 1</figref> illustrates remote units according to the teachings of the invention, the invention is not limited to these exemplary illustrated units. The invention may be suitably employed in any device which includes level shifting circuits.</p>
    <p num="p-0017">A conventional level shifting circuit <b>202</b> is shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. The circuit <b>202</b> includes two NMOS transistors MN<b>1</b>,MN<b>2</b> with their sources coupled to ground voltage VSS, and two PMOS transistors MP<b>1</b>,MP<b>2</b> with their sources coupled to a source voltage VddH. The drain of the NMOS transistor MN<b>1</b> is coupled to the drain of the PMOS transistor MP<b>1</b>, and the drain of the NMOS transistor MN<b>2</b> is coupled to the drain of the PMOS transistor MP<b>2</b>. The gate of the PMOS transistor MP<b>1</b> is coupled at a node N<b>2</b> to the drains of the NMOS and PMOS transistors MN<b>2</b>, MP<b>2</b>, while the gate of the PMOS transistor MP<b>2</b> is coupled at a node N<b>1</b> to the drains of the NMOS and PMOS transistors MN<b>1</b>, MP<b>1</b>. As a result, the gate of the PMOS transistor MP<b>1</b> is coupled to the drain of the PMOS transistor MP<b>2</b>, and the gate of the PMOS transistor MP<b>2</b> is coupled to the drain of the PMOS transistor MP<b>1</b>, forming a cross-coupled pair of PMOS transistors. A node N<b>3</b> is coupled to an output point OUT.</p>
    <p num="p-0018">In the conventional level shifting circuit <b>202</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>, an input point IN is coupled to the gate of the NMOS transistor MN<b>1</b>. The input point IN is also coupled to an inverter INV, which in turn is coupled to the gate of the NMOS transistor MN<b>2</b>.</p>
    <p num="p-0019">When an input signal Vin is in a low level (VSS), the NMOS transistor MN<b>1</b> is turned off. At the same time, a signal at the level of VddL is applied via the inverter circuit INV to the gate of the NMOS transistor MN<b>2</b>, turning this transistor on so that the node N<b>2</b> and the output node N<b>3</b> are at the voltage level of VSS. Due to the cross-coupling from the node N<b>2</b> to the gate of the PMOS transistor MP<b>1</b>, the PMOS transistor MP<b>1</b> is turned on so that the node N<b>1</b> has a voltage level of VddH. Thus, when the input signal Vin is in a low level, the output point OUT is at a voltage level of VSS and the node N<b>1</b> is at a voltage level of VddH.</p>
    <p num="p-0020">When the input signal Vin is in a high level (VddL), the NMOS transistor MN<b>1</b> is turned on. As a result, the node N<b>1</b> has a voltage level of VSS. At the same time, a low input signal is applied via the inverter circuit INV to the gate of the NMOS transistor MN<b>2</b>, turning this transistor off. Due to the cross coupling from the node N<b>1</b> to the gate of the PMOS transistor MP<b>2</b>, this transistor is turned on, and the output node N<b>3</b> is at the voltage level of VddH. Consequently, when the input signal Vin is in a high level, the output point OUT is at voltage level of VddH and the node N<b>1</b> is at a voltage level of VSS.</p>
    <p num="p-0021">When the input signal Vin changes from low to high, the NMOS transistor MN<b>1</b> turns on and attempts to pull the node N<b>1</b> from the voltage level of VddH to the voltage level of VSS. However, the PMOS transistor MP<b>1</b> is still on and resists (or “fights”) the drop in voltage at the node N<b>1</b>. A similar conflict between the PMOS and NMOS transistors MP<b>2</b>,MN<b>2</b> occurs when the input signal Vin changes from high to low: the NMOS transistor MN<b>2</b> turns on and attempts to pull the output node N<b>2</b> from the high voltage level of VddH to the low value of VSS. Although the conventional level shifting circuit can operate satisfactorily when the voltage range between VddH and VddL is relatively small, as VddL becomes lower and the voltage range increases, the PMOS devices become stronger than the NMOS devices, and the NMOS devices are unable to pull down their nodes. Under these conditions, the conventional level shifting circuit <b>202</b> will fail. To minimize such failures, the NMOS devices can be made stronger, although this increases the area of the devices.</p>
    <p num="p-0022">One way of modifying the level shifting circuit <b>202</b> to handle wider voltage ranges is to add circuit components in series with the existing PMOS devices. A circuit of this type is shown in <figref idrefs="DRAWINGS">FIG. 3</figref>. In this level shifting circuit <b>302</b>, NMOS transistors MN<b>1</b>,MN<b>2</b> and PMOS transistors MP<b>1</b>,MP<b>2</b> are arranged as in the conventional level shifting circuit <b>202</b> shown in <figref idrefs="DRAWINGS">FIG. 2</figref>. However, in the level shifting circuit <b>302</b>, a third PMOS transistor MP<b>3</b> is added in series with the PMOS transistor MP<b>1</b>, and a fourth PMOS transistor MP<b>4</b> is added in series with the PMOS transistor MP<b>2</b>. The gate of the PMOS transistor MP<b>3</b> is coupled to an input point IN. The input point IN is also coupled to an inverter circuit INV, which is coupled to the gate of the NMOS transistor MN<b>2</b> and the added PMOS transistor MP<b>4</b>. The drains of the NMOS and PMOS transistors MN<b>1</b>,MP<b>1</b> are coupled at a node N<b>1</b>, and the drains of the NMOS and PMOS transistors MN<b>2</b>,MP<b>2</b> are coupled at a node N<b>2</b>. An output node N<b>3</b> is coupled to an output point OUT.</p>
    <p num="p-0023">When an input signal Vin in a low level is applied, the NMOS transistor MN<b>1</b> is turned off while the PMOS transistor MP<b>3</b> is turned on. At the same time, a high input signal is applied via the inverter circuit INV to the gate of the NMOS transistor MN<b>2</b>, turning this transistor on, and to the gate of the PMOS transistor MP<b>4</b>, turning this transistor partially off. As a result, the nodes N<b>2</b>,N<b>3</b> are at a voltage value of VSS. Due to the cross-coupling from the node N<b>2</b> to the gate of the PMOS transistor MP<b>1</b>, this transistor is on. Thus, both PMOS transistors MP<b>1</b>,MP<b>3</b> are on, and the node N<b>1</b> is at a voltage value of VddH. Therefore, when the input signal is in a low level, the output point OUT is at a voltage level of VSS and the node N<b>1</b> is at a voltage level of VddH.</p>
    <p num="p-0024">As the input signal changes from a low to a high level (from VSS to VddL), the NMOS transistor MN<b>1</b> turns on and begins to pull down the node N<b>1</b> from a voltage level of VddH to VSS. This drop in voltage at the node N<b>1</b> is opposed by the PMOS transistor MP<b>1</b>, which is still on. As the input signal changes from low to high, however, the gate of the PMOS transistor MP<b>3</b> also goes higher to a voltage value of VddL. This means that the gate voltage of the PMOS transistor MP<b>3</b> is now closer to the transistor's source value of VddH. Because the gate-to-source voltage of the PMOS transistor MP<b>3</b> is less, the transistor is partially turned off. In essence, applying VddL to the gate of the PMOS transistor MP<b>3</b> “weakens” the transistor and allows the NMOS transistor MN<b>1</b> to more easily pull down the node N<b>1</b>. Similarly, when the output node N<b>3</b> goes from VddH to VSS, a voltage value of VddL is applied to the gate of the PMOS transistor MP<b>4</b>, turning this transistor partially off and making it easier for the NMOS transistor MN<b>2</b> to pull the output node N<b>3</b> to a lower value.</p>
    <p num="p-0025">Although the level shifting circuit <b>302</b> can work successfully at lower VddL values and at wider voltage ranges than the conventional circuit <b>202</b>, the time interval required for an input to produce an output (or the “insertion delay”) is large since two PMOS devices are used for each NMOS device.</p>
    <p num="p-0026">A configuration of a level shifting circuit having a pair of assist circuits is shown in <figref idrefs="DRAWINGS">FIG. 4</figref>. In the configuration, a level shifting circuit <b>402</b> includes a pair of assist circuits <b>404</b>,<b>406</b>, each of which comprises two field effect transistors of a first type, in this case two PMOS transistors (or devices), coupled to an output node. One portion of the level shifting circuit <b>402</b> comprises two field effect transistors of a second type, in this case two NMOS transistors (or devices) <b>408</b>,<b>410</b>, with their sources coupled to ground voltage VSS, and two field effect transistors of the first type, in this case two PMOS transistors (or devices) <b>412</b>,<b>414</b>, with their sources coupled to a source voltage VddH. The drain of the NMOS transistor <b>408</b> is coupled to the drain of the PMOS transistor <b>412</b>, and the drain of the NMOS transistor <b>410</b> is coupled to the drain of the PMOS transistor <b>414</b>. At a node <b>416</b>, the gate of the PMOS transistor <b>414</b> is coupled to the drains of the NMOS and PMOS transistors <b>408</b>,<b>412</b>, while the gate of the PMOS transistor <b>412</b> is coupled at an output node <b>418</b> to the drains of the NMOS and PMOS transistors <b>410</b>,<b>414</b>. As a result, the gate of the PMOS transistor <b>412</b> is coupled to the drain of the PMOS transistor <b>414</b>, and the gate of the PMOS transistor <b>414</b> is coupled to the drain of the PMOS transistor <b>412</b>, forming a cross-coupled pair of PMOS transistors.</p>
    <p num="p-0027">In the level shifting circuit <b>402</b>, an input point <b>420</b> is coupled to the gate of the NMOS transistor <b>408</b>. The input point <b>420</b> is also coupled to an inverter circuit <b>422</b>, which operates at voltage VddL, and which is coupled to the gate of the NMOS transistor <b>410</b>.</p>
    <p num="p-0028">In the assist circuit <b>404</b>, two PMOS transistors <b>424</b>,<b>426</b> are coupled in series, drain-to-source, to the node <b>416</b>. The source of the PMOS transistor <b>426</b> is coupled to a source voltage VddL. The gate of the PMOS transistor <b>424</b> is coupled to the input point <b>420</b>, and the gate of the PMOS transistor <b>426</b> is coupled to a node <b>428</b> via an inverter circuit <b>430</b> which operates at voltage VddH.</p>
    <p num="p-0029">Similarly, in the assist circuit <b>406</b>, two PMOS transistors <b>432</b>,<b>434</b> are serially coupled, drain-to-source, to the output node <b>418</b>. The source of the PMOS transistor <b>434</b> is coupled to a source voltage VddL. The gate of the PMOS transistor <b>432</b> is coupled indirectly to the input point <b>420</b> via the inverter circuit <b>422</b>, and the gate of the PMOS transistor <b>434</b> is coupled to a node <b>436</b> via an inverter circuit <b>438</b> which operates at voltage VddH.</p>
    <p num="p-0030">At steady state, at least one of the PMOS transistors <b>424</b>,<b>426</b> in the assist circuit <b>404</b>, and at least one of the PMOS transistors <b>432</b>,<b>434</b> in the assist circuit <b>406</b>, is off.</p>
    <p num="p-0031">The NMOS transistors <b>408</b>,<b>410</b> and the PMOS transistors <b>412</b>,<b>414</b> are arranged similarly to those in the level shifting circuit <b>202</b> of <figref idrefs="DRAWINGS">FIG. 2</figref>. At steady state, when an input signal Vin having a low voltage level is applied, the NMOS transistor <b>408</b> is turned off while the NMOS transistor <b>410</b> is turned on. The output node <b>418</b> and the gate of the PMOS transistor <b>412</b> are at a voltage level of VSS. Because the PMOS transistor <b>412</b> is turned on, the node <b>416</b> is at a voltage level of VddH.</p>
    <p num="p-0032">Although the node <b>428</b> is at a value of VSS, the gate of the PMOS transistor <b>426</b> is at a value of VddH due to the inverter circuit <b>430</b>. Because the gate voltage is higher than the assist circuit source voltage of VddL, the PMOS transistor <b>426</b> is turned off. Thus, the assist circuit <b>404</b> is turned off.</p>
    <p num="p-0033">Similarly, the assist circuit <b>406</b> is turned off because the voltage applied to the gate of the PMOS transistor <b>432</b> is at the level of VddL, which is the same as the transistor's source voltage.</p>
    <p num="p-0034">At steady state when the input signal Vin is at a high level, the NMOS transistor <b>408</b> is turned on and the NMOS transistor <b>410</b> is turned off. The node <b>416</b> is at a voltage value of VSS, as is the gate of the PMOS transistor <b>414</b>. The output node <b>418</b> is at the voltage value of VddH and the PMOS transistor <b>412</b> is off. In the assist circuit <b>404</b>, the PMOS transistor <b>424</b> is off since its gate voltage of VddL is the same as its source voltage. Also, in the assist circuit <b>406</b>, the PMOS transistor <b>434</b> is turned off since its gate voltage of VddH is higher than its source voltage of VddL.</p>
    <p num="p-0035">When the input signal changes from a low value of VSS to a high value of VddL, the NMOS transistor <b>408</b> turns on. In addition, the input signal to the NMOS transistor <b>410</b> goes from a high value of VddL to a low value of VSS due to the inverter circuit <b>422</b>. Momentarily, the gate of the PMOS transistor <b>432</b> in the assist circuit <b>406</b> is at a low value of VSS while the gate of the PMOS transistor <b>434</b> in the same assist circuit is already at a low value of VSS. When this occurs, the source voltage VddL of the assist circuit <b>406</b> is greater than the gate voltages of both PMOS transistors <b>432</b>,<b>434</b> and both transistors <b>432</b>,<b>434</b> are turned on. As a</p>
    <p num="p-0036">Thus, the assist circuit <b>406</b> has at least two properties. First, by momentarily raising the gate voltage of the PMOS transistor <b>412</b>, the assist circuit <b>406</b> weakens the PMOS transistor <b>412</b> by reducing the gate-to-source voltage, making it easier for the NMOS <b>408</b> to pull down the voltage at the node <b>416</b>. Second, by momentarily charging the output node <b>418</b> to a voltage value of VddL, the assist circuit <b>406</b> does part of the work in bringing the output node <b>418</b> to its final value of VddH.</p>
    <p num="p-0037">The assist circuit <b>404</b> works in a similar manner. When the input signal changes from a high value of VddL to a low value of VSS, the PMOS transistor <b>424</b> is turned on while the PMOS transistor <b>426</b> is already on. Thus, the node <b>416</b> is momentarily charged to a voltage value of VddL. Also, due to the cross coupling, the gate of the PMOS transistor <b>414</b> is brought to a value of VddL, which momentarily weakens the transistor so that the NMOS transistor <b>410</b> can more easily pull down the output voltage to a voltage value of VSS.</p>
    <p num="p-0038">The assist circuits <b>404</b>,<b>406</b> only operate while the NMOS transistors <b>408</b>,<b>410</b> are pulling their respective nodes <b>416</b>,<b>418</b> to a final voltage value of VSS. Once the NMOS transistors have pulled their drain voltages and the nodes <b>416</b>,<b>418</b> to the final voltage value, the assist circuits turn off since at a final voltage, at least one PMOS transistor in each assist circuit is turned off. Thus, the assist circuits operate transiently to weaken the PMOS transistors <b>412</b>,<b>414</b> and to charge the nodes <b>416</b>,<b>418</b> to VddL.</p>
    <p num="p-0039">Although for clarity, only the node <b>418</b> is labeled as “output node,” it should be understood that the node <b>416</b> can also be considered an output node.</p>
    <p num="p-0040">Compared to the conventional level shifting circuits <b>202</b>,<b>302</b>, the level shifting circuit <b>402</b> improves (reduces) the insertion delay by charging the output node <b>418</b> to VddL as soon as the input signal goes high. The insertion delay is also improved since each NMOS transistor competes against only one PMOS transistor rather than two PMOS transistors as in the level shifting circuit <b>302</b>. The level shifting circuit <b>402</b> also has better low VddL behavior since the gate voltages of the PMOS devices are transiently raised to VddL, making it easier for the NMOS devices to oppose the PMOS devices.</p>
    <p num="p-0041">Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims. Moreover, the scope of the present application is not intended to be limited to the particular configurations of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed that perform substantially the same function or achieve substantially the same result as the corresponding configurations described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7239191">US7239191</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 2005</td><td class="patent-data-table-td patent-date-value">Jul 3, 2007</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Level shifting circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7348801">US7348801</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 2006</td><td class="patent-data-table-td patent-date-value">Mar 25, 2008</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Level shifter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7511552">US7511552</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 15, 2006</td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Method and apparatus of a level shifter circuit having a structure to reduce fall and rise path delay</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8400206">US8400206</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 12, 2009</td><td class="patent-data-table-td patent-date-value">Mar 19, 2013</td><td class="patent-data-table-td ">Broadcom Corporation</td><td class="patent-data-table-td ">Low voltage input level shifter circuit and method for utilizing same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8421518">US8421518</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 2011</td><td class="patent-data-table-td patent-date-value">Apr 16, 2013</td><td class="patent-data-table-td ">Conexant Systems, Inc.</td><td class="patent-data-table-td ">High speed level shifters and method of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8610462">US8610462</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 21, 2011</td><td class="patent-data-table-td patent-date-value">Dec 17, 2013</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Input-output circuit and method of improving input-output signals</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120068755">US20120068755</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 21, 2011</td><td class="patent-data-table-td patent-date-value">Mar 22, 2012</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Level shifter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20120229189">US20120229189</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 2011</td><td class="patent-data-table-td patent-date-value">Sep 13, 2012</td><td class="patent-data-table-td ">Christian Larsen</td><td class="patent-data-table-td ">High speed level shifters and method of operation</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S333000">327/333</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S081000">326/81</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S063000">326/63</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06G0005000000">G06G5/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K3/356113">H03K3/356113</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K3/012">H03K3/012</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=-5xwBgABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03K3/356182">H03K3/356182</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03K3/356G6</span>, <span class="nested-value">H03K3/356G2</span>, <span class="nested-value">H03K3/012</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Jun 24, 2014</td><td class="patent-data-table-td ">FP</td><td class="patent-data-table-td ">Expired due to failure to pay maintenance fee</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140504</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 4, 2014</td><td class="patent-data-table-td ">LAPS</td><td class="patent-data-table-td ">Lapse for failure to pay maintenance fees</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 13, 2013</td><td class="patent-data-table-td ">REMI</td><td class="patent-data-table-td ">Maintenance fee reminder mailed</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 30, 2011</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110715</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 4, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">QUALCOMM INCORPORATED,CALIFORNIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHABA, RITU;PARK, DONGKYU;JUNG, CHANGHO AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100304;REEL/FRAME:21481/660</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20080902</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHABA, RITU;PARK, DONGKYU;JUNG, CHANGHO AND OTHERS;US-ASSIGNMENT DATABASE UPDATED:20100504;REEL/FRAME:21481/660</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHABA, RITU;PARK, DONGKYU;JUNG, CHANGHO;AND OTHERS;REEL/FRAME:021481/0660</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U0KPAsaaKvrmTQoJvEoUWKapONX_A\u0026id=-5xwBgABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U20d5BdjArEdAFL-39m-bjeT_oAEQ\u0026id=-5xwBgABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3TDgLdxVu-9_0WAP4pQ_wV2ne8ZA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/CMOS_level_shifter_circuit_design.pdf?id=-5xwBgABERAJ\u0026output=pdf\u0026sig=ACfU3U3UP--1jCWPE1Md-5QAbFub2QKsNA"},"sample_url":"http://www.google.com/patents/reader?id=-5xwBgABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>