$date
	Fri Oct 11 14:16:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbFA $end
$var wire 1 ! sum $end
$var wire 1 " Cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module instFA $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20
1!
1#
#30
1$
0#
#40
1%
0$
#50
1"
0!
0%
1$
1#
#60
1%
0$
#70
1$
0#
#80
1!
1#
#90
