INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xadc_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sources_1/new/Speaker_VR_primary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Speaker_VR_primary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_test/Cmod-A7_test.srcs/sim_1/new/Speaker_VR_primary_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Speaker_VR_primary_tb
