##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Debug_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Debug_IntClock:R)
		5.2::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK                  | Frequency: 57.73 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Debug_IntClock        | Frequency: 48.02 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_Debug_IntClock  41666.7          24344       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Debug_IntClock  UART_Debug_IntClock  1.30417e+007     13020841    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase             
--------------  ------------  ---------------------------  
SCL(0)_PAD:out  25439         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out  25449         CyBUS_CLK(fixed-function):R  
Tx(0)_PAD       32087         UART_Debug_IntClock:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 57.73 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell1         2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_1         macrocell6      6185   8194  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell6      3350  11544  24344  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13853  24344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Debug_IntClock
*************************************************
Clock: UART_Debug_IntClock
Frequency: 48.02 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_0  macrocell5    8001   9251  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell5    3350  12601  13020841  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2866  15466  13020841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Debug_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell1         2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_1         macrocell6      6185   8194  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell6      3350  11544  24344  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13853  24344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Debug_IntClock:R vs. UART_Debug_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_0  macrocell5    8001   9251  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell5    3350  12601  13020841  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2866  15466  13020841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24344p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13853
-------------------------------------   ----- 
End-of-path arrival time (ps)           13853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx(0)/fb                                      iocell1         2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/main_1         macrocell6      6185   8194  24344  RISE       1
\UART_Debug:BUART:rx_postpoll\/q              macrocell6      3350  11544  24344  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2309  13853  24344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:rx_last\/main_0
Capture Clock  : \UART_Debug:BUART:rx_last\/clock_0
Path slack     : 29055p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9101
-------------------------------------   ---- 
End-of-path arrival time (ps)           9101
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                           iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_last\/main_0  macrocell24   7092   9101  29055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 29963p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8194
-------------------------------------   ---- 
End-of-path arrival time (ps)           8194
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_state_2\/main_8  macrocell18   6185   8194  29963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 30670p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7487
-------------------------------------   ---- 
End-of-path arrival time (ps)           7487
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                              iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_state_0\/main_9  macrocell15   5478   7487  30670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 30689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:pollcount_1\/main_3  macrocell21   5458   7467  30689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 30689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:pollcount_0\/main_2  macrocell22   5458   7467  30689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx(0)/fb
Path End       : \UART_Debug:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 30689p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Debug_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7467
-------------------------------------   ---- 
End-of-path arrival time (ps)           7467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx(0)/in_clock                                              iocell1             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx(0)/fb                               iocell1       2009   2009  24344  RISE       1
\UART_Debug:BUART:rx_status_3\/main_6  macrocell23   5458   7467  30689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Debug:BUART:sRX:RxBitCounter\/clock
Path slack     : 13020841p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -5360
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15466
-------------------------------------   ----- 
End-of-path arrival time (ps)           15466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q     macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/main_0  macrocell5    8001   9251  13020841  RISE       1
\UART_Debug:BUART:rx_counter_load\/q       macrocell5    3350  12601  13020841  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/load   count7cell    2866  15466  13020841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13023930p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6190
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11547
-------------------------------------   ----- 
End-of-path arrival time (ps)           11547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                      macrocell11     1250   1250  13023930  RISE       1
\UART_Debug:BUART:counter_load_not\/main_1           macrocell2      4645   5895  13023930  RISE       1
\UART_Debug:BUART:counter_load_not\/q                macrocell2      3350   9245  13023930  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11547  13023930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Debug:BUART:sTX:TxSts\/clock
Path slack     : 13023955p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17212
-------------------------------------   ----- 
End-of-path arrival time (ps)           17212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13023955  RISE       1
\UART_Debug:BUART:tx_status_0\/main_3                 macrocell3      4750   8330  13023955  RISE       1
\UART_Debug:BUART:tx_status_0\/q                      macrocell3      3350  11680  13023955  RISE       1
\UART_Debug:BUART:sTX:TxSts\/status_0                 statusicell1    5532  17212  13023955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027078p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8579
-------------------------------------   ---- 
End-of-path arrival time (ps)           8579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  13020841  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7329   8579  13027078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027757p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7899
-------------------------------------   ---- 
End-of-path arrival time (ps)           7899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q                macrocell15     1250   1250  13024758  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   6649   7899  13027757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028222p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9935
-------------------------------------   ---- 
End-of-path arrival time (ps)           9935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_0  macrocell20   8685   9935  13028222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13028230p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9926
-------------------------------------   ---- 
End-of-path arrival time (ps)           9926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_state_0\/main_0    macrocell15   8676   9926  13028230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13028906p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9251
-------------------------------------   ---- 
End-of-path arrival time (ps)           9251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_0  macrocell16   8001   9251  13028906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029063p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6594
-------------------------------------   ---- 
End-of-path arrival time (ps)           6594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q                macrocell11     1250   1250  13023930  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5344   6594  13029063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029075p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q                macrocell10     1250   1250  13023939  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5332   6582  13029075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Debug:BUART:sRX:RxSts\/clock
Path slack     : 13029082p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12085
-------------------------------------   ----- 
End-of-path arrival time (ps)           12085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  13029082  RISE       1
\UART_Debug:BUART:rx_status_4\/main_1                 macrocell7      2895   6475  13029082  RISE       1
\UART_Debug:BUART:rx_status_4\/q                      macrocell7      3350   9825  13029082  RISE       1
\UART_Debug:BUART:sRX:RxSts\/status_4                 statusicell2    2260  12085  13029082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13029410p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8746
-------------------------------------   ---- 
End-of-path arrival time (ps)           8746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_status_3\/main_0   macrocell23   7496   8746  13029410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13029708p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_state_3\/main_1  macrocell17   7198   8448  13029708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029715p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  13029715  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4691   5941  13029715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Debug:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13029827p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8330
-------------------------------------   ---- 
End-of-path arrival time (ps)           8330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  13023955  RISE       1
\UART_Debug:BUART:tx_state_0\/main_3                  macrocell11     4750   8330  13029827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029993p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q               macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_3  macrocell20   6914   8164  13029993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13029997p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8160
-------------------------------------   ---- 
End-of-path arrival time (ps)           8160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_state_0\/main_4  macrocell15   6910   8160  13029997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13030096p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_state_2\/main_0    macrocell18   6810   8060  13030096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13030730p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7427
-------------------------------------   ---- 
End-of-path arrival time (ps)           7427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_state_2\/main_1  macrocell18   6177   7427  13030730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13030819p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029715  RISE       1
\UART_Debug:BUART:rx_state_2\/main_2   macrocell18   6087   7337  13030819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13030858p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7299
-------------------------------------   ---- 
End-of-path arrival time (ps)           7299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13026896  RISE       1
\UART_Debug:BUART:rx_state_0\/main_10  macrocell15   6049   7299  13030858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13030954p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029715  RISE       1
\UART_Debug:BUART:rx_status_3\/main_2  macrocell23   5953   7203  13030954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13030962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  13029715  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_2  macrocell16   5945   7195  13030962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13030962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7195
-------------------------------------   ---- 
End-of-path arrival time (ps)           7195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029715  RISE       1
\UART_Debug:BUART:rx_state_0\/main_2   macrocell15   5945   7195  13030962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13031279p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q        macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_status_3\/main_4  macrocell23   5627   6877  13031279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13031291p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6866
-------------------------------------   ---- 
End-of-path arrival time (ps)           6866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q         macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_4  macrocell16   5616   6866  13031291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13031297p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6860
-------------------------------------   ---- 
End-of-path arrival time (ps)           6860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031297  RISE       1
\UART_Debug:BUART:rx_state_0\/main_6         macrocell15   4920   6860  13031297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Debug:BUART:txn\/main_3
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13031465p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  13031465  RISE       1
\UART_Debug:BUART:txn\/main_3                macrocell9      2321   6691  13031465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:txn\/main_2
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13031562p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q  macrocell11   1250   1250  13023930  RISE       1
\UART_Debug:BUART:txn\/main_2    macrocell9    5345   6595  13031562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13031562p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6595
-------------------------------------   ---- 
End-of-path arrival time (ps)           6595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13023930  RISE       1
\UART_Debug:BUART:tx_state_1\/main_1  macrocell10   5345   6595  13031562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:txn\/main_1
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13031571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q  macrocell10   1250   1250  13023939  RISE       1
\UART_Debug:BUART:txn\/main_1    macrocell9    5336   6586  13031571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13031571p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13023939  RISE       1
\UART_Debug:BUART:tx_state_1\/main_0  macrocell10   5336   6586  13031571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Debug:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031767p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -6010
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025933  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3700   3890  13031767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13031826p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031297  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_6       macrocell16   4391   6331  13031826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13032100p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q      macrocell12   1250   1250  13024334  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_3  macrocell13   4806   6056  13032100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_bitclk_enable\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13032227p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5930
-------------------------------------   ---- 
End-of-path arrival time (ps)           5930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  13029715  RISE       1
\UART_Debug:BUART:rx_state_3\/main_2   macrocell17   4680   5930  13032227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13032262p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5895
-------------------------------------   ---- 
End-of-path arrival time (ps)           5895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13023930  RISE       1
\UART_Debug:BUART:tx_state_2\/main_1  macrocell12   4645   5895  13032262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13032271p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13023939  RISE       1
\UART_Debug:BUART:tx_state_2\/main_0  macrocell12   4635   5885  13032271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032280p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q               macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_1  macrocell20   4627   5877  13032280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 13032341p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13026896  RISE       1
\UART_Debug:BUART:pollcount_1\/main_4  macrocell21   4565   5815  13032341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 13032341p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13026896  RISE       1
\UART_Debug:BUART:pollcount_0\/main_3  macrocell22   4565   5815  13032341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_0\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032341p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_0\/q       macrocell22   1250   1250  13026896  RISE       1
\UART_Debug:BUART:rx_status_3\/main_7  macrocell23   4565   5815  13032341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13032442p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5714
-------------------------------------   ---- 
End-of-path arrival time (ps)           5714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_state_2\/main_4  macrocell18   4464   5714  13032442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032511p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032511  RISE       1
\UART_Debug:BUART:rx_state_0\/main_5         macrocell15   3706   5646  13032511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13032515p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5642
-------------------------------------   ---- 
End-of-path arrival time (ps)           5642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032511  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_5       macrocell16   3702   5642  13032515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032526p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032526  RISE       1
\UART_Debug:BUART:rx_state_0\/main_7         macrocell15   3691   5631  13032526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13032527p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032526  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_7       macrocell16   3690   5630  13032527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13032527p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  13020841  RISE       1
\UART_Debug:BUART:rx_state_3\/main_0    macrocell17   4380   5630  13032527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 13032600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  13027567  RISE       1
\UART_Debug:BUART:pollcount_1\/main_2  macrocell21   4306   5556  13032600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032600p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_1\/q       macrocell21   1250   1250  13027567  RISE       1
\UART_Debug:BUART:rx_status_3\/main_5  macrocell23   4306   5556  13032600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13032666p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024334  RISE       1
\UART_Debug:BUART:tx_state_2\/main_3  macrocell12   4241   5491  13032666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13032801p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q      macrocell11   1250   1250  13023930  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_1  macrocell13   4105   5355  13032801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5347
-------------------------------------   ---- 
End-of-path arrival time (ps)           5347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q      macrocell10   1250   1250  13023939  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_0  macrocell13   4097   5347  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_0\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13032810p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_0\/q       macrocell11   1250   1250  13023930  RISE       1
\UART_Debug:BUART:tx_state_0\/main_1  macrocell11   4096   5346  13032810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q         macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_1  macrocell16   4084   5334  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_1\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13032835p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_1\/q       macrocell10   1250   1250  13023939  RISE       1
\UART_Debug:BUART:tx_state_0\/main_0  macrocell11   4072   5322  13032835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13032903p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5253
-------------------------------------   ---- 
End-of-path arrival time (ps)           5253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q        macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_status_3\/main_3  macrocell23   4003   5253  13032903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Debug:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032907p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q               macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/main_2  macrocell20   4000   5250  13032907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13032922p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_state_0\/main_3  macrocell15   3985   5235  13032922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Debug:BUART:rx_load_fifo\/clock_0
Path slack     : 13032926p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5231
-------------------------------------   ---- 
End-of-path arrival time (ps)           5231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q         macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_load_fifo\/main_3  macrocell16   3981   5231  13032926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_load_fifo\/q
Path End       : \UART_Debug:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Debug:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13032941p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3130
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_load_fifo\/q            macrocell16     1250   1250  13031283  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4346   5596  13032941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 13033013p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033013  RISE       1
\UART_Debug:BUART:pollcount_1\/main_0        macrocell21   3204   5144  13033013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 13033013p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033013  RISE       1
\UART_Debug:BUART:pollcount_0\/main_0        macrocell22   3204   5144  13033013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Debug:BUART:pollcount_1\/clock_0
Path slack     : 13033017p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033017  RISE       1
\UART_Debug:BUART:pollcount_1\/main_1        macrocell21   3200   5140  13033017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Debug:BUART:pollcount_0\/clock_0
Path slack     : 13033017p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033017  RISE       1
\UART_Debug:BUART:pollcount_0\/main_1        macrocell22   3200   5140  13033017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:pollcount_1\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033127p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5029
-------------------------------------   ---- 
End-of-path arrival time (ps)           5029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:pollcount_1\/q      macrocell21   1250   1250  13027567  RISE       1
\UART_Debug:BUART:rx_state_0\/main_8  macrocell15   3779   5029  13033127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Debug:BUART:rx_state_0\/clock_0
Path slack     : 13033203p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q       macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_state_0\/main_1  macrocell15   3704   4954  13033203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_0\/q
Path End       : \UART_Debug:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Debug:BUART:rx_status_3\/clock_0
Path slack     : 13033216p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_0\/q        macrocell15   1250   1250  13024758  RISE       1
\UART_Debug:BUART:rx_status_3\/main_1  macrocell23   3691   4941  13033216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:txn\/main_4
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13033318p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q  macrocell12   1250   1250  13024334  RISE       1
\UART_Debug:BUART:txn\/main_4    macrocell9    3589   4839  13033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033318p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024334  RISE       1
\UART_Debug:BUART:tx_state_1\/main_3  macrocell10   3589   4839  13033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_state_2\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13033322p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4835
-------------------------------------   ---- 
End-of-path arrival time (ps)           4835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_state_2\/q       macrocell12   1250   1250  13024334  RISE       1
\UART_Debug:BUART:tx_state_0\/main_4  macrocell11   3585   4835  13033322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_2\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033427p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4730
-------------------------------------   ---- 
End-of-path arrival time (ps)           4730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_2\/q       macrocell18   1250   1250  13023226  RISE       1
\UART_Debug:BUART:rx_state_3\/main_4  macrocell17   3480   4730  13033427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033565p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032511  RISE       1
\UART_Debug:BUART:rx_state_2\/main_5         macrocell18   2652   4592  13033565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033569p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4587
-------------------------------------   ---- 
End-of-path arrival time (ps)           4587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031297  RISE       1
\UART_Debug:BUART:rx_state_2\/main_6         macrocell18   2647   4587  13033569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Debug:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033578p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13032511  RISE       1
\UART_Debug:BUART:rx_state_3\/main_5         macrocell17   2638   4578  13033578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Debug:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13031297  RISE       1
\UART_Debug:BUART:rx_state_3\/main_6         macrocell17   2634   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033583p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032526  RISE       1
\UART_Debug:BUART:rx_state_2\/main_7         macrocell18   2634   4574  13033583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Debug:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13033595p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13032526  RISE       1
\UART_Debug:BUART:rx_state_3\/main_7         macrocell17   2622   4562  13033595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13033848p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033848  RISE       1
\UART_Debug:BUART:tx_state_2\/main_5  macrocell12   3058   4308  13033848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13033852p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033848  RISE       1
\UART_Debug:BUART:tx_state_0\/main_5  macrocell11   3055   4305  13033852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033902p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4255
-------------------------------------   ---- 
End-of-path arrival time (ps)           4255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033013  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_0   macrocell19   2315   4255  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033906p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4251
-------------------------------------   ---- 
End-of-path arrival time (ps)           4251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033017  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_1   macrocell19   2311   4251  13033906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Debug:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Debug:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033909  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/main_2   macrocell19   2307   4247  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:txn\/main_6
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q  macrocell13   1250   1250  13033848  RISE       1
\UART_Debug:BUART:txn\/main_6   macrocell9    2944   4194  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:tx_bitclk\/q
Path End       : \UART_Debug:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13033962p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:tx_bitclk\/q        macrocell13   1250   1250  13033848  RISE       1
\UART_Debug:BUART:tx_state_1\/main_5  macrocell10   2944   4194  13033962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_last\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13033974p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_last\/q          macrocell24   1250   1250  13033974  RISE       1
\UART_Debug:BUART:rx_state_2\/main_9  macrocell18   2932   4182  13033974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13034210p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025933  RISE       1
\UART_Debug:BUART:tx_state_1\/main_2               macrocell10     3757   3947  13034210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_0\/clock_0
Path slack     : 13034211p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3946
-------------------------------------   ---- 
End-of-path arrival time (ps)           3946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025933  RISE       1
\UART_Debug:BUART:tx_state_0\/main_2               macrocell11     3756   3946  13034211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13034265p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3891
-------------------------------------   ---- 
End-of-path arrival time (ps)           3891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025933  RISE       1
\UART_Debug:BUART:tx_state_2\/main_2               macrocell12     3701   3891  13034265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_3\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_state_3\/main_3  macrocell17   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_state_3\/q
Path End       : \UART_Debug:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Debug:BUART:rx_state_2\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_state_3\/q       macrocell17   1250   1250  13024861  RISE       1
\UART_Debug:BUART:rx_state_2\/main_3  macrocell18   2580   3830  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Debug:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Debug:BUART:tx_bitclk\/clock_0
Path slack     : 13034364p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  13025933  RISE       1
\UART_Debug:BUART:tx_bitclk\/main_2                macrocell13     3602   3792  13034364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:txn\/q
Path End       : \UART_Debug:BUART:txn\/main_0
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_Debug:BUART:txn\/q       macrocell9    1250   1250  13034620  RISE       1
\UART_Debug:BUART:txn\/main_0  macrocell9    2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:txn\/main_5
Capture Clock  : \UART_Debug:BUART:txn\/clock_0
Path slack     : 13035159p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2998
-------------------------------------   ---- 
End-of-path arrival time (ps)           2998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035159  RISE       1
\UART_Debug:BUART:txn\/main_5                      macrocell9      2808   2998  13035159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_1\/clock_0
Path slack     : 13035159p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2998
-------------------------------------   ---- 
End-of-path arrival time (ps)           2998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035159  RISE       1
\UART_Debug:BUART:tx_state_1\/main_4               macrocell10     2808   2998  13035159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Debug:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Debug:BUART:tx_state_2\/clock_0
Path slack     : 13035192p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                              -3510
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2965
-------------------------------------   ---- 
End-of-path arrival time (ps)           2965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  13035159  RISE       1
\UART_Debug:BUART:tx_state_2\/main_4               macrocell12     2775   2965  13035192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Debug:BUART:rx_status_3\/q
Path End       : \UART_Debug:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Debug:BUART:sRX:RxSts\/clock
Path slack     : 13037661p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_Debug_IntClock:R#1 vs. UART_Debug_IntClock:R#2)   13041667
- Setup time                                                               -500
--------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                         13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Debug:BUART:rx_status_3\/q       macrocell23    1250   1250  13037661  RISE       1
\UART_Debug:BUART:sRX:RxSts\/status_3  statusicell2   2255   3505  13037661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Debug:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

