
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: entropy_pool[15]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: entropy_pool[16]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ entropy_pool[15]$_SDFFE_PN0P_/CK (DFF_X1)
     3    5.18    0.01    0.08    0.08 v entropy_pool[15]$_SDFFE_PN0P_/Q (DFF_X1)
                                         entropy_pool[15] (net)
                  0.01    0.00    0.08 v _0962_/A1 (NAND2_X1)
     1    1.65    0.01    0.01    0.10 ^ _0962_/ZN (NAND2_X1)
                                         _0260_ (net)
                  0.01    0.00    0.10 ^ _0964_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.11 v _0964_/ZN (AOI21_X1)
                                         _0042_ (net)
                  0.01    0.00    0.11 v entropy_pool[16]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ entropy_pool[16]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mixed_output[11]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.59    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _0810_/A (BUF_X8)
    10   28.24    0.01    0.02    0.22 ^ _0810_/Z (BUF_X8)
                                         _0150_ (net)
                  0.01    0.00    0.22 ^ _0811_/A (INV_X8)
     9   19.50    0.01    0.01    0.23 v _0811_/ZN (INV_X8)
                                         _0151_ (net)
                  0.01    0.00    0.23 v _0812_/A (BUF_X8)
    10   10.98    0.01    0.02    0.26 v _0812_/Z (BUF_X8)
                                         _0152_ (net)
                  0.01    0.00    0.26 v _1220_/A3 (OR4_X4)
     2    1.80    0.01    0.10    0.35 v _1220_/ZN (OR4_X4)
                                         _0450_ (net)
                  0.01    0.00    0.35 v _1223_/B (MUX2_X1)
     1    2.93    0.01    0.06    0.42 v _1223_/Z (MUX2_X1)
                                         _0453_ (net)
                  0.01    0.00    0.42 v _1225_/A1 (NAND2_X2)
     1    1.14    0.01    0.01    0.43 ^ _1225_/ZN (NAND2_X2)
                                         _0110_ (net)
                  0.01    0.00    0.43 ^ mixed_output[11]$_SDFFE_PN0N_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ mixed_output[11]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mixed_output[11]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    6.59    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ _0810_/A (BUF_X8)
    10   28.24    0.01    0.02    0.22 ^ _0810_/Z (BUF_X8)
                                         _0150_ (net)
                  0.01    0.00    0.22 ^ _0811_/A (INV_X8)
     9   19.50    0.01    0.01    0.23 v _0811_/ZN (INV_X8)
                                         _0151_ (net)
                  0.01    0.00    0.23 v _0812_/A (BUF_X8)
    10   10.98    0.01    0.02    0.26 v _0812_/Z (BUF_X8)
                                         _0152_ (net)
                  0.01    0.00    0.26 v _1220_/A3 (OR4_X4)
     2    1.80    0.01    0.10    0.35 v _1220_/ZN (OR4_X4)
                                         _0450_ (net)
                  0.01    0.00    0.35 v _1223_/B (MUX2_X1)
     1    2.93    0.01    0.06    0.42 v _1223_/Z (MUX2_X1)
                                         _0453_ (net)
                  0.01    0.00    0.42 v _1225_/A1 (NAND2_X2)
     1    1.14    0.01    0.01    0.43 ^ _1225_/ZN (NAND2_X2)
                                         _0110_ (net)
                  0.01    0.00    0.43 ^ mixed_output[11]$_SDFFE_PN0N_/D (DFF_X1)
                                  0.43   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ mixed_output[11]$_SDFFE_PN0N_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.45e-04   2.59e-05   1.09e-05   9.82e-04  80.6%
Combinational          1.16e-04   1.02e-04   1.83e-05   2.36e-04  19.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-03   1.28e-04   2.92e-05   1.22e-03 100.0%
                          87.1%      10.5%       2.4%
