// Copyright 2024 Google Inc.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//    http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

#include "gematria/datasets/basic_block_utils.h"

#include <optional>
#include <set>
#include <vector>

#include "gematria/llvm/disassembler.h"
#include "llvm/ADT/ArrayRef.h"
#include "llvm/MC/MCInst.h"
#include "llvm/MC/MCInstrDesc.h"
#include "llvm/MC/MCInstrInfo.h"
#include "llvm/MC/MCRegister.h"
#include "llvm/MC/MCRegisterInfo.h"
#include "llvm/lib/Target/X86/MCTargetDesc/X86MCTargetDesc.h"

using namespace llvm;

namespace gematria {

unsigned getSuperRegister(unsigned OriginalRegister,
                          const MCRegisterInfo &RegisterInfo) {
  // We should be able to get the super register by getting an iterator from
  // RegisterInfo and getting the back, but this always returns a value of
  // zero.
  // TODO(boomanaiden154): Investigate why this is ocurring on the LLVM side
  // and fix it.
  unsigned SuperRegister = OriginalRegister;
  for (MCPhysReg CurrentSuperRegister :
       RegisterInfo.superregs_inclusive(OriginalRegister)) {
    if (RegisterInfo.isSuperRegister(SuperRegister, CurrentSuperRegister)) {
      SuperRegister = CurrentSuperRegister;
    }
  }
  // Only return super registers for GPRs. Since mainly GPRs will be used for
  // addressing, redefining other aliasing registers (like vector registers)
  // does not matter as much.
  // TODO(boomanaiden154): We are only handling the simple case as it gives the
  // most mileage, and vector registers need additional target-specific handling
  // to ensure that the instructions are actually supported by the CPU we are
  // executing on. This should be fixed in the future.
  if (RegisterInfo.getRegClass(X86::GR64RegClassID).contains(SuperRegister))
    return SuperRegister;
  else
    return OriginalRegister;
}

bool shouldSkipDueToPartialWrite(unsigned Register,
                                 const MCRegisterInfo &RegisterInfo) {
  // Do not define the super register of 8-bit or 16-bit registers as
  // already being defined, as moving values into those registers does not
  // zero the rest of the bits in the register, unlike when writing to
  // 32-bit registers.
  if (RegisterInfo.getRegClass(X86::GR8RegClassID).contains(Register) ||
      RegisterInfo.getRegClass(X86::GR16RegClassID).contains(Register))
    return true;
  return false;
}

std::vector<unsigned> getUsedRegisters(
    const ArrayRef<DisassembledInstruction> Instructions,
    const MCRegisterInfo &RegisterInfo, const MCInstrInfo &InstructionInfo) {
  std::set<unsigned> UsedInputRegisters;
  std::set<unsigned> DefinedInBBRegisters;
  for (const gematria::DisassembledInstruction &Instruction : Instructions) {
    unsigned InstructionDefs =
        InstructionInfo.get(Instruction.mc_inst.getOpcode()).getNumDefs();
    for (unsigned OperandIndex = InstructionDefs;
         OperandIndex < Instruction.mc_inst.getNumOperands(); ++OperandIndex) {
      const MCOperand &CurrentOperand =
          Instruction.mc_inst.getOperand(OperandIndex);
      if (CurrentOperand.isReg()) {
        unsigned RegisterNumber = CurrentOperand.getReg();
        if (RegisterNumber == 0) continue;
        unsigned SuperRegister = getSuperRegister(RegisterNumber, RegisterInfo);
        // If the register was already defined within the basic block, we don't
        // need to define it ourselves.
        if (DefinedInBBRegisters.count(SuperRegister) > 0) continue;
        UsedInputRegisters.insert(SuperRegister);
      }
    }
    // We also need to handle instructions that have implict uses.
    for (unsigned ImplicitlyUsedRegister :
         InstructionInfo.get(Instruction.mc_inst.getOpcode()).implicit_uses()) {
      UsedInputRegisters.insert(
          getSuperRegister(ImplicitlyUsedRegister, RegisterInfo));
    }
    // Handle instructions that have implicit defs
    for (unsigned ImplicitlyDefinedRegister :
         InstructionInfo.get(Instruction.mc_inst.getOpcode()).implicit_defs()) {
      if (shouldSkipDueToPartialWrite(ImplicitlyDefinedRegister, RegisterInfo))
        continue;
      DefinedInBBRegisters.insert(
          getSuperRegister(ImplicitlyDefinedRegister, RegisterInfo));
    }
    for (unsigned OperandIndex = 0; OperandIndex < InstructionDefs;
         ++OperandIndex) {
      if (Instruction.mc_inst.getOperand(OperandIndex).isReg()) {
        unsigned RegisterNumber =
            Instruction.mc_inst.getOperand(OperandIndex).getReg();
        if (RegisterNumber == 0) continue;
        if (shouldSkipDueToPartialWrite(RegisterNumber, RegisterInfo)) continue;
        DefinedInBBRegisters.insert(
            getSuperRegister(RegisterNumber, RegisterInfo));
      }
    }
  }

  std::vector<unsigned> UsedRegistersList;
  UsedRegistersList.reserve(UsedInputRegisters.size());

  UsedRegistersList.assign(UsedInputRegisters.begin(),
                           UsedInputRegisters.end());

  return UsedRegistersList;
}

unsigned getSuperRegisterAllClasses(unsigned OriginalRegister,
                                    const MCRegisterInfo &RegisterInfo) {
  unsigned SuperRegister = OriginalRegister;
  for (MCPhysReg CurrentSuperRegister :
       RegisterInfo.superregs_inclusive(OriginalRegister)) {
    if (RegisterInfo.isSuperRegister(SuperRegister, CurrentSuperRegister)) {
      SuperRegister = CurrentSuperRegister;
    }
    SuperRegister = CurrentSuperRegister;
  }
  return SuperRegister;
}

std::optional<unsigned> getUnusedGPRegister(
    const std::vector<DisassembledInstruction> &Instructions,
    const MCRegisterInfo &RegisterInfo, const MCInstrInfo &InstructionInfo) {
  std::set<unsigned> UsedRegisters;
  for (const gematria::DisassembledInstruction &Instruction : Instructions) {
    for (unsigned OperandIndex = 0;
         OperandIndex < Instruction.mc_inst.getNumOperands(); ++OperandIndex) {
      if (Instruction.mc_inst.getOperand(OperandIndex).isReg()) {
        unsigned RegisterNumber =
            Instruction.mc_inst.getOperand(OperandIndex).getReg();
        if (RegisterNumber == 0) continue;
        UsedRegisters.insert(
            getSuperRegisterAllClasses(RegisterNumber, RegisterInfo));
      }
    }
    for (unsigned ImplicitlyUsedRegister :
         InstructionInfo.get(Instruction.mc_inst.getOpcode()).implicit_uses())
      UsedRegisters.insert(
          getSuperRegisterAllClasses(ImplicitlyUsedRegister, RegisterInfo));
    for (unsigned ImplicitlyDefinedRegister :
         InstructionInfo.get(Instruction.mc_inst.getOpcode()).implicit_defs())
      UsedRegisters.insert(
          getSuperRegisterAllClasses(ImplicitlyDefinedRegister, RegisterInfo));
    const MCInstrDesc &InstructionDescription =
        InstructionInfo.get(Instruction.mc_inst.getOpcode());
    UsedRegisters.insert(InstructionDescription.implicit_uses().begin(),
                         InstructionDescription.implicit_uses().end());
    UsedRegisters.insert(InstructionDescription.implicit_defs().begin(),
                         InstructionDescription.implicit_defs().data());
  }

  const auto &GR64RegisterClass =
      RegisterInfo.getRegClass(X86::GR64_NOREX2RegClassID);
  std::optional<unsigned> LoopRegister = std::nullopt;
  for (unsigned I = 0; I < GR64RegisterClass.getNumRegs(); ++I) {
    unsigned CurrentRegister = GR64RegisterClass.getRegister(I);
    if (CurrentRegister == X86::RIP) continue;
    if (UsedRegisters.count(CurrentRegister) == 0) {
      LoopRegister = CurrentRegister;
      break;
    }
  }

  return LoopRegister;
}

}  // namespace gematria
