/***************************************************************************//**
 * @brief RAIL Configuration
 * @details
 *   WARNING: Auto-Generated Radio Config  -  DO NOT EDIT
 *   Radio Configurator Version: 2404.4.4 (42ce28d3f3)
 *   RAIL Adapter Version: 2.4.33 (e3d4627956)
 *   RAIL Compatibility: 2.x
 *******************************************************************************
 * # License
 * <b>Copyright 2019 Silicon Laboratories Inc. www.silabs.com</b>
 *******************************************************************************
 *
 * SPDX-License-Identifier: Zlib
 *
 * The licensor of this software is Silicon Laboratories Inc.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event will the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Permission is granted to anyone to use this software for any purpose,
 * including commercial applications, and to alter it and redistribute it
 * freely, subject to the following restrictions:
 *
 * 1. The origin of this software must not be misrepresented; you must not
 *    claim that you wrote the original software. If you use this software
 *    in a product, an acknowledgment in the product documentation would be
 *    appreciated but is not required.
 * 2. Altered source versions must be plainly marked as such, and must not be
 *    misrepresented as being the original software.
 * 3. This notice may not be removed or altered from any source distribution.
 *
 ******************************************************************************/
#include "em_device.h"
#include "ieee802154_efr32xg25_configurator_out.h"

static const uint8_t irCalConfig[] = {
  20, 41, 2, 0, 0, 57, 19, 0, 0, 0, 1, 0, 2, 100, 0, 1, 1, 47, 0, 0, 7
};

static const uint8_t txIrCalConfig[5] = {
  0x00, 0x03, 5, 5, 5
};

static const uint32_t rffpllConfig[] = {
  6558726, 325000000, 97500000
};

#if RAIL_SUPPORTS_HFXO_COMPENSATION
static const uint16_t modemTxCompensation[33] = {
  0x2b9b, 0xce67, 0x139d, 0x2796, 0xd87f, 0x182f, 0x23b0, 0xe2ab, 0x2090, 0x1f96, 0xecff, 0x308f, 0x1b96, 0xf604, 0xc3, 0x1796, 0x00fc, 0x2ffd, 0x1396, 0x0a04, 0xc3, 0xf96, 0x14fd, 0x302e, 0xbb1, 0x1ea9, 0x202f, 0x796, 0x2881, 0x1891, 0x39b, 0x32ce, 0x273b
};
#endif

static const int32_t timingConfig[] = {
  56500, 56500, 10000, 0
};

static const uint8_t hfxoRetimingConfigEntries[] = {
  1, 0, 0, 0, 0xc0, 0x17, 0x53, 0x02, 4, 12, 0, 0, 0xe0, 0x02, 0, 0, 0, 0, 0x3c, 0x03, 1, 2, 5, 4, 0x98, 0x03, 1, 2, 5, 5, 0xf4, 0x03, 1, 2, 6, 5
};

#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
static const uint8_t stackInfo_0[2] = { 0x00, 0x00 };
#endif // RADIO_CONFIG_ENABLE_STACK_INFO

static RAIL_ChannelConfigEntryAttr_t channelConfigEntryAttr_0 = {
#if RAIL_SUPPORTS_OFDM_PA
  {
#ifdef RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
    { 0xFFFFFFFFUL, 0xFFFFFFFFUL, },
#else
    { 0xFFFFFFFFUL },
#endif // RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
    { 0xFFFFFFFFUL, 0xFFFFFFFFUL }
  }
#else // RAIL_SUPPORTS_OFDM_PA
#ifdef RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
  { 0xFFFFFFFFUL, 0xFFFFFFFFUL, },
#else
  { 0xFFFFFFFFUL },
#endif // RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
#endif // RAIL_SUPPORTS_OFDM_PA
};

static RAIL_ChannelConfigEntryAttr_t channelConfigEntryAttr_1 = {
#if RAIL_SUPPORTS_OFDM_PA
  {
#ifdef RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
    { 0xFFFFFFFFUL, 0xFFFFFFFFUL, },
#else
    { 0xFFFFFFFFUL },
#endif // RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
    { 0xFFFFFFFFUL, 0xFFFFFFFFUL }
  }
#else // RAIL_SUPPORTS_OFDM_PA
#ifdef RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
  { 0xFFFFFFFFUL, 0xFFFFFFFFUL, },
#else
  { 0xFFFFFFFFUL },
#endif // RADIO_CONFIG_ENABLE_IRCAL_MULTIPLE_RF_PATHS
#endif // RAIL_SUPPORTS_OFDM_PA
};

static const uint32_t phyInfo_0[] = {
  18UL,
  0x0026C9B2UL, // 38.78787878787879
  (uint32_t) NULL,
  (uint32_t) irCalConfig,
  (uint32_t) timingConfig,
  0x00000000UL,
  0UL,
  0UL,
  100000UL,
  0x00EE0101UL,
  0x07101559UL,
  (uint32_t) NULL,
  (uint32_t) hfxoRetimingConfigEntries,
  (uint32_t) NULL,
  0UL,
  0UL,
  100000UL,
  (uint32_t) rffpllConfig,
  (uint32_t) txIrCalConfig,
#if RAIL_SUPPORTS_HFXO_COMPENSATION
  (uint32_t) modemTxCompensation,
#else
  (uint32_t) NULL,
#endif
};

static const uint32_t phyInfo_1[] = {
  18UL,
  0x0026C9B2UL, // 38.78787878787879
  (uint32_t) NULL,
  (uint32_t) irCalConfig,
  (uint32_t) timingConfig,
  0x00000000UL,
  0UL,
  0UL,
  100000UL,
  0x00ED0101UL,
  0x071015ADUL,
  (uint32_t) NULL,
  (uint32_t) hfxoRetimingConfigEntries,
  (uint32_t) NULL,
  0UL,
  0UL,
  100000UL,
  (uint32_t) rffpllConfig,
  (uint32_t) txIrCalConfig,
#if RAIL_SUPPORTS_HFXO_COMPENSATION
  (uint32_t) modemTxCompensation,
#else
  (uint32_t) NULL,
#endif
};

const uint32_t ieee802154_gb868_863_modemConfigBase[] = {
  0x06016FFCUL, (uint32_t) &phyInfo_0, /* Write: SEQ.PHYINFO */
  0x10018058UL, 0xBF1FF07FUL, /* AND: RFFPLL0.RFFPLLCTRL1 */
  0x30018058UL, 0x40000000UL, /* OR: RFFPLL0.RFFPLLCTRL1 */
  0x080101D4UL, 0x00000000UL, /* Write: SMCTRL.TXDONE */
  0x0102400CUL, 0x0015B10CUL, /* Write: FRC.DFLCTRL */
  /*    4010 */ 0x00004080UL, /* FRC.MAXLENGTH */
  0x01024020UL, 0x00000000UL, /* Write: FRC.WCNTCMP0 */
  /*    4024 */ 0x00000000UL, /* FRC.WCNTCMP1 */
  0x01074030UL, 0x00000825UL, /* Write: FRC.WHITECTRL */
  /*    4034 */ 0x00000100UL, /* FRC.WHITEPOLY */
  /*    4038 */ 0x000000FFUL, /* FRC.WHITEINIT */
  /*    403C */ 0x00000001UL, /* FRC.FECCTRL */
  /*    4040 */ 0x00000000UL, /* FRC.BLOCKRAMADDR */
  /*    4044 */ 0x00006000UL, /* FRC.CONVRAMADDR */
  /*    4048 */ 0x030007A0UL, /* FRC.CTRL */
  0x01014050UL, 0x00000000UL, /* Write: FRC.TRAILTXDATACTRL */
  0x0102405CUL, 0x00000000UL, /* Write: FRC.CONVGENERATOR */
  /*    4060 */ 0x00000000UL, /* FRC.PUNCTCTRL */
  0x010140A8UL, 0x00000007UL, /* Write: FRC.AUTOCG */
  0x010440BCUL, 0x00000000UL, /* Write: FRC.WCNTCMP3 */
  /*    40C0 */ 0x00000000UL, /* FRC.BOICTRL */
  /*    40C4 */ 0x00000000UL, /* FRC.DSLCTRL */
  /*    40C8 */ 0x00000000UL, /* FRC.WCNTCMP4 */
  0x01044108UL, 0x00004001UL, /* Write: FRC.FCD0 */
  /*    410C */ 0x00000CFFUL, /* FRC.FCD1 */
  /*    4110 */ 0x00004101UL, /* FRC.FCD2 */
  /*    4114 */ 0x00000DFFUL, /* FRC.FCD3 */
  0x01014184UL, 0x00000000UL, /* Write: FRC.SPARE */
  0x1101C020UL, 0x0007F800UL, /* AND: AGC.CTRL0 */
  0x3101C020UL, 0x002801F8UL, /* OR: AGC.CTRL0 */
  0x1101C024UL, 0x000000FFUL, /* AND: AGC.CTRL1 */
  0x3101C024UL, 0x00001300UL, /* OR: AGC.CTRL1 */
  0x0108C028UL, 0x03B380ECUL, /* Write: AGC.CTRL2 */
  /*    C02C */ 0x51407543UL, /* AGC.CTRL3 */
  /*    C030 */ 0xF8000FA0UL, /* AGC.CTRL4 */
  /*    C034 */ 0x00004030UL, /* AGC.CTRL5 */
  /*    C038 */ 0x0007AAA8UL, /* AGC.CTRL6 */
  /*    C03C */ 0x00000000UL, /* AGC.CTRL7 */
  /*    C040 */ 0x00000000UL, /* AGC.RSSISTEPTHR */
  /*    C044 */ 0x00000000UL, /* AGC.MANGAIN */
  0x0114C054UL, 0x00302187UL, /* Write: AGC.GAINRANGE */
  /*    C058 */ 0xE68C0096UL, /* AGC.AGCPERIOD0 */
  /*    C05C */ 0x000001C2UL, /* AGC.AGCPERIOD1 */
  /*    C060 */ 0x87807153UL, /* AGC.HICNTREGION0 */
  /*    C064 */ 0x0000008CUL, /* AGC.HICNTREGION1 */
  /*    C068 */ 0x0002C688UL, /* AGC.STEPDWN */
  /*    C06C */ 0x00000440UL, /* AGC.GAINSTEPLIM0 */
  /*    C070 */ 0x000010BAUL, /* AGC.GAINSTEPLIM1 */
  /*    C074 */ 0x003F0000UL, /* AGC.PNRFATT0 */
  /*    C078 */ 0x00EE008DUL, /* AGC.PNRFATT1 */
  /*    C07C */ 0x03AC01F6UL, /* AGC.PNRFATT2 */
  /*    C080 */ 0x079604F5UL, /* AGC.PNRFATT3 */
  /*    C084 */ 0x0D9C09DEUL, /* AGC.PNRFATT4 */
  /*    C088 */ 0x179311C3UL, /* AGC.PNRFATT5 */
  /*    C08C */ 0x26F51DFEUL, /* AGC.PNRFATT6 */
  /*    C090 */ 0x3FFF32BDUL, /* AGC.PNRFATT7 */
  /*    C094 */ 0x1BF815FEUL, /* AGC.PNRFATT8 */
  /*    C098 */ 0x2DB423DCUL, /* AGC.PNRFATT9 */
  /*    C09C */ 0x3FFF39D0UL, /* AGC.PNRFATT10 */
  /*    C0A0 */ 0x00003FFFUL, /* AGC.PNRFATT11 */
  0x0105C0A8UL, 0x15724BBDUL, /* Write: AGC.LNAMIXCODE0 */
  /*    C0AC */ 0x0518A311UL, /* AGC.LNAMIXCODE1 */
  /*    C0B0 */ 0x76543210UL, /* AGC.PGACODE0 */
  /*    C0B4 */ 0x00000A98UL, /* AGC.PGACODE1 */
  /*    C0B8 */ 0x00000000UL, /* AGC.LBT */
  0x0104C0CCUL, 0x000001FEUL, /* Write: AGC.LNABOOST */
  /*    C0D0 */ 0x00000000UL, /* AGC.ANTDIV */
  /*    C0D4 */ 0x000A0001UL, /* AGC.DUALRFPKDTHD0 */
  /*    C0D8 */ 0x00280001UL, /* AGC.DUALRFPKDTHD1 */
  0x0101C100UL, 0x00002800UL, /* Write: AGC.COLLDETCTRL */
  0x0102C110UL, 0x00010100UL, /* Write: AGC.SETTLINGINDCTRL */
  /*    C114 */ 0x000000C8UL, /* AGC.SETTLINGINDPER */
  0x02010008UL, 0x00000704UL, /* Write: RFCRC.CTRL */
  0x02010018UL, 0x00000000UL, /* Write: RFCRC.INIT */
  0x02010020UL, 0x00008408UL, /* Write: RFCRC.POLY */
  0x02024040UL, 0x00000000UL, /* Write: MODEM.AFCADJRX */
  /*    4044 */ 0x00000000UL, /* MODEM.AFCADJTX */
  0x0209404CUL, 0x04000000UL, /* Write: MODEM.CTRL0 */
  /*    4050 */ 0x0082C00FUL, /* MODEM.CTRL1 */
  /*    4054 */ 0x00005000UL, /* MODEM.CTRL2 */
  /*    4058 */ 0x000CD000UL, /* MODEM.CTRL3 */
  /*    405C */ 0x03000000UL, /* MODEM.CTRL4 */
  /*    4060 */ 0x40001000UL, /* MODEM.CTRL5 */
  /*    4064 */ 0x00000000UL, /* MODEM.CTRL6 */
  /*    4068 */ 0x00FC2FFDUL, /* MODEM.TXBR */
  /*    406C */ 0x00000C41UL, /* MODEM.RXBR */
  0x02194074UL, 0x00200092UL, /* Write: MODEM.PRE */
  /*    4078 */ 0x00007209UL, /* MODEM.SYNC0 */
  /*    407C */ 0x00000000UL, /* MODEM.SYNC1 */
  /*    4080 */ 0x13C02714UL, /* MODEM.TIMING */
  /*    4084 */ 0x00000000UL, /* MODEM.DSSS0 */
  /*    4088 */ 0x002A0396UL, /* MODEM.MODINDEX */
  /*    408C */ 0x60000000UL, /* MODEM.AFC */
  /*    4090 */ 0x00000000UL, /* MODEM.AFCADJLIM */
  /*    4094 */ 0x22140A04UL, /* MODEM.SHAPING0 */
  /*    4098 */ 0x4F4A4132UL, /* MODEM.SHAPING1 */
  /*    409C */ 0x00000000UL, /* MODEM.SHAPING2 */
  /*    40A0 */ 0x00000000UL, /* MODEM.SHAPING3 */
  /*    40A4 */ 0x00000000UL, /* MODEM.SHAPING4 */
  /*    40A8 */ 0x00000000UL, /* MODEM.SHAPING5 */
  /*    40AC */ 0x00000000UL, /* MODEM.SHAPING6 */
  /*    40B0 */ 0x00000000UL, /* MODEM.SHAPING7 */
  /*    40B4 */ 0x00000000UL, /* MODEM.SHAPING8 */
  /*    40B8 */ 0x00000000UL, /* MODEM.SHAPING9 */
  /*    40BC */ 0x00000000UL, /* MODEM.SHAPING10 */
  /*    40C0 */ 0x00000000UL, /* MODEM.SHAPING11 */
  /*    40C4 */ 0x00000000UL, /* MODEM.SHAPING12 */
  /*    40C8 */ 0x00000000UL, /* MODEM.SHAPING13 */
  /*    40CC */ 0x00000000UL, /* MODEM.SHAPING14 */
  /*    40D0 */ 0x00000000UL, /* MODEM.SHAPING15 */
  /*    40D4 */ 0x00000000UL, /* MODEM.OOKSHAPING */
  0x120140E0UL, 0x000001F8UL, /* AND: MODEM.ANARAMPCTRL */
  0x320140E0UL, 0x00000201UL, /* OR: MODEM.ANARAMPCTRL */
  0x02074120UL, 0x00000000UL, /* Write: MODEM.INTAFC */
  /*    4124 */ 0x078304FFUL, /* MODEM.DSATHD0 */
  /*    4128 */ 0x3AC81388UL, /* MODEM.DSATHD1 */
  /*    412C */ 0x0C6606FFUL, /* MODEM.DSATHD2 */
  /*    4130 */ 0x078304FFUL, /* MODEM.DSATHD3 */
  /*    4134 */ 0x03FF1388UL, /* MODEM.DSATHD4 */
  /*    4138 */ 0xF00A20BCUL, /* MODEM.DSACTRL */
  0x02054140UL, 0x00000000UL, /* Write: MODEM.VITERBIDEMOD */
  /*    4144 */ 0x123556B7UL, /* MODEM.VTCORRCFG0 */
  /*    4148 */ 0x50000000UL, /* MODEM.VTCORRCFG1 */
  /*    414C */ 0x00003B80UL, /* MODEM.VTTRACK */
  /*    4150 */ 0x00000000UL, /* MODEM.VTBLETIMING */
  0x02024158UL, 0x00000000UL, /* Write: MODEM.AUTOCG */
  /*    415C */ 0x00000000UL, /* MODEM.CGCLKSTOP */
  0x02014164UL, 0x0000010CUL, /* Write: MODEM.DIRECTMODE */
  0x020B416CUL, 0x40000000UL, /* Write: MODEM.LONGRANGE1 */
  /*    4170 */ 0x00000000UL, /* MODEM.LONGRANGE2 */
  /*    4174 */ 0x00000000UL, /* MODEM.LONGRANGE3 */
  /*    4178 */ 0x00000000UL, /* MODEM.LONGRANGE4 */
  /*    417C */ 0x00000000UL, /* MODEM.LONGRANGE5 */
  /*    4180 */ 0x00000000UL, /* MODEM.LONGRANGE6 */
  /*    4184 */ 0x00000101UL, /* MODEM.LRFRC */
  /*    4188 */ 0x00000000UL, /* MODEM.COH0 */
  /*    418C */ 0x00000000UL, /* MODEM.COH1 */
  /*    4190 */ 0x00000000UL, /* MODEM.COH2 */
  /*    4194 */ 0x00000000UL, /* MODEM.COH3 */
  0x020141A4UL, 0x00000000UL, /* Write: MODEM.SYNCPROPERTIES */
  0x020C41B0UL, 0x00000000UL, /* Write: MODEM.PADEBUG */
  /*    41B4 */ 0x00200000UL, /* MODEM.REALTIMCFE */
  /*    41B8 */ 0x00000000UL, /* MODEM.ETSCTRL */
  /*    41BC */ 0x00000000UL, /* MODEM.ETSTIM */
  /*    41C0 */ 0x003C0000UL, /* MODEM.ANTSWCTRL */
  /*    41C4 */ 0x0006AAAAUL, /* MODEM.ANTSWCTRL1 */
  /*    41C8 */ 0x00000000UL, /* MODEM.ANTSWSTART */
  /*    41CC */ 0x00000000UL, /* MODEM.ANTSWEND */
  /*    41D0 */ 0x00000000UL, /* MODEM.TRECPMPATT */
  /*    41D4 */ 0x000000D0UL, /* MODEM.TRECPMDET */
  /*    41D8 */ 0x00020000UL, /* MODEM.TRECSCFG */
  /*    41DC */ 0x00000000UL, /* MODEM.CFGANTPATT */
  0x02054224UL, 0x00000058UL, /* Write: MODEM.FRMSCHTIME */
  /*    4228 */ 0x00000000UL, /* MODEM.PREFILTCOEFF */
  /*    422C */ 0x00000000UL, /* MODEM.RXRESTART */
  /*    4230 */ 0x00000000UL, /* MODEM.SQ */
  /*    4234 */ 0x00000000UL, /* MODEM.SQEXT */
  0x0201423CUL, 0x00000000UL, /* Write: MODEM.ANTDIVCTRL */
  0x02034244UL, 0x90000014UL, /* Write: MODEM.PHDMODANTDIV */
  /*    4248 */ 0x00000000UL, /* MODEM.PHANTDECSION */
  /*    424C */ 0x04000008UL, /* MODEM.PHDMODCTRL */
  0x020F4330UL, 0x00000000UL, /* Write: MODEM.BCRCTRL0 */
  /*    4334 */ 0x00000000UL, /* MODEM.BCRCTRL1 */
  /*    4338 */ 0x00000000UL, /* MODEM.BCRDEMODCTRL */
  /*    433C */ 0x00000000UL, /* MODEM.BCRDEMODOOK */
  /*    4340 */ 0x00000000UL, /* MODEM.BCRDEMODAFC0 */
  /*    4344 */ 0x00000000UL, /* MODEM.BCRDEMODAFC1 */
  /*    4348 */ 0x00000000UL, /* MODEM.BCRDEMOD4FSK0 */
  /*    434C */ 0x00000000UL, /* MODEM.BCRDEMOD4FSK1 */
  /*    4350 */ 0x00000000UL, /* MODEM.BCRDEMODANT */
  /*    4354 */ 0x00000000UL, /* MODEM.BCRDEMODRSSI */
  /*    4358 */ 0x00000000UL, /* MODEM.BCRDEMODARR0 */
  /*    435C */ 0x38000000UL, /* MODEM.BCRDEMODARR1 */
  /*    4360 */ 0x00000000UL, /* MODEM.BCRDEMODARR2 */
  /*    4364 */ 0x00000000UL, /* MODEM.BCRDEMODKSI */
  /*    4368 */ 0x58FF0000UL, /* MODEM.BCRDEMODPMEXP */
  0x02014400UL, 0x000000D0UL, /* Write: MODEM.SPARE */
  0x02018010UL, 0x00000003UL, /* Write: SYNTH.CTRL */
  0x02028038UL, 0x00101559UL, /* Write: SYNTH.IFFREQ */
  /*    803C */ 0x00000003UL, /* SYNTH.DIVCTRL */
  0x0203809CUL, 0x00000000UL, /* Write: SYNTH.LPFCTRL1CAL */
  /*    80A0 */ 0x0003B870UL, /* SYNTH.LPFCTRL1RX */
  /*    80A4 */ 0x0003B870UL, /* SYNTH.LPFCTRL1TX */
  0x120180A8UL, 0x000001F6UL, /* AND: SYNTH.LPFCTRL2RX */
  0x320180A8UL, 0x01014201UL, /* OR: SYNTH.LPFCTRL2RX */
  0x120180ACUL, 0x000001F6UL, /* AND: SYNTH.LPFCTRL2TX */
  0x320180ACUL, 0x01014201UL, /* OR: SYNTH.LPFCTRL2TX */
  0x020280B0UL, 0x02000300UL, /* Write: SYNTH.DSMCTRLRX */
  /*    80B4 */ 0x02000300UL, /* SYNTH.DSMCTRLTX */
  0x03030098UL, 0x00000000UL, /* Write: RAC.SYNTHENCTRL */
  /*    009C */ 0x04000C00UL, /* RAC.SYNTHREGCTRL */
  /*    00A0 */ 0x0000044CUL, /* RAC.VCOCTRL */
  0x030200D8UL, 0xAA400005UL, /* Write: RAC.CLKMULTEN0 */
  /*    00DC */ 0x00000188UL, /* RAC.CLKMULTEN1 */
  0x130100ECUL, 0x00000FE0UL, /* AND: RAC.IFADCTRIM0 */
  0x330100ECUL, 0x5351200DUL, /* OR: RAC.IFADCTRIM0 */
  0x030100F0UL, 0x0000052BUL, /* Write: RAC.IFADCTRIM1 */
  0x03010100UL, 0x00000110UL, /* Write: RAC.LNAMIXTRIM0 */
  0x13010104UL, 0x00000000UL, /* AND: RAC.LNAMIXTRIM1 */
  0x33010104UL, 0x00000110UL, /* OR: RAC.LNAMIXTRIM1 */
  0x13010110UL, 0x000FFF00UL, /* AND: RAC.LNAMIXTRIM4 */
  0x33010110UL, 0x42000002UL, /* OR: RAC.LNAMIXTRIM4 */
  0x1301012CUL, 0x001FFC00UL, /* AND: RAC.PATRIM3 */
  0x3301012CUL, 0x008002E9UL, /* OR: RAC.PATRIM3 */
  0x03010140UL, 0x0000003FUL, /* Write: RAC.TXRAMP */
  0x13010150UL, 0x0001C000UL, /* AND: RAC.PGACTRL */
  0x33010150UL, 0x00A200C8UL, /* OR: RAC.PGACTRL */
  0x03010168UL, 0x00060010UL, /* Write: RAC.RX */
  0x1301016CUL, 0x00200820UL, /* AND: RAC.TX */
  0x3301016CUL, 0x000C0000UL, /* OR: RAC.TX */
  0x03010174UL, 0x0C100169UL, /* Write: RAC.SYTRIM0 */
  0x13010178UL, 0x001C0000UL, /* AND: RAC.SYTRIM1 */
  0x33010178UL, 0xCFE00440UL, /* OR: RAC.SYTRIM1 */
  0x13010180UL, 0x00000779UL, /* AND: RAC.SYEN */
  0x33010180UL, 0x00000006UL, /* OR: RAC.SYEN */
  0x03020188UL, 0x00000090UL, /* Write: RAC.SYMMDCTRL */
  /*    018C */ 0x00000000UL, /* RAC.SYDIVCTRL */
  0x030101E4UL, 0x00045220UL, /* Write: RAC.PATRIM6 */
  0x03010208UL, 0x00200008UL, /* Write: RAC.TXOFDM */
  0x03010210UL, 0x00001100UL, /* Write: RAC.TXMIX */
  0x13010400UL, 0x00000008UL, /* AND: RAC.SOFTMCTRL */
  0x05120100UL, 0x00000050UL, /* Write: FEFILT0.CF */
  /*    0104 */ 0x080708DEUL, /* FEFILT0.SRC */
  /*    0108 */ 0x00000000UL, /* FEFILT0.DIGIGAINCTRL */
  /*    010C */ 0x301DDBD9UL, /* FEFILT0.CHFCOE00 */
  /*    0110 */ 0x00011F0CUL, /* FEFILT0.CHFCOE01 */
  /*    0114 */ 0x001901FEUL, /* FEFILT0.CHFCOE02 */
  /*    0118 */ 0x00D9E1B8UL, /* FEFILT0.CHFCOE03 */
  /*    011C */ 0x0EA179A4UL, /* FEFILT0.CHFCOE04 */
  /*    0120 */ 0x04998361UL, /* FEFILT0.CHFCOE05 */
  /*    0124 */ 0x26B120C4UL, /* FEFILT0.CHFCOE06 */
  /*    0128 */ 0x301DDBD9UL, /* FEFILT0.CHFCOE10 */
  /*    012C */ 0x00011F0CUL, /* FEFILT0.CHFCOE11 */
  /*    0130 */ 0x001901FEUL, /* FEFILT0.CHFCOE12 */
  /*    0134 */ 0x00D9E1B8UL, /* FEFILT0.CHFCOE13 */
  /*    0138 */ 0x04998361UL, /* FEFILT0.CHFCOE15 */
  /*    013C */ 0x0EA179A4UL, /* FEFILT0.CHFCOE14 */
  /*    0140 */ 0x26B120C4UL, /* FEFILT0.CHFCOE16 */
  /*    0144 */ 0x00000000UL, /* FEFILT0.CHFCTRL */
  0x05010180UL, 0x005051FAUL, /* Write: FEFILT0.DIGMIXCTRL */
  0x05020200UL, 0x00145463UL, /* Write: FEFILT0.DCCOMP */
  /*    0204 */ 0x00000000UL, /* FEFILT0.DCCOMPFILTINIT */
  0x05124100UL, 0x00000000UL, /* Write: FEFILT1.CF */
  /*    4104 */ 0x00000000UL, /* FEFILT1.SRC */
  /*    4108 */ 0x00000000UL, /* FEFILT1.DIGIGAINCTRL */
  /*    410C */ 0x00000000UL, /* FEFILT1.CHFCOE00 */
  /*    4110 */ 0x00000000UL, /* FEFILT1.CHFCOE01 */
  /*    4114 */ 0x00000000UL, /* FEFILT1.CHFCOE02 */
  /*    4118 */ 0x00000000UL, /* FEFILT1.CHFCOE03 */
  /*    411C */ 0x00000000UL, /* FEFILT1.CHFCOE04 */
  /*    4120 */ 0x00000000UL, /* FEFILT1.CHFCOE05 */
  /*    4124 */ 0x00000000UL, /* FEFILT1.CHFCOE06 */
  /*    4128 */ 0x00000000UL, /* FEFILT1.CHFCOE10 */
  /*    412C */ 0x00000000UL, /* FEFILT1.CHFCOE11 */
  /*    4130 */ 0x00000000UL, /* FEFILT1.CHFCOE12 */
  /*    4134 */ 0x00000000UL, /* FEFILT1.CHFCOE13 */
  /*    4138 */ 0x00000000UL, /* FEFILT1.CHFCOE15 */
  /*    413C */ 0x00000000UL, /* FEFILT1.CHFCOE14 */
  /*    4140 */ 0x00000000UL, /* FEFILT1.CHFCOE16 */
  /*    4144 */ 0x00000000UL, /* FEFILT1.CHFCTRL */
  0x05014154UL, 0x00000000UL, /* Write: FEFILT1.RSSIFILT */
  0x05014180UL, 0x00000000UL, /* Write: FEFILT1.DIGMIXCTRL */
  0x05024200UL, 0x00000030UL, /* Write: FEFILT1.DCCOMP */
  /*    4204 */ 0x00000000UL, /* FEFILT1.DCCOMPFILTINIT */
  0x050B8100UL, 0x00000000UL, /* Write: TXFRONT.INT1CFG */
  /*    8104 */ 0x00000000UL, /* TXFRONT.INT1COEF01 */
  /*    8108 */ 0x00000000UL, /* TXFRONT.INT1COEF23 */
  /*    810C */ 0x00000000UL, /* TXFRONT.INT1COEF45 */
  /*    8110 */ 0x00000000UL, /* TXFRONT.INT1COEF67 */
  /*    8114 */ 0x00000000UL, /* TXFRONT.INT1COEF89 */
  /*    8118 */ 0x00000000UL, /* TXFRONT.INT1COEF1011 */
  /*    811C */ 0x00000000UL, /* TXFRONT.INT1COEF1213 */
  /*    8120 */ 0x00000000UL, /* TXFRONT.INT1COEF1415 */
  /*    8124 */ 0x00000000UL, /* TXFRONT.INT2CFG */
  /*    8128 */ 0x00000000UL, /* TXFRONT.SRCCFG */
  0x06016FF4UL, 0x00000001UL, /* Write: SEQ.MODEMINFO */
  0x0701FC00UL, 0x00000000UL, /* Write: CW.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: LEGOQPSK.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: SUNFSK.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: SUNOFDM.CFG1 */
  0x0702FC00UL, 0x00000000UL, /* Write: SUNOQPSK.CFG1 */
  /*    FC04 */ 0x00000000UL, /* CW.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: LEGOQPSK.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: SUNFSK.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: SUNOFDM.CFG2 */
  0x0702FC04UL, 0x00000000UL, /* Write: SUNOQPSK.CFG2 */
  /*    FC08 */ 0x00000000UL, /* CW.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: LEGOQPSK.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: SUNFSK.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: SUNOFDM.VREGS */
  0x0704FC08UL, 0x00000000UL, /* Write: SUNOQPSK.VREGS */
  /*    FC0C */ 0x00000000UL, /* SUNOFDM.RXCFG1 */
  /*    FC10 */ 0x00000000UL, /* SUNOFDM.RXCFG2 */
  /*    FC14 */ 0x00000014UL, /* SUNFSK.COLLDET */
  0x0702FC14UL, 0x00000014UL, /* Write: SUNOFDM.COLLDET */
  /*    FC18 */ 0x00000000UL, /* SUNFSK.AFC */
  0x0702FC18UL, 0x00000000UL, /* Write: SUNOFDM.AFC */
  /*    FC1C */ 0x00000000UL, /* SUNFSK.TXCFG1 */
  0x0702FC1CUL, 0x00000000UL, /* Write: SUNOFDM.TXCFG1 */
  /*    FC20 */ 0x00000000UL, /* SUNFSK.ANT */
  0x0701FC20UL, 0x00000000UL, /* Write: SUNOFDM.ANT */
  0x0701FC30UL, 0x00000000UL, /* Write: CW.CFG3 */
  0x0701FC30UL, 0x00000000UL, /* Write: SUNFSK.CFG3 */
  0x0702FC30UL, 0x00000000UL, /* Write: SUNOFDM.PDET */
  /*    FC34 */ 0x00000000UL, /* SUNFSK.CFG4 */
  0x0702FC34UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCFG */
  /*    FC38 */ 0x00000000UL, /* SUNFSK.CFG5 */
  0x0702FC38UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF0 */
  /*    FC3C */ 0x00000000UL, /* SUNFSK.CFG6 */
  0x0702FC3CUL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF1 */
  /*    FC40 */ 0x00000000UL, /* SUNFSK.CFG7 */
  0x0702FC40UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF2 */
  /*    FC44 */ 0x00000000UL, /* SUNFSK.CFG8 */
  0x0702FC44UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF3 */
  /*    FC48 */ 0x00000000UL, /* SUNFSK.CFG9 */
  0x0702FC48UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF4 */
  /*    FC4C */ 0x00000000UL, /* SUNFSK.CFG10 */
  0x0702FC4CUL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF5 */
  /*    FC50 */ 0x00000000UL, /* SUNFSK.CFG11 */
  0x0702FC50UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF6 */
  /*    FC54 */ 0x00000000UL, /* SUNFSK.CFG12 */
  0x0702FC54UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF7 */
  /*    FC58 */ 0x00000080UL, /* SUNFSK.CFG13 */
  0x0702FC58UL, 0x00000080UL, /* Write: SUNOFDM.PDETFILTCFG */
  /*    FC5C */ 0x00000000UL, /* SUNFSK.CFG14 */
  0x0702FC5CUL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF0 */
  /*    FC60 */ 0x00000000UL, /* SUNFSK.CFG15 */
  0x0702FC60UL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF1 */
  /*    FC64 */ 0x00000000UL, /* SUNFSK.CFG16 */
  0x0706FC64UL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF2 */
  /*    FC68 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF3 */
  /*    FC6C */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF4 */
  /*    FC70 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF5 */
  /*    FC74 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF6 */
  /*    FC78 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF7 */
  0x071AFC80UL, 0x10001000UL, /* Write: SUNOFDM.PAPR */
  /*    FC84 */ 0x00000080UL, /* SUNOFDM.TXFILTCFG */
  /*    FC88 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF0 */
  /*    FC8C */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF1 */
  /*    FC90 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF2 */
  /*    FC94 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF3 */
  /*    FC98 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF4 */
  /*    FC9C */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF5 */
  /*    FCA0 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF6 */
  /*    FCA4 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF7 */
  /*    FCA8 */ 0x00000000UL, /* SUNOFDM.ANTDIVDLY */
  /*    FCAC */ 0x00000000UL, /* SUNOFDM.PREEMPH */
  /*    FCB0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR0 */
  /*    FCB4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR1 */
  /*    FCB8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR2 */
  /*    FCBC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR3 */
  /*    FCC0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR4 */
  /*    FCC4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR5 */
  /*    FCC8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR6 */
  /*    FCCC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR7 */
  /*    FCD0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR8 */
  /*    FCD4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR9 */
  /*    FCD8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR10 */
  /*    FCDC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR11 */
  /*    FCE0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR12 */
  /*    FCE4 */ 0x00000000UL, /* SUNOFDM.ANTDIVDLY2 */
  0xFFFFFFFFUL,
};

const uint32_t ieee802154_gb868_915_modemConfigBase[] = {
  0x10018058UL, 0xBF1FF07FUL, /* AND: RFFPLL0.RFFPLLCTRL1 */
  0x30018058UL, 0x40000000UL, /* OR: RFFPLL0.RFFPLLCTRL1 */
  0x080101D4UL, 0x00000000UL, /* Write: SMCTRL.TXDONE */
  0x0102400CUL, 0x0015B10CUL, /* Write: FRC.DFLCTRL */
  /*    4010 */ 0x00004080UL, /* FRC.MAXLENGTH */
  0x01024020UL, 0x00000000UL, /* Write: FRC.WCNTCMP0 */
  /*    4024 */ 0x00000000UL, /* FRC.WCNTCMP1 */
  0x01074030UL, 0x00000825UL, /* Write: FRC.WHITECTRL */
  /*    4034 */ 0x00000100UL, /* FRC.WHITEPOLY */
  /*    4038 */ 0x000000FFUL, /* FRC.WHITEINIT */
  /*    403C */ 0x00000001UL, /* FRC.FECCTRL */
  /*    4040 */ 0x00000000UL, /* FRC.BLOCKRAMADDR */
  /*    4044 */ 0x00006000UL, /* FRC.CONVRAMADDR */
  /*    4048 */ 0x030007A0UL, /* FRC.CTRL */
  0x01014050UL, 0x00000000UL, /* Write: FRC.TRAILTXDATACTRL */
  0x0102405CUL, 0x00000000UL, /* Write: FRC.CONVGENERATOR */
  /*    4060 */ 0x00000000UL, /* FRC.PUNCTCTRL */
  0x010140A8UL, 0x00000007UL, /* Write: FRC.AUTOCG */
  0x010440BCUL, 0x00000000UL, /* Write: FRC.WCNTCMP3 */
  /*    40C0 */ 0x00000000UL, /* FRC.BOICTRL */
  /*    40C4 */ 0x00000000UL, /* FRC.DSLCTRL */
  /*    40C8 */ 0x00000000UL, /* FRC.WCNTCMP4 */
  0x01044108UL, 0x00004001UL, /* Write: FRC.FCD0 */
  /*    410C */ 0x00000CFFUL, /* FRC.FCD1 */
  /*    4110 */ 0x00004101UL, /* FRC.FCD2 */
  /*    4114 */ 0x00000DFFUL, /* FRC.FCD3 */
  0x01014184UL, 0x00000000UL, /* Write: FRC.SPARE */
  0x1101C020UL, 0x0007F800UL, /* AND: AGC.CTRL0 */
  0x3101C020UL, 0x002801F8UL, /* OR: AGC.CTRL0 */
  0x1101C024UL, 0x000000FFUL, /* AND: AGC.CTRL1 */
  0x3101C024UL, 0x00001300UL, /* OR: AGC.CTRL1 */
  0x0108C028UL, 0x03B380ECUL, /* Write: AGC.CTRL2 */
  /*    C02C */ 0x51407543UL, /* AGC.CTRL3 */
  /*    C030 */ 0xF8000FA0UL, /* AGC.CTRL4 */
  /*    C034 */ 0x00004030UL, /* AGC.CTRL5 */
  /*    C038 */ 0x0007AAA8UL, /* AGC.CTRL6 */
  /*    C03C */ 0x00000000UL, /* AGC.CTRL7 */
  /*    C040 */ 0x00000000UL, /* AGC.RSSISTEPTHR */
  /*    C044 */ 0x00000000UL, /* AGC.MANGAIN */
  0x0114C054UL, 0x00302187UL, /* Write: AGC.GAINRANGE */
  /*    C058 */ 0xE68A0094UL, /* AGC.AGCPERIOD0 */
  /*    C05C */ 0x000001BCUL, /* AGC.AGCPERIOD1 */
  /*    C060 */ 0x857E6F51UL, /* AGC.HICNTREGION0 */
  /*    C064 */ 0x0000008AUL, /* AGC.HICNTREGION1 */
  /*    C068 */ 0x0002C688UL, /* AGC.STEPDWN */
  /*    C06C */ 0x00000440UL, /* AGC.GAINSTEPLIM0 */
  /*    C070 */ 0x000013BAUL, /* AGC.GAINSTEPLIM1 */
  /*    C074 */ 0x00190000UL, /* AGC.PNRFATT0 */
  /*    C078 */ 0x0065003AUL, /* AGC.PNRFATT1 */
  /*    C07C */ 0x00DA0096UL, /* AGC.PNRFATT2 */
  /*    C080 */ 0x02BA01C0UL, /* AGC.PNRFATT3 */
  /*    C084 */ 0x05B003D6UL, /* AGC.PNRFATT4 */
  /*    C088 */ 0x09EA07B2UL, /* AGC.PNRFATT5 */
  /*    C08C */ 0x10FE0CFAUL, /* AGC.PNRFATT6 */
  /*    C090 */ 0x1D5A16D2UL, /* AGC.PNRFATT7 */
  /*    C094 */ 0x3178269AUL, /* AGC.PNRFATT8 */
  /*    C098 */ 0x36DA3FFFUL, /* AGC.PNRFATT9 */
  /*    C09C */ 0x3FFF39D0UL, /* AGC.PNRFATT10 */
  /*    C0A0 */ 0x00003FFFUL, /* AGC.PNRFATT11 */
  0x0105C0A8UL, 0x15724BBDUL, /* Write: AGC.LNAMIXCODE0 */
  /*    C0AC */ 0x0518A311UL, /* AGC.LNAMIXCODE1 */
  /*    C0B0 */ 0x76543210UL, /* AGC.PGACODE0 */
  /*    C0B4 */ 0x00000A98UL, /* AGC.PGACODE1 */
  /*    C0B8 */ 0x00000000UL, /* AGC.LBT */
  0x0104C0CCUL, 0x000001FEUL, /* Write: AGC.LNABOOST */
  /*    C0D0 */ 0x00000000UL, /* AGC.ANTDIV */
  /*    C0D4 */ 0x000A0001UL, /* AGC.DUALRFPKDTHD0 */
  /*    C0D8 */ 0x00280001UL, /* AGC.DUALRFPKDTHD1 */
  0x0101C100UL, 0x00002800UL, /* Write: AGC.COLLDETCTRL */
  0x0102C110UL, 0x00010100UL, /* Write: AGC.SETTLINGINDCTRL */
  /*    C114 */ 0x000000C8UL, /* AGC.SETTLINGINDPER */
  0x02010008UL, 0x00000704UL, /* Write: RFCRC.CTRL */
  0x02010018UL, 0x00000000UL, /* Write: RFCRC.INIT */
  0x02010020UL, 0x00008408UL, /* Write: RFCRC.POLY */
  0x02024040UL, 0x00000000UL, /* Write: MODEM.AFCADJRX */
  /*    4044 */ 0x00000000UL, /* MODEM.AFCADJTX */
  0x0209404CUL, 0x04000000UL, /* Write: MODEM.CTRL0 */
  /*    4050 */ 0x0082C00FUL, /* MODEM.CTRL1 */
  /*    4054 */ 0x00005000UL, /* MODEM.CTRL2 */
  /*    4058 */ 0x000CD000UL, /* MODEM.CTRL3 */
  /*    405C */ 0x03000000UL, /* MODEM.CTRL4 */
  /*    4060 */ 0x40001000UL, /* MODEM.CTRL5 */
  /*    4064 */ 0x00000000UL, /* MODEM.CTRL6 */
  /*    4068 */ 0x00FC2FFDUL, /* MODEM.TXBR */
  /*    406C */ 0x00000C41UL, /* MODEM.RXBR */
  0x02194074UL, 0x00200092UL, /* Write: MODEM.PRE */
  /*    4078 */ 0x00007209UL, /* MODEM.SYNC0 */
  /*    407C */ 0x00000000UL, /* MODEM.SYNC1 */
  /*    4080 */ 0x13C02714UL, /* MODEM.TIMING */
  /*    4084 */ 0x00000000UL, /* MODEM.DSSS0 */
  /*    4088 */ 0x002A0396UL, /* MODEM.MODINDEX */
  /*    408C */ 0x60000000UL, /* MODEM.AFC */
  /*    4090 */ 0x00000000UL, /* MODEM.AFCADJLIM */
  /*    4094 */ 0x22140A04UL, /* MODEM.SHAPING0 */
  /*    4098 */ 0x4F4A4132UL, /* MODEM.SHAPING1 */
  /*    409C */ 0x00000000UL, /* MODEM.SHAPING2 */
  /*    40A0 */ 0x00000000UL, /* MODEM.SHAPING3 */
  /*    40A4 */ 0x00000000UL, /* MODEM.SHAPING4 */
  /*    40A8 */ 0x00000000UL, /* MODEM.SHAPING5 */
  /*    40AC */ 0x00000000UL, /* MODEM.SHAPING6 */
  /*    40B0 */ 0x00000000UL, /* MODEM.SHAPING7 */
  /*    40B4 */ 0x00000000UL, /* MODEM.SHAPING8 */
  /*    40B8 */ 0x00000000UL, /* MODEM.SHAPING9 */
  /*    40BC */ 0x00000000UL, /* MODEM.SHAPING10 */
  /*    40C0 */ 0x00000000UL, /* MODEM.SHAPING11 */
  /*    40C4 */ 0x00000000UL, /* MODEM.SHAPING12 */
  /*    40C8 */ 0x00000000UL, /* MODEM.SHAPING13 */
  /*    40CC */ 0x00000000UL, /* MODEM.SHAPING14 */
  /*    40D0 */ 0x00000000UL, /* MODEM.SHAPING15 */
  /*    40D4 */ 0x00000000UL, /* MODEM.OOKSHAPING */
  0x120140E0UL, 0x000001F8UL, /* AND: MODEM.ANARAMPCTRL */
  0x320140E0UL, 0x00000201UL, /* OR: MODEM.ANARAMPCTRL */
  0x02074120UL, 0x00000000UL, /* Write: MODEM.INTAFC */
  /*    4124 */ 0x078304FFUL, /* MODEM.DSATHD0 */
  /*    4128 */ 0x3AC81388UL, /* MODEM.DSATHD1 */
  /*    412C */ 0x0C6606FFUL, /* MODEM.DSATHD2 */
  /*    4130 */ 0x078304FFUL, /* MODEM.DSATHD3 */
  /*    4134 */ 0x03FF1388UL, /* MODEM.DSATHD4 */
  /*    4138 */ 0xF00A20BCUL, /* MODEM.DSACTRL */
  0x02054140UL, 0x00000000UL, /* Write: MODEM.VITERBIDEMOD */
  /*    4144 */ 0x123556B7UL, /* MODEM.VTCORRCFG0 */
  /*    4148 */ 0x50000000UL, /* MODEM.VTCORRCFG1 */
  /*    414C */ 0x00003B80UL, /* MODEM.VTTRACK */
  /*    4150 */ 0x00000000UL, /* MODEM.VTBLETIMING */
  0x02024158UL, 0x00000000UL, /* Write: MODEM.AUTOCG */
  /*    415C */ 0x00000000UL, /* MODEM.CGCLKSTOP */
  0x02014164UL, 0x0000010CUL, /* Write: MODEM.DIRECTMODE */
  0x020B416CUL, 0x40000000UL, /* Write: MODEM.LONGRANGE1 */
  /*    4170 */ 0x00000000UL, /* MODEM.LONGRANGE2 */
  /*    4174 */ 0x00000000UL, /* MODEM.LONGRANGE3 */
  /*    4178 */ 0x00000000UL, /* MODEM.LONGRANGE4 */
  /*    417C */ 0x00000000UL, /* MODEM.LONGRANGE5 */
  /*    4180 */ 0x00000000UL, /* MODEM.LONGRANGE6 */
  /*    4184 */ 0x00000101UL, /* MODEM.LRFRC */
  /*    4188 */ 0x00000000UL, /* MODEM.COH0 */
  /*    418C */ 0x00000000UL, /* MODEM.COH1 */
  /*    4190 */ 0x00000000UL, /* MODEM.COH2 */
  /*    4194 */ 0x00000000UL, /* MODEM.COH3 */
  0x020141A4UL, 0x00000000UL, /* Write: MODEM.SYNCPROPERTIES */
  0x020C41B0UL, 0x00000000UL, /* Write: MODEM.PADEBUG */
  /*    41B4 */ 0x00200000UL, /* MODEM.REALTIMCFE */
  /*    41B8 */ 0x00000000UL, /* MODEM.ETSCTRL */
  /*    41BC */ 0x00000000UL, /* MODEM.ETSTIM */
  /*    41C0 */ 0x003C0000UL, /* MODEM.ANTSWCTRL */
  /*    41C4 */ 0x0006AAAAUL, /* MODEM.ANTSWCTRL1 */
  /*    41C8 */ 0x00000000UL, /* MODEM.ANTSWSTART */
  /*    41CC */ 0x00000000UL, /* MODEM.ANTSWEND */
  /*    41D0 */ 0x00000000UL, /* MODEM.TRECPMPATT */
  /*    41D4 */ 0x000000D0UL, /* MODEM.TRECPMDET */
  /*    41D8 */ 0x00020000UL, /* MODEM.TRECSCFG */
  /*    41DC */ 0x00000000UL, /* MODEM.CFGANTPATT */
  0x02054224UL, 0x00000058UL, /* Write: MODEM.FRMSCHTIME */
  /*    4228 */ 0x00000000UL, /* MODEM.PREFILTCOEFF */
  /*    422C */ 0x00000000UL, /* MODEM.RXRESTART */
  /*    4230 */ 0x00000000UL, /* MODEM.SQ */
  /*    4234 */ 0x00000000UL, /* MODEM.SQEXT */
  0x0201423CUL, 0x00000000UL, /* Write: MODEM.ANTDIVCTRL */
  0x02034244UL, 0x90000014UL, /* Write: MODEM.PHDMODANTDIV */
  /*    4248 */ 0x00000000UL, /* MODEM.PHANTDECSION */
  /*    424C */ 0x04000008UL, /* MODEM.PHDMODCTRL */
  0x020F4330UL, 0x00000000UL, /* Write: MODEM.BCRCTRL0 */
  /*    4334 */ 0x00000000UL, /* MODEM.BCRCTRL1 */
  /*    4338 */ 0x00000000UL, /* MODEM.BCRDEMODCTRL */
  /*    433C */ 0x00000000UL, /* MODEM.BCRDEMODOOK */
  /*    4340 */ 0x00000000UL, /* MODEM.BCRDEMODAFC0 */
  /*    4344 */ 0x00000000UL, /* MODEM.BCRDEMODAFC1 */
  /*    4348 */ 0x00000000UL, /* MODEM.BCRDEMOD4FSK0 */
  /*    434C */ 0x00000000UL, /* MODEM.BCRDEMOD4FSK1 */
  /*    4350 */ 0x00000000UL, /* MODEM.BCRDEMODANT */
  /*    4354 */ 0x00000000UL, /* MODEM.BCRDEMODRSSI */
  /*    4358 */ 0x00000000UL, /* MODEM.BCRDEMODARR0 */
  /*    435C */ 0x38000000UL, /* MODEM.BCRDEMODARR1 */
  /*    4360 */ 0x00000000UL, /* MODEM.BCRDEMODARR2 */
  /*    4364 */ 0x00000000UL, /* MODEM.BCRDEMODKSI */
  /*    4368 */ 0x58FF0000UL, /* MODEM.BCRDEMODPMEXP */
  0x02014400UL, 0x000000D0UL, /* Write: MODEM.SPARE */
  0x02018010UL, 0x00000003UL, /* Write: SYNTH.CTRL */
  0x02028038UL, 0x001015ADUL, /* Write: SYNTH.IFFREQ */
  /*    803C */ 0x00000003UL, /* SYNTH.DIVCTRL */
  0x0203809CUL, 0x00000000UL, /* Write: SYNTH.LPFCTRL1CAL */
  /*    80A0 */ 0x0003B870UL, /* SYNTH.LPFCTRL1RX */
  /*    80A4 */ 0x0003B870UL, /* SYNTH.LPFCTRL1TX */
  0x120180A8UL, 0x000001F6UL, /* AND: SYNTH.LPFCTRL2RX */
  0x320180A8UL, 0x01014201UL, /* OR: SYNTH.LPFCTRL2RX */
  0x120180ACUL, 0x000001F6UL, /* AND: SYNTH.LPFCTRL2TX */
  0x320180ACUL, 0x01014201UL, /* OR: SYNTH.LPFCTRL2TX */
  0x020280B0UL, 0x02000300UL, /* Write: SYNTH.DSMCTRLRX */
  /*    80B4 */ 0x02000300UL, /* SYNTH.DSMCTRLTX */
  0x03030098UL, 0x00000000UL, /* Write: RAC.SYNTHENCTRL */
  /*    009C */ 0x04000C00UL, /* RAC.SYNTHREGCTRL */
  /*    00A0 */ 0x0000044CUL, /* RAC.VCOCTRL */
  0x030200D8UL, 0xAA400005UL, /* Write: RAC.CLKMULTEN0 */
  /*    00DC */ 0x00000188UL, /* RAC.CLKMULTEN1 */
  0x130100ECUL, 0x00000FE0UL, /* AND: RAC.IFADCTRIM0 */
  0x330100ECUL, 0x5351200DUL, /* OR: RAC.IFADCTRIM0 */
  0x030100F0UL, 0x0000052BUL, /* Write: RAC.IFADCTRIM1 */
  0x03010100UL, 0x00000110UL, /* Write: RAC.LNAMIXTRIM0 */
  0x13010104UL, 0x00000000UL, /* AND: RAC.LNAMIXTRIM1 */
  0x33010104UL, 0x00000110UL, /* OR: RAC.LNAMIXTRIM1 */
  0x13010110UL, 0x000FFF00UL, /* AND: RAC.LNAMIXTRIM4 */
  0x33010110UL, 0x42000002UL, /* OR: RAC.LNAMIXTRIM4 */
  0x1301012CUL, 0x001FFC00UL, /* AND: RAC.PATRIM3 */
  0x3301012CUL, 0x008002E9UL, /* OR: RAC.PATRIM3 */
  0x03010140UL, 0x0000003FUL, /* Write: RAC.TXRAMP */
  0x13010150UL, 0x0001C000UL, /* AND: RAC.PGACTRL */
  0x33010150UL, 0x00A200C8UL, /* OR: RAC.PGACTRL */
  0x03010168UL, 0x00060010UL, /* Write: RAC.RX */
  0x1301016CUL, 0x00200820UL, /* AND: RAC.TX */
  0x3301016CUL, 0x000C0000UL, /* OR: RAC.TX */
  0x03010174UL, 0x0C100169UL, /* Write: RAC.SYTRIM0 */
  0x13010178UL, 0x001C0000UL, /* AND: RAC.SYTRIM1 */
  0x33010178UL, 0xCFE00440UL, /* OR: RAC.SYTRIM1 */
  0x13010180UL, 0x00000779UL, /* AND: RAC.SYEN */
  0x33010180UL, 0x00000006UL, /* OR: RAC.SYEN */
  0x03020188UL, 0x00000090UL, /* Write: RAC.SYMMDCTRL */
  /*    018C */ 0x00000000UL, /* RAC.SYDIVCTRL */
  0x030101E4UL, 0x00045220UL, /* Write: RAC.PATRIM6 */
  0x03010208UL, 0x00200008UL, /* Write: RAC.TXOFDM */
  0x03010210UL, 0x00001100UL, /* Write: RAC.TXMIX */
  0x13010400UL, 0x00000008UL, /* AND: RAC.SOFTMCTRL */
  0x05120100UL, 0x00000050UL, /* Write: FEFILT0.CF */
  /*    0104 */ 0x080708DEUL, /* FEFILT0.SRC */
  /*    0108 */ 0x00000000UL, /* FEFILT0.DIGIGAINCTRL */
  /*    010C */ 0x301DDBD9UL, /* FEFILT0.CHFCOE00 */
  /*    0110 */ 0x00011F0CUL, /* FEFILT0.CHFCOE01 */
  /*    0114 */ 0x001901FEUL, /* FEFILT0.CHFCOE02 */
  /*    0118 */ 0x00D9E1B8UL, /* FEFILT0.CHFCOE03 */
  /*    011C */ 0x0EA179A4UL, /* FEFILT0.CHFCOE04 */
  /*    0120 */ 0x04998361UL, /* FEFILT0.CHFCOE05 */
  /*    0124 */ 0x26B120C4UL, /* FEFILT0.CHFCOE06 */
  /*    0128 */ 0x301DDBD9UL, /* FEFILT0.CHFCOE10 */
  /*    012C */ 0x00011F0CUL, /* FEFILT0.CHFCOE11 */
  /*    0130 */ 0x001901FEUL, /* FEFILT0.CHFCOE12 */
  /*    0134 */ 0x00D9E1B8UL, /* FEFILT0.CHFCOE13 */
  /*    0138 */ 0x04998361UL, /* FEFILT0.CHFCOE15 */
  /*    013C */ 0x0EA179A4UL, /* FEFILT0.CHFCOE14 */
  /*    0140 */ 0x26B120C4UL, /* FEFILT0.CHFCOE16 */
  /*    0144 */ 0x00000000UL, /* FEFILT0.CHFCTRL */
  0x05010180UL, 0x0050533CUL, /* Write: FEFILT0.DIGMIXCTRL */
  0x05020200UL, 0x00145463UL, /* Write: FEFILT0.DCCOMP */
  /*    0204 */ 0x00000000UL, /* FEFILT0.DCCOMPFILTINIT */
  0x05124100UL, 0x00000000UL, /* Write: FEFILT1.CF */
  /*    4104 */ 0x00000000UL, /* FEFILT1.SRC */
  /*    4108 */ 0x00000000UL, /* FEFILT1.DIGIGAINCTRL */
  /*    410C */ 0x00000000UL, /* FEFILT1.CHFCOE00 */
  /*    4110 */ 0x00000000UL, /* FEFILT1.CHFCOE01 */
  /*    4114 */ 0x00000000UL, /* FEFILT1.CHFCOE02 */
  /*    4118 */ 0x00000000UL, /* FEFILT1.CHFCOE03 */
  /*    411C */ 0x00000000UL, /* FEFILT1.CHFCOE04 */
  /*    4120 */ 0x00000000UL, /* FEFILT1.CHFCOE05 */
  /*    4124 */ 0x00000000UL, /* FEFILT1.CHFCOE06 */
  /*    4128 */ 0x00000000UL, /* FEFILT1.CHFCOE10 */
  /*    412C */ 0x00000000UL, /* FEFILT1.CHFCOE11 */
  /*    4130 */ 0x00000000UL, /* FEFILT1.CHFCOE12 */
  /*    4134 */ 0x00000000UL, /* FEFILT1.CHFCOE13 */
  /*    4138 */ 0x00000000UL, /* FEFILT1.CHFCOE15 */
  /*    413C */ 0x00000000UL, /* FEFILT1.CHFCOE14 */
  /*    4140 */ 0x00000000UL, /* FEFILT1.CHFCOE16 */
  /*    4144 */ 0x00000000UL, /* FEFILT1.CHFCTRL */
  0x05014154UL, 0x00000000UL, /* Write: FEFILT1.RSSIFILT */
  0x05014180UL, 0x00000000UL, /* Write: FEFILT1.DIGMIXCTRL */
  0x05024200UL, 0x00000030UL, /* Write: FEFILT1.DCCOMP */
  /*    4204 */ 0x00000000UL, /* FEFILT1.DCCOMPFILTINIT */
  0x050B8100UL, 0x00000000UL, /* Write: TXFRONT.INT1CFG */
  /*    8104 */ 0x00000000UL, /* TXFRONT.INT1COEF01 */
  /*    8108 */ 0x00000000UL, /* TXFRONT.INT1COEF23 */
  /*    810C */ 0x00000000UL, /* TXFRONT.INT1COEF45 */
  /*    8110 */ 0x00000000UL, /* TXFRONT.INT1COEF67 */
  /*    8114 */ 0x00000000UL, /* TXFRONT.INT1COEF89 */
  /*    8118 */ 0x00000000UL, /* TXFRONT.INT1COEF1011 */
  /*    811C */ 0x00000000UL, /* TXFRONT.INT1COEF1213 */
  /*    8120 */ 0x00000000UL, /* TXFRONT.INT1COEF1415 */
  /*    8124 */ 0x00000000UL, /* TXFRONT.INT2CFG */
  /*    8128 */ 0x00000000UL, /* TXFRONT.SRCCFG */
  0x06016FF4UL, 0x00000001UL, /* Write: SEQ.MODEMINFO */
  0x06016FFCUL, (uint32_t) &phyInfo_1, /* Write: SEQ.PHYINFO */
  0x0701FC00UL, 0x00000000UL, /* Write: CW.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: LEGOQPSK.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: SUNFSK.CFG1 */
  0x0701FC00UL, 0x00000000UL, /* Write: SUNOFDM.CFG1 */
  0x0702FC00UL, 0x00000000UL, /* Write: SUNOQPSK.CFG1 */
  /*    FC04 */ 0x00000000UL, /* CW.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: LEGOQPSK.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: SUNFSK.CFG2 */
  0x0701FC04UL, 0x00000000UL, /* Write: SUNOFDM.CFG2 */
  0x0702FC04UL, 0x00000000UL, /* Write: SUNOQPSK.CFG2 */
  /*    FC08 */ 0x00000000UL, /* CW.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: LEGOQPSK.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: SUNFSK.VREGS */
  0x0701FC08UL, 0x00000000UL, /* Write: SUNOFDM.VREGS */
  0x0704FC08UL, 0x00000000UL, /* Write: SUNOQPSK.VREGS */
  /*    FC0C */ 0x00000000UL, /* SUNOFDM.RXCFG1 */
  /*    FC10 */ 0x00000000UL, /* SUNOFDM.RXCFG2 */
  /*    FC14 */ 0x00000014UL, /* SUNFSK.COLLDET */
  0x0702FC14UL, 0x00000014UL, /* Write: SUNOFDM.COLLDET */
  /*    FC18 */ 0x00000000UL, /* SUNFSK.AFC */
  0x0702FC18UL, 0x00000000UL, /* Write: SUNOFDM.AFC */
  /*    FC1C */ 0x00000000UL, /* SUNFSK.TXCFG1 */
  0x0702FC1CUL, 0x00000000UL, /* Write: SUNOFDM.TXCFG1 */
  /*    FC20 */ 0x00000000UL, /* SUNFSK.ANT */
  0x0701FC20UL, 0x00000000UL, /* Write: SUNOFDM.ANT */
  0x0701FC30UL, 0x00000000UL, /* Write: CW.CFG3 */
  0x0701FC30UL, 0x00000000UL, /* Write: SUNFSK.CFG3 */
  0x0702FC30UL, 0x00000000UL, /* Write: SUNOFDM.PDET */
  /*    FC34 */ 0x00000000UL, /* SUNFSK.CFG4 */
  0x0702FC34UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCFG */
  /*    FC38 */ 0x00000000UL, /* SUNFSK.CFG5 */
  0x0702FC38UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF0 */
  /*    FC3C */ 0x00000000UL, /* SUNFSK.CFG6 */
  0x0702FC3CUL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF1 */
  /*    FC40 */ 0x00000000UL, /* SUNFSK.CFG7 */
  0x0702FC40UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF2 */
  /*    FC44 */ 0x00000000UL, /* SUNFSK.CFG8 */
  0x0702FC44UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF3 */
  /*    FC48 */ 0x00000000UL, /* SUNFSK.CFG9 */
  0x0702FC48UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF4 */
  /*    FC4C */ 0x00000000UL, /* SUNFSK.CFG10 */
  0x0702FC4CUL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF5 */
  /*    FC50 */ 0x00000000UL, /* SUNFSK.CFG11 */
  0x0702FC50UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF6 */
  /*    FC54 */ 0x00000000UL, /* SUNFSK.CFG12 */
  0x0702FC54UL, 0x00000000UL, /* Write: SUNOFDM.DECFILTCOEFF7 */
  /*    FC58 */ 0x00000080UL, /* SUNFSK.CFG13 */
  0x0702FC58UL, 0x00000080UL, /* Write: SUNOFDM.PDETFILTCFG */
  /*    FC5C */ 0x00000000UL, /* SUNFSK.CFG14 */
  0x0702FC5CUL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF0 */
  /*    FC60 */ 0x00000000UL, /* SUNFSK.CFG15 */
  0x0702FC60UL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF1 */
  /*    FC64 */ 0x00000000UL, /* SUNFSK.CFG16 */
  0x0706FC64UL, 0x00000000UL, /* Write: SUNOFDM.PDETFILTCOEFF2 */
  /*    FC68 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF3 */
  /*    FC6C */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF4 */
  /*    FC70 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF5 */
  /*    FC74 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF6 */
  /*    FC78 */ 0x00000000UL, /* SUNOFDM.PDETFILTCOEFF7 */
  0x071AFC80UL, 0x10001000UL, /* Write: SUNOFDM.PAPR */
  /*    FC84 */ 0x00000080UL, /* SUNOFDM.TXFILTCFG */
  /*    FC88 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF0 */
  /*    FC8C */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF1 */
  /*    FC90 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF2 */
  /*    FC94 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF3 */
  /*    FC98 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF4 */
  /*    FC9C */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF5 */
  /*    FCA0 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF6 */
  /*    FCA4 */ 0x00000000UL, /* SUNOFDM.TXFILTCOEFF7 */
  /*    FCA8 */ 0x00000000UL, /* SUNOFDM.ANTDIVDLY */
  /*    FCAC */ 0x00000000UL, /* SUNOFDM.PREEMPH */
  /*    FCB0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR0 */
  /*    FCB4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR1 */
  /*    FCB8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR2 */
  /*    FCBC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR3 */
  /*    FCC0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR4 */
  /*    FCC4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR5 */
  /*    FCC8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR6 */
  /*    FCCC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR7 */
  /*    FCD0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR8 */
  /*    FCD4 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR9 */
  /*    FCD8 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR10 */
  /*    FCDC */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR11 */
  /*    FCE0 */ 0x00000000UL, /* SUNOFDM.PREEMPHCOGR12 */
  /*    FCE4 */ 0x00000000UL, /* SUNOFDM.ANTDIVDLY2 */
  0xFFFFFFFFUL,
};

const RAIL_ChannelConfigEntry_t ieee802154_gb868_863_channels[] = {
  {
    .phyConfigDeltaAdd = NULL,
    .baseFrequency = 863250000,
    .channelSpacing = 200000,
    .physicalChannelOffset = 128,
    .channelNumberStart = 128,
    .channelNumberEnd = 154,
    .maxPower = RAIL_TX_POWER_MAX,
    .attr = &channelConfigEntryAttr_0,
#ifdef RADIO_CONFIG_ENABLE_CONC_PHY
    .entryType = 0,
#endif
#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
    .stackInfo = stackInfo_0,
#endif
    .alternatePhy = NULL,
  },
  {
    .phyConfigDeltaAdd = NULL,
    .baseFrequency = 863250000,
    .channelSpacing = 200000,
    .physicalChannelOffset = 133,
    .channelNumberStart = 160,
    .channelNumberEnd = 167,
    .maxPower = RAIL_TX_POWER_MAX,
    .attr = &channelConfigEntryAttr_0,
#ifdef RADIO_CONFIG_ENABLE_CONC_PHY
    .entryType = 0,
#endif
#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
    .stackInfo = stackInfo_0,
#endif
    .alternatePhy = NULL,
  },
  {
    .phyConfigDeltaAdd = NULL,
    .baseFrequency = 863250000,
    .channelSpacing = 200000,
    .physicalChannelOffset = 106,
    .channelNumberStart = 168,
    .channelNumberEnd = 168,
    .maxPower = RAIL_TX_POWER_MAX,
    .attr = &channelConfigEntryAttr_0,
#ifdef RADIO_CONFIG_ENABLE_CONC_PHY
    .entryType = 0,
#endif
#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
    .stackInfo = stackInfo_0,
#endif
    .alternatePhy = NULL,
  },
  {
    .phyConfigDeltaAdd = NULL,
    .baseFrequency = 863250000,
    .channelSpacing = 200000,
    .physicalChannelOffset = 157,
    .channelNumberStart = 192,
    .channelNumberEnd = 218,
    .maxPower = RAIL_TX_POWER_MAX,
    .attr = &channelConfigEntryAttr_0,
#ifdef RADIO_CONFIG_ENABLE_CONC_PHY
    .entryType = 0,
#endif
#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
    .stackInfo = stackInfo_0,
#endif
    .alternatePhy = NULL,
  },
};

const RAIL_ChannelConfigEntry_t ieee802154_gb868_915_channels[] = {
  {
    .phyConfigDeltaAdd = NULL,
    .baseFrequency = 915350000,
    .channelSpacing = 200000,
    .physicalChannelOffset = 224,
    .channelNumberStart = 224,
    .channelNumberEnd = 250,
    .maxPower = RAIL_TX_POWER_MAX,
    .attr = &channelConfigEntryAttr_1,
#ifdef RADIO_CONFIG_ENABLE_CONC_PHY
    .entryType = 0,
#endif
#ifdef RADIO_CONFIG_ENABLE_STACK_INFO
    .stackInfo = stackInfo_0,
#endif
    .alternatePhy = NULL,
  },
};

const RAIL_ChannelConfig_t ieee802154_gb868_863_channelConfig = {
  .phyConfigBase = ieee802154_gb868_863_modemConfigBase,
  .phyConfigDeltaSubtract = NULL,
  .configs = ieee802154_gb868_863_channels,
  .length = 4U,
  .signature = 0UL,
  .xtalFrequencyHz = 39000000UL,
};

const RAIL_ChannelConfig_t ieee802154_gb868_915_channelConfig = {
  .phyConfigBase = ieee802154_gb868_915_modemConfigBase,
  .phyConfigDeltaSubtract = NULL,
  .configs = ieee802154_gb868_915_channels,
  .length = 1U,
  .signature = 0UL,
  .xtalFrequencyHz = 39000000UL,
};

uint32_t ieee802154AccelerationBuffer[723];
