   1               	# 1 "kernel.S"
   1               	
   0               	
   0               	
   2               	
   3               	 ; File          : kernel.S
   4               	 ; Author        : MD. Faridul Islam (faridmdislam@gmail.com)
   5               	 ; Description   : AVR kernel for bare-metal RTOS
   6               	 ; Created       : Jul 27, 2025, 09:30 PM
   7               	 ; Last Modified : Dec 04, 2025, 12:44 PM
   8               	
   9               	
  10               	
  11               	
  12               	#include <avr/io.h>
   1               	/* Copyright (c) 2002,2003,2005,2006,2007 Marek Michalkiewicz, Joerg Wunsch
   2               	   Copyright (c) 2007 Eric B. Weddington
   3               	   All rights reserved.
   4               	
   5               	   Redistribution and use in source and binary forms, with or without
   6               	   modification, are permitted provided that the following conditions are met:
   7               	
   8               	   * Redistributions of source code must retain the above copyright
   9               	     notice, this list of conditions and the following disclaimer.
  10               	
  11               	   * Redistributions in binary form must reproduce the above copyright
  12               	     notice, this list of conditions and the following disclaimer in
  13               	     the documentation and/or other materials provided with the
  14               	     distribution.
  15               	
  16               	   * Neither the name of the copyright holders nor the names of
  17               	     contributors may be used to endorse or promote products derived
  18               	     from this software without specific prior written permission.
  19               	
  20               	  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  21               	  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  22               	  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  23               	  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
  24               	  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  25               	  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  26               	  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  27               	  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  28               	  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  29               	  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  30               	  POSSIBILITY OF SUCH DAMAGE. */
  31               	
  32               	/* $Id: io.h,v 1.52.2.28 2009/12/20 17:02:53 arcanum Exp $ */
  33               	
  34               	/** \file */
  35               	/** \defgroup avr_io <avr/io.h>: AVR device-specific IO definitions
  36               	    \code #include <avr/io.h> \endcode
  37               	
  38               	    This header file includes the apropriate IO definitions for the
  39               	    device that has been specified by the <tt>-mmcu=</tt> compiler
  40               	    command-line switch.  This is done by diverting to the appropriate
  41               	    file <tt>&lt;avr/io</tt><em>XXXX</em><tt>.h&gt;</tt> which should
  42               	    never be included directly.  Some register names common to all
  43               	    AVR devices are defined directly within <tt>&lt;avr/common.h&gt;</tt>,
  44               	    which is included in <tt>&lt;avr/io.h&gt;</tt>,
  45               	    but most of the details come from the respective include file.
  46               	
  47               	    Note that this file always includes the following files:
  48               	    \code 
  49               	    #include <avr/sfr_defs.h>
  50               	    #include <avr/portpins.h>
  51               	    #include <avr/common.h>
  52               	    #include <avr/version.h>
  53               	    \endcode
  54               	    See \ref avr_sfr for more details about that header file.
  55               	
  56               	    Included are definitions of the IO register set and their
  57               	    respective bit values as specified in the Atmel documentation.
  58               	    Note that inconsistencies in naming conventions,
  59               	    so even identical functions sometimes get different names on
  60               	    different devices.
  61               	
  62               	    Also included are the specific names useable for interrupt
  63               	    function definitions as documented
  64               	    \ref avr_signames "here".
  65               	
  66               	    Finally, the following macros are defined:
  67               	
  68               	    - \b RAMEND
  69               	    <br>
  70               	    The last on-chip RAM address.
  71               	    <br>
  72               	    - \b XRAMEND
  73               	    <br>
  74               	    The last possible RAM location that is addressable. This is equal to 
  75               	    RAMEND for devices that do not allow for external RAM. For devices 
  76               	    that allow external RAM, this will be larger than RAMEND.
  77               	    <br>
  78               	    - \b E2END
  79               	    <br>
  80               	    The last EEPROM address.
  81               	    <br>
  82               	    - \b FLASHEND
  83               	    <br>
  84               	    The last byte address in the Flash program space.
  85               	    <br>
  86               	    - \b SPM_PAGESIZE
  87               	    <br>
  88               	    For devices with bootloader support, the flash pagesize
  89               	    (in bytes) to be used for the \c SPM instruction. 
  90               	    - \b E2PAGESIZE
  91               	    <br>
  92               	    The size of the EEPROM page.
  93               	    
  94               	*/
  95               	
  96               	#ifndef _AVR_IO_H_
  97               	#define _AVR_IO_H_
  98               	
  99               	#include <avr/sfr_defs.h>
   1               	/* Copyright (c) 2002, Marek Michalkiewicz <marekm@amelek.gda.pl>
 100               	
 101               	#if defined (__AVR_AT94K__)
 102               	#  include <avr/ioat94k.h>
 103               	#elif defined (__AVR_AT43USB320__)
 104               	#  include <avr/io43u32x.h>
 105               	#elif defined (__AVR_AT43USB355__)
 106               	#  include <avr/io43u35x.h>
 107               	#elif defined (__AVR_AT76C711__)
 108               	#  include <avr/io76c711.h>
 109               	#elif defined (__AVR_AT86RF401__)
 110               	#  include <avr/io86r401.h>
 111               	#elif defined (__AVR_AT90PWM1__)
 112               	#  include <avr/io90pwm1.h>
 113               	#elif defined (__AVR_AT90PWM2__)
 114               	#  include <avr/io90pwmx.h>
 115               	#elif defined (__AVR_AT90PWM2B__)
 116               	#  include <avr/io90pwm2b.h>
 117               	#elif defined (__AVR_AT90PWM3__)
 118               	#  include <avr/io90pwmx.h>
 119               	#elif defined (__AVR_AT90PWM3B__)
 120               	#  include <avr/io90pwm3b.h>
 121               	#elif defined (__AVR_AT90PWM216__)
 122               	#  include <avr/io90pwm216.h>
 123               	#elif defined (__AVR_AT90PWM316__)
 124               	#  include <avr/io90pwm316.h>
 125               	#elif defined (__AVR_AT90PWM81__)
 126               	#  include <avr/io90pwm81.h>
 127               	#elif defined (__AVR_ATmega8U2__)
 128               	#  include <avr/iom8u2.h>
 129               	#elif defined (__AVR_ATmega16M1__)
 130               	#  include <avr/iom16m1.h>
 131               	#elif defined (__AVR_ATmega16U2__)
 132               	#  include <avr/iom16u2.h>
 133               	#elif defined (__AVR_ATmega16U4__)
 134               	#  include <avr/iom16u4.h>
 135               	#elif defined (__AVR_ATmega32C1__)
 136               	#  include <avr/iom32c1.h>
 137               	#elif defined (__AVR_ATmega32M1__)
 138               	#  include <avr/iom32m1.h>
 139               	#elif defined (__AVR_ATmega32U2__)
 140               	#  include <avr/iom32u2.h>
 141               	#elif defined (__AVR_ATmega32U4__)
 142               	#  include <avr/iom32u4.h>
 143               	#elif defined (__AVR_ATmega32U6__)
 144               	#  include <avr/iom32u6.h>
 145               	#elif defined (__AVR_ATmega64C1__)
 146               	#  include <avr/iom64c1.h>
 147               	#elif defined (__AVR_ATmega64M1__)
 148               	#  include <avr/iom64m1.h>
 149               	#elif defined (__AVR_ATmega128__)
 150               	#  include <avr/iom128.h>
 151               	#elif defined (__AVR_ATmega1280__)
 152               	#  include <avr/iom1280.h>
 153               	#elif defined (__AVR_ATmega1281__)
 154               	#  include <avr/iom1281.h>
 155               	#elif defined (__AVR_ATmega1284P__)
 156               	#  include <avr/iom1284p.h>
 157               	#elif defined (__AVR_ATmega128RFA1__)
 158               	#  include <avr/iom128rfa1.h>
 159               	#elif defined (__AVR_ATmega2560__)
 160               	#  include <avr/iom2560.h>
 161               	#elif defined (__AVR_ATmega2561__)
 162               	#  include <avr/iom2561.h>
 163               	#elif defined (__AVR_AT90CAN32__)
 164               	#  include <avr/iocan32.h>
 165               	#elif defined (__AVR_AT90CAN64__)
 166               	#  include <avr/iocan64.h>
 167               	#elif defined (__AVR_AT90CAN128__)
 168               	#  include <avr/iocan128.h>
 169               	#elif defined (__AVR_AT90USB82__)
 170               	#  include <avr/iousb82.h>
 171               	#elif defined (__AVR_AT90USB162__)
 172               	#  include <avr/iousb162.h>
 173               	#elif defined (__AVR_AT90USB646__)
 174               	#  include <avr/iousb646.h>
 175               	#elif defined (__AVR_AT90USB647__)
 176               	#  include <avr/iousb647.h>
 177               	#elif defined (__AVR_AT90USB1286__)
 178               	#  include <avr/iousb1286.h>
 179               	#elif defined (__AVR_AT90USB1287__)
 180               	#  include <avr/iousb1287.h>
 181               	#elif defined (__AVR_ATmega64__)
 182               	#  include <avr/iom64.h>
 183               	#elif defined (__AVR_ATmega640__)
 184               	#  include <avr/iom640.h>
 185               	#elif defined (__AVR_ATmega644__) || defined (__AVR_ATmega644A__)
 186               	#  include <avr/iom644.h>
 187               	#elif defined (__AVR_ATmega644P__)
 188               	#  include <avr/iom644p.h>
 189               	#elif defined (__AVR_ATmega644PA__)
 190               	#  include <avr/iom644pa.h>
 191               	#elif defined (__AVR_ATmega645__) || defined (__AVR_ATmega645A__) || defined (__AVR_ATmega645P__)
 192               	#  include <avr/iom645.h>
 193               	#elif defined (__AVR_ATmega6450__) || defined (__AVR_ATmega6450A__) || defined (__AVR_ATmega6450P__
 194               	#  include <avr/iom6450.h>
 195               	#elif defined (__AVR_ATmega649__) || defined (__AVR_ATmega649A__)
 196               	#  include <avr/iom649.h>
 197               	#elif defined (__AVR_ATmega6490__) || defined (__AVR_ATmega6490A__) || defined (__AVR_ATmega6490P__
 198               	#  include <avr/iom6490.h>
 199               	#elif defined (__AVR_ATmega649P__)
 200               	#  include <avr/iom649p.h>
 201               	#elif defined (__AVR_ATmega64HVE__)
 202               	#  include <avr/iom64hve.h>
 203               	#elif defined (__AVR_ATmega103__)
 204               	#  include <avr/iom103.h>
 205               	#elif defined (__AVR_ATmega32__)
 206               	#  include <avr/iom32.h>
 207               	#elif defined (__AVR_ATmega323__)
 208               	#  include <avr/iom323.h>
 209               	#elif defined (__AVR_ATmega324P__) || defined (__AVR_ATmega324A__)
 210               	#  include <avr/iom324.h>
 211               	#elif defined (__AVR_ATmega324PA__)
 212               	#  include <avr/iom324pa.h>
 213               	#elif defined (__AVR_ATmega325__)
 214               	#  include <avr/iom325.h>
 215               	#elif defined (__AVR_ATmega325P__)
 216               	#  include <avr/iom325.h>
 217               	#elif defined (__AVR_ATmega3250__)
 218               	#  include <avr/iom3250.h>
 219               	#elif defined (__AVR_ATmega3250P__)
 220               	#  include <avr/iom3250.h>
 221               	#elif defined (__AVR_ATmega328P__) || defined (__AVR_ATmega328__)
 222               	#  include <avr/iom328p.h>
   1               	/* Copyright (c) 2007 Atmel Corporation
 223               	#elif defined (__AVR_ATmega329__)
 224               	#  include <avr/iom329.h>
 225               	#elif defined (__AVR_ATmega329P__) || defined (__AVR_ATmega329PA__)
 226               	#  include <avr/iom329.h>
 227               	#elif defined (__AVR_ATmega3290__)
 228               	#  include <avr/iom3290.h>
 229               	#elif defined (__AVR_ATmega3290P__)
 230               	#  include <avr/iom3290.h>
 231               	#elif defined (__AVR_ATmega32HVB__)
 232               	#  include <avr/iom32hvb.h>
 233               	#elif defined (__AVR_ATmega406__)
 234               	#  include <avr/iom406.h>
 235               	#elif defined (__AVR_ATmega16__)
 236               	#  include <avr/iom16.h>
 237               	#elif defined (__AVR_ATmega16A__)
 238               	#  include <avr/iom16a.h>
 239               	#elif defined (__AVR_ATmega161__)
 240               	#  include <avr/iom161.h>
 241               	#elif defined (__AVR_ATmega162__)
 242               	#  include <avr/iom162.h>
 243               	#elif defined (__AVR_ATmega163__)
 244               	#  include <avr/iom163.h>
 245               	#elif defined (__AVR_ATmega164P__) || defined (__AVR_ATmega164A__)
 246               	#  include <avr/iom164.h>
 247               	#elif defined (__AVR_ATmega165__) || defined (__AVR_ATmega165A__)
 248               	#  include <avr/iom165.h>
 249               	#elif defined (__AVR_ATmega165P__)
 250               	#  include <avr/iom165p.h>
 251               	#elif defined (__AVR_ATmega168__) || defined (__AVR_ATmega168A__)
 252               	#  include <avr/iom168.h>
 253               	#elif defined (__AVR_ATmega168P__)
 254               	#  include <avr/iom168p.h>
 255               	#elif defined (__AVR_ATmega169__) || defined (__AVR_ATmega169A__)
 256               	#  include <avr/iom169.h>
 257               	#elif defined (__AVR_ATmega169P__)
 258               	#  include <avr/iom169p.h>
 259               	#elif defined (__AVR_ATmega169PA__)
 260               	#  include <avr/iom169pa.h>
 261               	#elif defined (__AVR_ATmega8HVA__)
 262               	#  include <avr/iom8hva.h>
 263               	#elif defined (__AVR_ATmega16HVA__)
 264               	#  include <avr/iom16hva.h>
 265               	#elif defined (__AVR_ATmega16HVA2__)
 266               	#  include <avr/iom16hva2.h>
 267               	#elif defined (__AVR_ATmega16HVB__)
 268               	#  include <avr/iom16hvb.h>
 269               	#elif defined (__AVR_ATmega8__)
 270               	#  include <avr/iom8.h>
 271               	#elif defined (__AVR_ATmega48__) || defined (__AVR_ATmega48A__)
 272               	#  include <avr/iom48.h>
 273               	#elif defined (__AVR_ATmega48P__)
 274               	#  include <avr/iom48p.h>
 275               	#elif defined (__AVR_ATmega88__) || defined (__AVR_ATmega88A__)
 276               	#  include <avr/iom88.h>
 277               	#elif defined (__AVR_ATmega88P__)
 278               	#  include <avr/iom88p.h>
 279               	#elif defined (__AVR_ATmega88PA__)
 280               	#  include <avr/iom88pa.h>
 281               	#elif defined (__AVR_ATmega8515__)
 282               	#  include <avr/iom8515.h>
 283               	#elif defined (__AVR_ATmega8535__)
 284               	#  include <avr/iom8535.h>
 285               	#elif defined (__AVR_AT90S8535__)
 286               	#  include <avr/io8535.h>
 287               	#elif defined (__AVR_AT90C8534__)
 288               	#  include <avr/io8534.h>
 289               	#elif defined (__AVR_AT90S8515__)
 290               	#  include <avr/io8515.h>
 291               	#elif defined (__AVR_AT90S4434__)
 292               	#  include <avr/io4434.h>
 293               	#elif defined (__AVR_AT90S4433__)
 294               	#  include <avr/io4433.h>
 295               	#elif defined (__AVR_AT90S4414__)
 296               	#  include <avr/io4414.h>
 297               	#elif defined (__AVR_ATtiny22__)
 298               	#  include <avr/iotn22.h>
 299               	#elif defined (__AVR_ATtiny26__)
 300               	#  include <avr/iotn26.h>
 301               	#elif defined (__AVR_AT90S2343__)
 302               	#  include <avr/io2343.h>
 303               	#elif defined (__AVR_AT90S2333__)
 304               	#  include <avr/io2333.h>
 305               	#elif defined (__AVR_AT90S2323__)
 306               	#  include <avr/io2323.h>
 307               	#elif defined (__AVR_AT90S2313__)
 308               	#  include <avr/io2313.h>
 309               	#elif defined (__AVR_ATtiny2313__)
 310               	#  include <avr/iotn2313.h>
 311               	#elif defined (__AVR_ATtiny2313A__)
 312               	#  include <avr/iotn2313a.h>
 313               	#elif defined (__AVR_ATtiny13__)
 314               	#  include <avr/iotn13.h>
 315               	#elif defined (__AVR_ATtiny13A__)
 316               	#  include <avr/iotn13a.h>
 317               	#elif defined (__AVR_ATtiny25__)
 318               	#  include <avr/iotn25.h>
 319               	#elif defined (__AVR_ATtiny4313__)
 320               	#  include <avr/iotn4313.h>
 321               	#elif defined (__AVR_ATtiny45__)
 322               	#  include <avr/iotn45.h>
 323               	#elif defined (__AVR_ATtiny85__)
 324               	#  include <avr/iotn85.h>
 325               	#elif defined (__AVR_ATtiny24__)
 326               	#  include <avr/iotn24.h>
 327               	#elif defined (__AVR_ATtiny24A__)
 328               	#  include <avr/iotn24a.h>
 329               	#elif defined (__AVR_ATtiny44__)
 330               	#  include <avr/iotn44.h>
 331               	#elif defined (__AVR_ATtiny44A__)
 332               	#  include <avr/iotn44a.h>
 333               	#elif defined (__AVR_ATtiny84__)
 334               	#  include <avr/iotn84.h>
 335               	#elif defined (__AVR_ATtiny261__)
 336               	#  include <avr/iotn261.h>
 337               	#elif defined (__AVR_ATtiny261A__)
 338               	#  include <avr/iotn261a.h>
 339               	#elif defined (__AVR_ATtiny461__)
 340               	#  include <avr/iotn461.h>
 341               	#elif defined (__AVR_ATtiny461A__)
 342               	#  include <avr/iotn461a.h>
 343               	#elif defined (__AVR_ATtiny861__)
 344               	#  include <avr/iotn861.h>
 345               	#elif defined (__AVR_ATtiny861A__)
 346               	#  include <avr/iotn861a.h>
 347               	#elif defined (__AVR_ATtiny43U__)
 348               	#  include <avr/iotn43u.h>
 349               	#elif defined (__AVR_ATtiny48__)
 350               	#  include <avr/iotn48.h>
 351               	#elif defined (__AVR_ATtiny88__)
 352               	#  include <avr/iotn88.h>
 353               	#elif defined (__AVR_ATtiny87__)
 354               	#  include <avr/iotn87.h>
 355               	#elif defined (__AVR_ATtiny167__)
 356               	#  include <avr/iotn167.h>
 357               	#elif defined (__AVR_AT90SCR100__)
 358               	#  include <avr/io90scr100.h>
 359               	#elif defined (__AVR_ATxmega16A4__)
 360               	#  include <avr/iox16a4.h>
 361               	#elif defined (__AVR_ATxmega16D4__)
 362               	#  include <avr/iox16d4.h>
 363               	#elif defined (__AVR_ATxmega32A4__)
 364               	#  include <avr/iox32a4.h>
 365               	#elif defined (__AVR_ATxmega32D4__)
 366               	#  include <avr/iox32d4.h>
 367               	#elif defined (__AVR_ATxmega64A1__)
 368               	#  include <avr/iox64a1.h>
 369               	#elif defined (__AVR_ATxmega64A3__)
 370               	#  include <avr/iox64a3.h>
 371               	#elif defined (__AVR_ATxmega64D3__)
 372               	#  include <avr/iox64d3.h>
 373               	#elif defined (__AVR_ATxmega128A1__)
 374               	#  include <avr/iox128a1.h>
 375               	#elif defined (__AVR_ATxmega128A3__)
 376               	#  include <avr/iox128a3.h>
 377               	#elif defined (__AVR_ATxmega128D3__)
 378               	#  include <avr/iox128d3.h>
 379               	#elif defined (__AVR_ATxmega192A3__)
 380               	#  include <avr/iox192a3.h>
 381               	#elif defined (__AVR_ATxmega192D3__)
 382               	#  include <avr/iox192d3.h>
 383               	#elif defined (__AVR_ATxmega256A3__)
 384               	#  include <avr/iox256a3.h>
 385               	#elif defined (__AVR_ATxmega256A3B__)
 386               	#  include <avr/iox256a3b.h>
 387               	#elif defined (__AVR_ATxmega256D3__)
 388               	#  include <avr/iox256d3.h>
 389               	#elif defined (__AVR_ATA6289__)
 390               	#  include <avr/ioa6289.h>
 391               	/* avr1: the following only supported for assembler programs */
 392               	#elif defined (__AVR_ATtiny28__)
 393               	#  include <avr/iotn28.h>
 394               	#elif defined (__AVR_AT90S1200__)
 395               	#  include <avr/io1200.h>
 396               	#elif defined (__AVR_ATtiny15__)
 397               	#  include <avr/iotn15.h>
 398               	#elif defined (__AVR_ATtiny12__)
 399               	#  include <avr/iotn12.h>
 400               	#elif defined (__AVR_ATtiny11__)
 401               	#  include <avr/iotn11.h>
 402               	#else
 403               	#  if !defined(__COMPILING_AVR_LIBC__)
 404               	#    warning "device type not defined"
 405               	#  endif
 406               	#endif
 407               	
 408               	#include <avr/portpins.h>
   1               	/* Copyright (c) 2003  Theodore A. Roth
 409               	
 410               	#include <avr/common.h>
   1               	/* Copyright (c) 2007 Eric B. Weddington
 411               	
 412               	#include <avr/version.h>
   1               	/* Copyright (c) 2005, Joerg Wunsch                               -*- c -*-
 413               	
 414               	/* Include fuse.h after individual IO header files. */
 415               	#include <avr/fuse.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 416               	
 417               	/* Include lock.h after individual IO header files. */
 418               	#include <avr/lock.h>
   1               	/* Copyright (c) 2007, Atmel Corporation
 419               	
  13               	#include <avr/interrupt.h>
   1               	/* Copyright (c) 2002,2005,2007 Marek Michalkiewicz
  14               	#include "kernel.h"
   1               	
  15               	
  16               	
  17               	
  18               	
  19               	;;============================define user address or macro starting=========================;; 
  20               	.equ     KER_TR ,         1000                            ;TickRate in Hz, not calculated      
  21               	.equ     KER_PRS,         0x03                            ;For prescaler 64, manually select   
  22               	.equ     KER_RLD,         0x82                            ;KER_RLD=0xFF-(F_CPU/KER_PRS/KER_TR) 
  23               	.equ     KER_STK_SZ,      128                             ;stack size in bytes for each task   
  24               	.equ     KER_MX_NTSK,     10                              ;max number of tasks                 
  25               	;;==============================define user address or macro end============================;; 
  26               	
  27               	
  28               	
  29               	
  30               	
  31               	;;===============================define data offsets starting===============================;; 
  32               	.equ     OFB_TICK0,       0x00                            ;offset from KerBase tick count byte0
  33               	.equ     OFB_TICK1,       0x01                            ;offset from KerBase tick count byte1
  34               	.equ     OFB_TICK2,       0x02                            ;offset from KerBase tick count byte2
  35               	.equ     OFB_TICK3,       0x03                            ;offset from KerBase tick count byte3
  36               	.equ     OFB_TICK4,       0x04                            ;offset from KerBase tick count byte4
  37               	.equ     OFB_PRS  ,       0x05                            ;offset from KerBase prescaler       
  38               	.equ     OFB_RLD  ,       0x06                            ;offset from KerBase counter reload  
  39               	.equ     OFB_TID  ,       0x07                            ;offset from KerBase task id         
  40               	.equ     OFB_NTSK ,       0x08                            ;offset from KerBase ntask           
  41               	.equ     OFB_LPR  ,       0x09                            ;offset from KerBase lowest priority 
  42               	.equ     OFB_PTID ,       0x0A                            ;offset from KerBase prio task_id    
  43               	.equ     OFB_UTC  ,       0x0B                            ;offset from KerBase usage tick cnt  
  44               	.equ     OFB_UATC ,       0x0C                            ;offset from KerBase active tick cnt 
  45               	.equ     OFB_USAGE,       0x0D                            ;offset from KerBase cpu usage       
  46               	.equ     OFB_SLCFG,       0x0E                            ;offset from KerBase sleep config    
  47               	.equ     OFM_MSPI ,       0x00                            ;offset from MSPZP msp index field   
  48               	.equ     OFM_MSPS ,       0x02                            ;offset from MSPZP msp starting      
  49               	;;==================================define data offsets end=================================;; 
  50               	
  51               	
  52               	
  53               	
  54               	
  55               	;;===============================define system macro starting===============================;; 
  56               	.equ     TASK_BLOCKED,    0x00                            ;KerSchSts val=0                     
  57               	.equ     TASK_READY,      0x01                            ;KerSchSts val=1                     
  58               	.equ     TASK_EXECUTING,  0x02                            ;KerSchSts val=2                     
  59               	.equ     TASK_SUSPENDED,  0x03                            ;KerSchSts val=3                     
  60               	.equ     TASK_CONS_LAT,   0x04                            ;KerSchSts val=3, constant latency   
  61               	.equ     SCH_MODE_HANDLER,0x00                            ;handler mode in KER_SLP_TIME_MGNT   
  62               	.equ     SCH_MODE_THREAD, 0x01                            ;thread mode in KER_SLP_TIME_MGNT    
  63               	;;==================================define system macro end=================================;; 
  64               	
  65               	
  66               	
  67               	
  68               	
  69               	;;===========================define hardware reg address starting===========================;; 
  70               	;SRAM Mapped Addresses, LDS/STS can be used                                                    
  71               	.equ     SRASSR  ,        0xB6                            ;manually defined ASSR in SRAM       
  72               	.equ     SROCR2B ,        0xB4                            ;manually defined OCR2B in SRAM      
  73               	.equ     SROCR2A ,        0xB3                            ;manually defined OCR2A in SRAM      
  74               	.equ     SRTCNT2 ,        0xB2                            ;manually defined TNCT2 in SRAM      
  75               	.equ     SRTCCR2B,        0xB1                            ;manually defined TCCR2B in SRAM     
  76               	.equ     SRTCCR2A,        0xB0                            ;manually defined TCCR2A in SRAM     
  77               	.equ     SRADMUX ,        0x7C                            ;manually defined ADMUX in SRAM      
  78               	.equ     SRADCSRB,        0x7B                            ;manually defined ADCSRB in SRAM     
  79               	.equ     SRADCSRA,        0x7A                            ;manually defined ADCSRA in SRAM     
  80               	.equ     SRTIMSK2,        0x70                            ;manually defined TIMSK2 in SRAM     
  81               	.equ     SRTIMSK1,        0x6F                            ;manually defined TIMSK1 in SRAM     
  82               	.equ     SRTIMSK0,        0x6E                            ;manually defined TIMSK0 in SRAM     
  83               	.equ     SRCLKPR ,        0x61                            ;manually defined CLKPR in SRAM     
  84               	.equ     SRWDTCSR,        0x60                            ;manually defined WDTCSR in SRAM     
  85               	.equ     SRSREG  ,        0x5F                            ;manually defined SREG in SRAM       
  86               	.equ     SRSPH   ,        0x5E                            ;manually defined SPH in SRAM        
  87               	.equ     SRSPL   ,        0x5D                            ;manually defined SPL in SRAM        
  88               	.equ     SRMCUCR ,        0x55                            ;manually defined MCUCR in SRAM      
  89               	.equ     SRMCUSR ,        0x54                            ;manually defined MCUSR in SRAM      
  90               	.equ     SRSMCR  ,        0x53                            ;manually defined SMCR in SRAM       
  91               	.equ     SRACSR  ,        0x50                            ;manually defined ACSR in SRAM       
  92               	.equ     SROCR0B ,        0x48                            ;manually defined OCR0B in SRAM      
  93               	.equ     SROCR0A ,        0x47                            ;manually defined OCR0A in SRAM      
  94               	.equ     SRTCNT0 ,        0x46                            ;manually defined TCNT0 in SRAM      
  95               	.equ     SRTCCR0B,        0x45                            ;manually defined TCCR0B in SRAM     
  96               	.equ     SRTCCR0A,        0x44                            ;manually defined TCCR0A in SRAM     
  97               	.equ     SRTIFR2 ,        0x37                            ;manually defined TIFR2 in SRAM      
  98               	.equ     SRTIFR1 ,        0x36                            ;manually defined TIFR1 in SRAM      
  99               	.equ     SRTIFR0 ,        0x35                            ;manually defined TIFR0 in SRAM      
 100               	;IO Mapped Addresses, IN/OUT commands can be used                                              
 101               	.equ     IOSREG  ,        0x3F                            ;manually defined SREG in IO         
 102               	.equ     IOSPH   ,        0x3E                            ;manually defined SPH in IO          
 103               	.equ     IOSPL   ,        0x3D                            ;manually defined SPL in IO          
 104               	.equ     IOMCUCR ,        0x35                            ;manually defined MCUCR in IO        
 105               	.equ     IOMCUSR ,        0x34                            ;manually defined MCUSR in IO        
 106               	.equ     IOSMCR  ,        0x33                            ;manually defined SMCR in IO         
 107               	.equ     IOOCR0B ,        0x28                            ;manually defined OCR0B in IO        
 108               	.equ     IOOCR0A ,        0x27                            ;manually defined OCR0A in IO        
 109               	.equ     IOTCNT0 ,        0x26                            ;manually defined TCNT0 in IO        
 110               	.equ     IOTCCR0B,        0x25                            ;manually defined TCCR0B in IO       
 111               	.equ     IOTCCR0A,        0x24                            ;manually defined TCCR0A in IO       
 112               	.equ     IOTIFR2 ,        0x17                            ;manually defined TIFR2 in IO        
 113               	.equ     IOTIFR1 ,        0x16                            ;manually defined TIFR1 in IO        
 114               	.equ     IOTIFR0 ,        0x15                            ;manually defined TIFR0 in IO        
 115               	;;==============================define hardware reg address end=============================;; 
 116               	
 117               	
 118               	
 119               	
 120               	
 121               	;;===============================define vector section starting=============================;; 
 122               	;.section .vectors, "ax", @progbits                                                             
 123               	                                                                                               
 124               	;.org    0x000C                                            ;isr location for wdt                
 125               	;        JMP   __vector_6                                                                       
 126               	;.org    0x000E                                            ;isr location for timer2compa async  
 127               	;        JMP   __vector_7                                                                       
 128               	;.org    0x0010                                            ;isr location for timer2compb async  
 129               	;        JMP   __vector_8                                                                       
 130               	;.org    0x0012                                            ;isr location for timer2ovf async    
 131               	;        JMP   __vector_9                                                                       
 132               	;.org    0x0020                                            ;isr location for timer0ovf          
 133               	;        JMP   __vector_16                                                                      
 134               	;;=================================define vector section end================================;; 
 135               	
 136               	
 137               	
 138               	
 139               	
 140               	;;=============================define global variables starting=============================;; 
 141               	.section   .bss                                                                                
 142               	                                                                                               
 143               	.global    KerBase                                        ;declare global space for kernel     
 144 0000 0000 0000 	KerBase:   .skip 16                                       ;see offset section                  
 144      0000 0000 
 144      0000 0000 
 144      0000 0000 
 145               	                                                                                               
 146               	.global    KerPSP                                         ;space for process stack pointers    
 147 0010 0000 0000 	KerPSP:    .skip KER_MX_NTSK*2                            ;2 bytes for each task               
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 147      0000 0000 
 148               	                                                                                               
 149               	.global    KerSSZ                                         ;stack for main stack pointers       
 150 0024 0000 0000 	KerSSZ:    .skip 14                                       ;stack_ptr(2), MSPZPn(4)             
 150      0000 0000 
 150      0000 0000 
 150      0000 
 151               	                                                                                               
 152               	.global    KerSchSts                                      ;space for scheduler status          
 153 0032 0000 0000 	KerSchSts: .skip KER_MX_NTSK*1                            ;status(1)                           
 153      0000 0000 
 153      0000 
 154               	                                                                                               
 155               	.global    KerSchPr                                       ;space for scheduler priority        
 156 003c 0000 0000 	KerSchPr:  .skip KER_MX_NTSK*1                            ;priority(1)                         
 156      0000 0000 
 156      0000 
 157               	                                                                                               
 158               	.global    KerSchSlp                                      ;space for task sleep                
 159 0046 0000 0000 	KerSchSlp: .skip KER_MX_NTSK*2                            ;timing(2)                           
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 159      0000 0000 
 160               	                                                                                               
 161               	.global    KerStack                                       ;space for stack                     
 162 005a 0000 0000 	KerStack:  .skip KER_STK_SZ*KER_MX_NTSK                   ;KER_STK_SZ bytes for each task      
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 162      0000 0000 
 163               	;;==============================define global variables end=================================;; 
 164               	
 165               	
 166               	
 167               	
 168               	
 169               	;;===============================define text section starting===============================;; 
 170               	.section .text                                                                                 
 171               	;;==================================define text section end=================================;; 
 172               	
 173               	
 174               	
 175               	
 176               	
 177               	;;==============================define global functions starting============================;; 
 178               	.global  Kernel_Tick_Init                                                                      
 179               	.global  Kernel_Task_Create                                                                    
 180               	.global  Kernel_Start_Tasks                                                                    
 181               	.global  Kernel_Init                                                                           
 182               	.global  Kernel_Task_Idle                                                                      
 183               	.global  Kernel_Task_Sleep                                                                     
 184               	.global  Kernel_Task_Constant_Latency                                                          
 185               	.global  Kernel_Task_Constant_Latency_Sleep                                                    
 186               	.global  Kernel_PreSleep_Hook                                                                  
 187               	.global  Kernel_Clock_Prescale                                                                 
 188               	.global  Kernel_Task_Sleep_Time_Get                                                            
 189               	.global  Kernel_Task_Status_Get                                                                
 190               	.global  Kernel_NTask_Get                                                                      
 191               	.global  Kernel_Task_Prio_Get                                                                  
 192               	.global  Kernel_Lowest_Prio_Get                                                                
 193               	.global  Kernel_High_Prio_Task_ID_Get                                                          
 194               	.global  Kernel_Abs_High_Prio_Task_ID_Get                                                      
 195               	.global  Kernel_CPU_Usage_Get                                                                  
 196               	.global  Kernel_Tick_Val_Get                                                                
 197               	.global  Kernel_Tick_Val_Safely_Get                                                         
 198               	;;================================define global functions end===============================;; 
 199               	
 200               	
 201               	
 202               	
 203               	
 204               	;;============================debug pin operation init starting=============================;; 
 205               	;used registers          : R18, R19                                                            
 206               	;arg registers           : None                                                                
 207               	;return registers        : None                                                                
 208               	;unsafe access registers : R18, R19                                                            
 209               	.macro  KER_TIMER_INIT                                    ;1.25/1.50uS @8MHz    (10/12 clocks) 
 210               	        #ifdef KER_TIMER0_AS_TICK_SRC                                                          
 211               			;Timer0 overflow vect is used as tick source      ;total 1.5uS @8MHz      ( 12 clocks) 
 212               	        LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 213               			LDS   R19		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 214               			STS   SRTCCR0B           , R18                    ;prescaler-> TCCR0B     (  2 clocks) 
 215               			STS   SRTCNT0            , R19                    ;reload val-> TCNT0     (  2 clocks) 
 216               			LDI   R18                , 0x01                   ;bit mask TOIE0         (  1 clock ) 
 217               			STS   SRTIMSK0           , R18                    ;set to TIMSK0          (  2 clocks) 
 218               			SEI                                               ;force enable interrupt (  1 clock ) 
 219               	                                                                                               
 220               			#elif defined(KER_WDT_AS_TICK_SRC)                                                     
 221               			;watchdog timer timeout is used as tick source    ;total 1.5uS @8MHz      ( 10 clocks) 
 222               	        WDR                                               ;reset wdt              (  1 clock ) 
 223               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 224               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 225               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 226               			#ifdef KER_WDT_TICK_16MS                                                               
 227               			LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 228               			#elif defined(KER_WDT_TICK_32MS)                                                       
 229               			LDI   R18                , 0x41                   ;WDIE, WDPS0            (  1 clock ) 
 230               			#elif defined(KER_WDT_TICK_64MS)                                                       
 231               			LDI   R18                , 0x42                   ;WDIE, WDPS1            (  1 clock ) 
 232               			#elif defined(KER_WDT_TICK_125MS)                                                      
 233               			LDI   R18                , 0x43                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 234               			#elif defined(KER_WDT_TICK_250MS)                                                      
 235               			LDI   R18                , 0x44                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 236               			#elif defined(KER_WDT_TICK_500MS)                                                      
 237               			LDI   R18                , 0x45                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 238               			#elif defined(KER_WDT_TICK_1000MS)                                                     
 239               			LDI   R18                , 0x46                   ;WDIE, WDPS1, WDPS2     (  1 clock ) 
 240               			#else                                                                                  
 241               	        LDI   R18                , 0x40                   ;WDIE                   (  1 clock ) 
 242               			#endif                                                                                 
 243               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 244               			SEI                                               ;force enable interrupt (  1 clock ) 
 245               	                                                                                               
 246               			#elif defined(KER_TOSC_AS_TICK_SRC)                                                    
 247               			;timer2 asynchornus mode is used as tick source   ;total 1.5uS @8MHz      ( 57 clocks) 
 248               			LDI   R18                , 0x00                   ;clear interrupts       (  1 clock ) 
 249               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 250               			LDI   R18                , 0x20                   ;set AS2 bit            (  1 clock ) 
 251               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 252               			#ifdef KER_TOSC_TICK_1MS                                                               
 253               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 254               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 255               			#elif defined(KER_TOSC_TICK_10MS)                                                      
 256               			LDI   R18                , 0x29                   ;100Hz->clk/8/41        (  1 clock ) 
 257               			LDI   R19                , 0x02                   ;100Hz->clk/8/41        (  1 clock ) 
 258               			#elif defined(KER_TOSC_TICK_50MS)                                                      
 259               			LDI   R18                , 0xCC                   ;20Hz->clk/8/204        (  1 clock ) 
 260               			LDI   R19                , 0x02                   ;20Hz->clk/8/204        (  1 clock ) 
 261               			#elif defined(KER_TOSC_TICK_100MS)                                                     
 262               			LDI   R18                , 0x66                   ;10Hz->clk/32/102       (  1 clock ) 
 263               			LDI   R19                , 0x03                   ;10Hz->clk/32/102       (  1 clock ) 
 264               			#elif defined(KER_TOSC_TICK_250MS)                                                     
 265               			LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
 266               			LDI   R19                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
 267               			#elif defined(KER_TOSC_TICK_500MS)                                                     
 268               			LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
 269               			LDI   R19                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
 270               			#elif defined(KER_TOSC_TICK_1000MS)                                                    
 271               			LDI   R18                , 0x80                   ;1Hz->clk/256/128       (  1 clock ) 
 272               			LDI   R19                , 0x06                   ;1Hz->clk/256/128       (  1 clock ) 
 273               			#else                                                                                  
 274               			LDI   R18                , 0x20                   ;1000Hz->clk/1/32       (  1 clock ) 
 275               			LDI   R19                , 0x01                   ;1000Hz->clk/1/32       (  1 clock ) 
 276               			#endif                                                                                 
 277               			STS   SROCR2A            , R18                    ;set compare match val  (  2 clocks) 
 278               			LDI   R18                , 0x00                   ;set val to reg         (  1 clock ) 
 279               			STS   SROCR2B            , R18                    ;clear OCR2B            (  2 clocks) 
 280               			LDI   R18                , 0x02                   ;set CTC mode           (  1 clock ) 
 281               			STS   SRTCCR2A           , R18                    ;set val to TCCR2A      (  2 clocks) 
 282               			STS   SRTCCR2B           , R19                    ;set prescaler          (  2 clocks) 
 283               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 284               			STS   SRTCNT2            , R18                    ;clear TCNT2            (  2 clocks) 
 285               		_KER_TC2_AUB\@:                                                                            
 286               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 287               	        ANDI  R18                , 0x02                   ;check bit TCR2AUB      (  1 clock ) 
 288               			BRNE  _KER_TC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 289               		_KER_TC2_BUB\@:                                                                            
 290               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 291               	        ANDI  R18                , 0x01                   ;check bit TCR2BUB      (  1 clock ) 
 292               			BRNE  _KER_TC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 293               		_KER_OC2_AUB\@:                                                                            
 294               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 295               	        ANDI  R18                , 0x08                   ;check bit OR2AUB       (  1 clock ) 
 296               			BRNE  _KER_OC2_AUB\@                              ;wait until AUB cleared (  2 clocks) 
 297               		_KER_OC2_BUB\@:                                                                            
 298               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 299               	        ANDI  R18                , 0x04                   ;check bit OCR2BUB      (  1 clock ) 
 300               			BRNE  _KER_OC2_BUB\@                              ;wait until BUB cleared (  2 clocks) 
 301               		_KER_TC2_UB\@:                                                                             
 302               		    LDS   R18                , SRASSR                 ;load ASSR              (  2 clocks) 
 303               	        ANDI  R18                , 0x10                   ;check bit TCNT2UB      (  1 clock ) 
 304               			BRNE  _KER_TC2_UB\@                               ;wait until BUB cleared (  2 clocks) 
 305               		_KER_TC2_TOV2\@:                                                                           
 306               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 307               	        ANDI  R18                , 0x01                   ;check bit TOV2         (  1 clock ) 
 308               	        BREQ  _KER_TC2_OCF2A\@                            ;bit cleared, jump next (  2 clocks) 
 309               			LDI   R18                , 0x01                   ;set bit                (  1 clock ) 
 310               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 311               	    _KER_TC2_OCF2A\@:                                                                          
 312               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 313               	        ANDI  R18                , 0x02                   ;check bit OCF2A        (  1 clock ) 
 314               	        BREQ  _KER_TC2_OCF2B\@                            ;bit cleared, jump next (  2 clocks) 
 315               			LDI   R18                , 0x02                   ;set bit                (  1 clock ) 
 316               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 317               		_KER_TC2_OCF2B\@:                                                                          
 318               		    LDS   R18                , SRTIFR2                ;load TIFR2             (  2 clocks) 
 319               	        ANDI  R18                , 0x04                   ;check bit OCF2B        (  1 clock ) 
 320               	        BREQ  _KER_TC2_INTEN\@                            ;bit cleared, jump next (  2 clocks) 
 321               			LDI   R18                , 0x04                   ;set bit                (  1 clock ) 
 322               			STS   SRTIFR2            , R18                    ;set val                (  2 clocks) 
 323               	    _KER_TC2_INTEN\@:                                                                          
 324               			LDI   R18                , 0x02                   ;set TOIE2 bit          (  1 clock ) 
 325               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 326               	        SEI                                               ;force enable interrupt (  1 clock ) 
 327               	                                                                                               
 328               			#else                                                                                  
 329               			;Default : Timer0 overflow 1000Hz                 ;total 1.5uS @8MHz      ( 12 clocks) 
 330               	        LDS   R18		         , KerBase+OFB_PRS        ;load prescaler         (  2 clocks) 
 331               			LDS   R19		         , KerBase+OFB_RLD        ;load reload val        (  2 clocks) 
 332               			STS   SRTCCR0B           , R18                    ;prescaler-> TCCR0B     (  2 clocks) 
 333               			STS   SRTCNT0            , R19                    ;reload val-> TCNT0     (  2 clocks) 
 334               			LDI   R18                , 0x01                   ;bit mask TOIE0         (  1 clock ) 
 335               			STS   SRTIMSK0           , R18                    ;set to TIMSK0          (  2 clocks) 
 336               			SEI                                               ;force enable interrupt (  1 clock ) 
 337               			#endif                                                                                 
 338               	.endm                                                                                          
 339               	;;==============================debug pin operation init end================================;; 
 340               	
 341               	
 342               	
 343               	
 344               	
 345               	;;============================debug pin operation init starting=============================;; 
 346               	;used registers          : None                                                                
 347               	;arg registers           : None                                                                
 348               	;return registers        : None                                                                
 349               	;unsafe access registers : None                                                                
 350               	.macro  KER_DEBUG_PIN_INIT                                ;total 0.5uS @8MHz      (  4 clocks) 
 351               	        #ifdef KER_DBG_ENABLE                                                                  
 352               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear port bit         (  2 clocks) 
 353               			SBI   KER_DBG_DDR        , KER_DBG_PIN            ;set bit in DDR         (  2 clocks) 
 354               			#endif                                                                                 
 355               	.endm                                                                                          
 356               	;;==============================debug pin operation init end================================;; 
 357               	
 358               	
 359               	
 360               	
 361               	
 362               	;;===========================debug pin operation set starting===============================;; 
 363               	;used registers          : None                                                                
 364               	;arg registers           : None                                                                
 365               	;return registers        : None                                                                
 366               	;unsafe access registers : None                                                                
 367               	.macro  KER_DEBUG_PIN_SET                                 ;total 0.25uS @8MHz     (  2 clocks) 
 368               	        #ifdef KER_DBG_ENABLE                                                                  
 369               	        SBI   KER_DBG_PORT       , KER_DBG_PIN            ;set gpio               (  2 clocks) 
 370               			#endif                                                                                 
 371               	.endm                                                                                          
 372               	;;==============================debug pin operation set end=================================;; 
 373               	
 374               	
 375               	
 376               	
 377               	
 378               	;;===========================debug pin operation clear starting=============================;; 
 379               	;used registers          : None                                                                
 380               	;arg registers           : None                                                                
 381               	;return registers        : None                                                                
 382               	;unsafe access registers : None                                                                
 383               	.macro  KER_DEBUG_PIN_CLEAR                               ;total 0.25uS @8MHz     (  2 clocks) 
 384               	        #ifdef KER_DBG_ENABLE                                                                  
 385               			CBI   KER_DBG_PORT       , KER_DBG_PIN            ;clear gpio             (  2 clocks) 
 386               			#endif                                                                                 
 387               	.endm                                                                                          
 388               	;;==============================debug pin operation clear end===============================;; 
 389               	
 390               	
 391               	
 392               	
 393               	
 394               	;;==============================reload counter value starting===============================;; 
 395               	;used registers          : R18                                                                 
 396               	;arg registers           : None                                                                
 397               	;return registers        : None                                                                
 398               	;unsafe access registers : R18                                                                 
 399               	.macro  KER_COUNTER_RELOAD                                ;total 0.5uS @8MHz      (  4 clocks) 
 400               	        #ifdef KER_TIMER0_AS_TICK_SRC                                                          
 401               	        LDS   R18                , KerBase+OFB_RLD        ;load reload value      (  2 clocks) 
 402               			STS   SRTCNT0            , R18                    ;Set value to TCNT0     (  2 clocks) 
 403               			#endif                                                                                 
 404               	.endm                                                                                          
 405               	;;=================================reload counter value end=================================;; 
 406               	
 407               	
 408               	
 409               	
 410               	
 411               	;;=================================save r0 & sreg starting==================================;; 
 412               	;used registers          : R0                                                                  
 413               	;arg registers           : None                                                                
 414               	;return registers        : None                                                                
 415               	;unsafe access registers : None                                                                
 416               	.macro  KER_SAVE_R0_SREG                                  ;total 0.63uS @8MHz     (  5 clocks) 
 417               	        PUSH  R0                                          ;save R0                (  2 clocks) 
 418               			IN    R0                 , IOSREG                 ;load SREG              (  1 clock ) 
 419               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 420               	.endm                                                                                          
 421               	;;====================================save r0 & sreg end====================================;; 
 422               	
 423               	
 424               	
 425               	
 426               	
 427               	;;===============================save r0, sreg & cli starting===============================;; 
 428               	;used registers          : R0                                                                  
 429               	;arg registers           : None                                                                
 430               	;return registers        : None                                                                
 431               	;unsafe access registers : None                                                                
 432               	.macro  KER_SAVE_R0_CLI_SREG                              ;total 0.75uS @8MHz     (  6 clocks) 
 433               	        PUSH  R0                                          ;push R0                (  2 clocks) 
 434               			IN    R0                 , IOSREG                 ;save SREG              (  1 clock ) 
 435               			CLI                                               ;clear interrupt        (  1 clock ) 
 436               			PUSH  R0                                          ;save SREG              (  2 clocks) 
 437               	.endm                                                                                          
 438               	;;=================================save r0, sreg & cli end==================================;; 
 439               	
 440               	
 441               	
 442               	
 443               	
 444               	;;===================================save r1~r31 starting===================================;; 
 445               	;used registers          : R1~R31                                                              
 446               	;arg registers           : None                                                                
 447               	;return registers        : None                                                                
 448               	;unsafe access registers : None                                                                
 449               	.macro  KER_SAVE_R1_R31                                   ;total 7.88uS @8MHz     ( 63 clocks) 
 450               			PUSH  R1                                          ;save R1                (  2 clocks) 
 451               			CLR   R1                                          ;clear R1               (  1 clock ) 
 452               			PUSH  R2                                          ;save R2                (  2 clocks) 
 453               			PUSH  R3                                          ;save R3                (  2 clocks) 
 454               			PUSH  R4                                          ;save R4                (  2 clocks) 
 455               			PUSH  R5                                          ;save R5                (  2 clocks) 
 456               			PUSH  R6                                          ;save R6                (  2 clocks) 
 457               			PUSH  R7                                          ;save R7                (  2 clocks) 
 458               			PUSH  R8                                          ;save R8                (  2 clocks) 
 459               			PUSH  R9                                          ;save R9                (  2 clocks) 
 460               			PUSH  R10                                         ;save R10               (  2 clocks) 
 461               			PUSH  R11                                         ;save R11               (  2 clocks) 
 462               			PUSH  R12                                         ;save R12               (  2 clocks) 
 463               			PUSH  R13                                         ;save R13               (  2 clocks) 
 464               			PUSH  R14                                         ;save R14               (  2 clocks) 
 465               			PUSH  R15                                         ;save R15               (  2 clocks) 
 466               			PUSH  R16                                         ;save R16               (  2 clocks) 
 467               			PUSH  R17                                         ;save R17               (  2 clocks) 
 468               			PUSH  R18                                         ;save R18               (  2 clocks) 
 469               			PUSH  R19                                         ;save R19               (  2 clocks) 
 470               			PUSH  R20                                         ;save R20               (  2 clocks) 
 471               			PUSH  R21                                         ;save R21               (  2 clocks) 
 472               			PUSH  R22                                         ;save R22               (  2 clocks) 
 473               			PUSH  R23                                         ;save R23               (  2 clocks) 
 474               			PUSH  R24                                         ;save R24               (  2 clocks) 
 475               			PUSH  R25                                         ;save R25               (  2 clocks) 
 476               			PUSH  R26                                         ;save R26               (  2 clocks) 
 477               			PUSH  R27                                         ;save R27               (  2 clocks) 
 478               			PUSH  R28                                         ;save R28               (  2 clocks) 
 479               			PUSH  R29                                         ;save R29               (  2 clocks) 
 480               			PUSH  R30                                         ;save R30               (  2 clocks) 
 481               			PUSH  R31                                         ;save R31               (  2 clocks) 
 482               	.endm                                                                                          
 483               	;;======================================save r1~r31 end=====================================;; 
 484               	
 485               	
 486               	
 487               	
 488               	
 489               	;;==============================context save handler starting===============================;; 
 490               	;used registers          : R0~R31                                                              
 491               	;arg registers           : None                                                                
 492               	;return registers        : None                                                                
 493               	;unsafe access registers : None                                                                
 494               	.macro  KER_CONTEXT_SAVE_HANDLER                          ;total 8.5uS @8MHz      ( 68 clocks) 
 495               	        KER_SAVE_R0_SREG                                  ;save r0, sreg          (  5 clocks) 
 496               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 497               	.endm                                                                                          
 498               	;;=================================context save handler end=================================;; 
 499               	
 500               	
 501               	
 502               	
 503               	
 504               	;;===============================context save thread starting===============================;; 
 505               	;used registers          : R0~R31                                                              
 506               	;arg registers           : None                                                                
 507               	;return registers        : None                                                                
 508               	;unsafe access registers : None                                                                
 509               	.macro  KER_CONTEXT_SAVE_THREAD                           ;total 8.63uS @8MHz     ( 69 clocks) 
 510               	        KER_SAVE_R0_CLI_SREG                              ;save r0, sreg          (  6 clocks) 
 511               	        KER_SAVE_R1_R31                                   ;save r1~r31            ( 63 clocks) 
 512               	.endm                                                                                          
 513               	;;==================================context save thread end=================================;; 
 514               	
 515               	
 516               	
 517               	
 518               	
 519               	
 520               	;;================================restore r0 & sreg starting================================;; 
 521               	;used registers          : R0                                                                  
 522               	;arg registers           : None                                                                
 523               	;return registers        : None                                                                
 524               	;unsafe access registers : None                                                                
 525               	.macro  KER_RESTORE_R0_SREG                               ;total 0.63uS @8MHz     (  5 clocks) 
 526               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 527               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 528               			POP   R0                                          ;restore R0             (  2 clocks) 
 529               	.endm                                                                                          
 530               	;;==================================restore r0 & sreg end===================================;; 
 531               	
 532               	
 533               	
 534               	
 535               	
 536               	;;==============================restore r0, sreg & sei starting=============================;; 
 537               	;used registers          : R0                                                                  
 538               	;arg registers           : None                                                                
 539               	;return registers        : None                                                                
 540               	;unsafe access registers : None                                                                
 541               	.macro  KER_RESTORE_R0_SREG_SEI                           ;total 0.75uS @8MHz     (  6 clocks) 
 542               	        POP   R0                                          ;fetch SREG             (  2 clocks) 
 543               			OUT   IOSREG             , R0                     ;load SREG              (  1 clock ) 
 544               			POP   R0                                          ;restore R0             (  2 clocks) 
 545               			SEI                                               ;enable interrupt       (  1 clock ) 
 546               	.endm                                                                                          
 547               	;;===============================restore r0, sreg & sei end=================================;; 
 548               	
 549               	
 550               	
 551               	
 552               	
 553               	;;=================================restore r1~r31 starting==================================;; 
 554               	;used registers          : R1~R31                                                              
 555               	;arg registers           : None                                                                
 556               	;return registers        : None                                                                
 557               	;unsafe access registers : None                                                                
 558               	.macro  KER_RESTORE_R1_R31                                ;total 8.38uS @8MHz     ( 62 clocks) 
 559               			POP   R31                                         ;restore R31            (  2 clocks) 
 560               			POP   R30                                         ;restore R30            (  2 clocks) 
 561               			POP   R29                                         ;restore R29            (  2 clocks) 
 562               			POP   R28                                         ;restore R28            (  2 clocks) 
 563               			POP   R27                                         ;restore R27            (  2 clocks) 
 564               			POP   R26                                         ;restore R26            (  2 clocks) 
 565               			POP   R25                                         ;restore R25            (  2 clocks) 
 566               			POP   R24                                         ;restore R24            (  2 clocks) 
 567               			POP   R23                                         ;restore R23            (  2 clocks) 
 568               			POP   R22                                         ;restore R22            (  2 clocks) 
 569               			POP   R21                                         ;restore R21            (  2 clocks) 
 570               			POP   R20                                         ;restore R20            (  2 clocks) 
 571               			POP   R19                                         ;restore R19            (  2 clocks) 
 572               			POP   R18                                         ;restore R18            (  2 clocks) 
 573               			POP   R17                                         ;restore R17            (  2 clocks) 
 574               			POP   R16                                         ;restore R16            (  2 clocks) 
 575               			POP   R15                                         ;restore R15            (  2 clocks) 
 576               			POP   R14                                         ;restore R14            (  2 clocks) 
 577               			POP   R13                                         ;restore R13            (  2 clocks) 
 578               			POP   R12                                         ;restore R12            (  2 clocks) 
 579               			POP   R11                                         ;restore R11            (  2 clocks) 
 580               			POP   R10                                         ;restore R10            (  2 clocks) 
 581               			POP   R9                                          ;restore R9             (  2 clocks) 
 582               			POP   R8                                          ;restore R8             (  2 clocks) 
 583               			POP   R7                                          ;restore R7             (  2 clocks) 
 584               			POP   R6                                          ;restore R6             (  2 clocks) 
 585               			POP   R5                                          ;restore R5             (  2 clocks) 
 586               			POP   R4                                          ;restore R4             (  2 clocks) 
 587               			POP   R3                                          ;restore R3             (  2 clocks) 
 588               			POP   R2                                          ;restore R2             (  2 clocks) 
 589               			POP   R1                                          ;restore R1             (  2 clocks) 
 590               	.endm                                                                                          
 591               	;;====================================restore r1~r31 end====================================;; 
 592               	
 593               	
 594               	
 595               	
 596               	
 597               	;;=============================context restore handler starting=============================;; 
 598               	;used registers          : R0~R31                                                              
 599               	;arg registers           : None                                                                
 600               	;return registers        : None                                                                
 601               	;unsafe access registers : None                                                                
 602               	.macro  KER_CONTEXT_RESTORE_HANDLER                       ;total 8.38uS @8MHz     ( 67 clocks) 
 603               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 604               			KER_RESTORE_R0_SREG                               ;restore r0, sreg       (  5 clocks) 
 605               	.endm                                                                                          
 606               	;;===============================context restore handler end================================;; 
 607               	
 608               	
 609               	
 610               	
 611               	
 612               	;;=============================context restore thread starting==============================;; 
 613               	;used registers          : R0~R31                                                              
 614               	;arg registers           : None                                                                
 615               	;return registers        : None                                                                
 616               	;unsafe access registers : None                                                                
 617               	.macro  KER_CONTEXT_RESTORE_THREAD                        ;total 8.75uS @8MHz     ( 68 clocks) 
 618               	        KER_RESTORE_R1_R31                                ;restore r1~r31         ( 62 clocks) 
 619               			KER_RESTORE_R0_SREG_SEI                           ;restore r0, sreg       (  6 clocks) 
 620               	.endm                                                                                          
 621               	;;================================context restore thread end================================;; 
 622               	
 623               	
 624               	
 625               	
 626               	
 627               	;;==============================fetch current task id starting==============================;; 
 628               	;used registers          : R20                                                                 
 629               	;arg registers           : None                                                                
 630               	;return registers        : R20 (Current task id)                                               
 631               	;unsafe access registers : R20                                                                 
 632               	.macro  KER_FETCH_CURR_TID                                ;total 0.25uS @8MHz     (  2 clocks) 
 633               	        LDS   R20                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 634               	.endm                                                                                          
 635               	;;================================fetch current task id end=================================;; 
 636               	
 637               	
 638               	
 639               	
 640               	
 641               	;;==================================fetch ntask starting====================================;; 
 642               	;used registers          : R21                                                                 
 643               	;arg registers           : None                                                                
 644               	;return registers        : R21 (ntask)                                                         
 645               	;unsafe access registers : R21                                                                 
 646               	.macro  KER_FETCH_NTASK                                   ;total 0.25uS @8MHz     (  2 clocks) 
 647               	        LDS   R21                , KerBase+OFB_NTSK       ;fetch task_id          (  2 clocks) 
 648               	.endm                                                                                          
 649               	;;====================================fetch ntask end=======================================;; 
 650               	
 651               	
 652               	
 653               	
 654               	
 655               	;;=========================calculate offset addr in words starting==========================;; 
 656               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 657               	;arg registers           : R30(ZL), R31(ZH)                                                    
 658               	;return registers        : R30(ZL), R31(ZH)                                                    
 659               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 660               	.macro  KER_CALC_ADDR_OFF_WORD                            ;total 0.75uS @8MHz     (  6 clocks) 
 661               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 662               			LSL   R18                                         ;left shift to multiply (  1 clock ) 
 663               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 664               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 665               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 666               	.endm                                                                                          
 667               	;;=============================calculate offset addr in words end===========================;; 
 668               	
 669               	
 670               	
 671               	
 672               	
 673               	;;=========================calculate offset addr in bytes starting==========================;; 
 674               	;used registers          : R18, R30(ZL), R31(ZH)                                               
 675               	;arg registers           : R30(ZL), R31(ZH)                                                    
 676               	;return registers        : R30(ZL), R31(ZH)                                                    
 677               	;unsafe access registers : R18, R30(ZL), R31(ZH)                                               
 678               	.macro  KER_CALC_ADDR_OFF_BYTES                           ;total 0.63uS @8MHz     (  5 clocks) 
 679               	        LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 680               			ADD   ZL                 , R18                    ;add offset to array    (  1 clock ) 
 681               			LDI   R18                , 0x00                   ;clear for carry prop   (  1 clock ) 
 682               			ADC   ZH                 , R18                    ;add carry if any       (  1 clock ) 
 683               	.endm                                                                                          
 684               	;;=============================calculate offset addr in bytes end===========================;; 
 685               	
 686               	
 687               	
 688               	
 689               	
 690               	;;===============================save current task sp starting==============================;; 
 691               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 692               	;arg registers           : None                                                                
 693               	;return registers        : None                                                                
 694               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 695               	.macro  KER_SAVE_CURR_TASK_SP                             ;total 1.75uS @8MHz     ( 14 clocks) 
 696               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 697               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 698               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 699               			IN    R18                , IOSPL                  ;fetch SPL0             (  1 clock ) 
 700               			IN    R19                , IOSPH                  ;fetch SPH0             (  1 clock ) 
 701               			STD   Z+0                , R18                    ;store SPL at ZP+0      (  2 clocks) 
 702               			STD   Z+1                , R19                    ;store SPH at ZP+1      (  2 clocks) 
 703               	.endm                                                                                          
 704               	;;================================save current task sp end==================================;; 
 705               	
 706               	
 707               	
 708               	
 709               	
 710               	;;==============================load next task id starting==================================;; 
 711               	;used registers          : R18, R19                                                            
 712               	;arg registers           : None                                                                
 713               	;return registers        : None                                                                
 714               	;unsafe access registers : R18, R19                                                            
 715               	.macro  KER_LOAD_NEXT_TASK_ID                             ;total 1.63uS @8MHz     ( 13 clocks) 
 716               			LDS   R18                , KerBase+OFB_TID        ;fetch task_id          (  2 clocks) 
 717               			INC   R18                                         ;increment task_id      (  1 clock ) 
 718               			LDS   R19                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 719               		_MOD_CONT\@:                                          ;use local label                     
 720               		    CP    R18                , R19                    ;compare tid with ntask (  1 clock ) 
 721               			BRLO  _MOD_DONE\@                                 ;if tid<ntask, done     (  2 clocks) 
 722               			SUB   R18                , R19                    ;subtract ntask from tid(  1 clock ) 
 723               			RJMP  _MOD_CONT\@                                 ;go to loop start       (  2 clocks) 
 724               		_MOD_DONE\@:                                          ;use local label                     
 725               		    STS   KerBase+OFB_TID    , R18                    ;save task_id%ntask     (  2 clocks) 
 726               	.endm                                                                                          
 727               	;;=================================load next task id end====================================;; 
 728               	
 729               	
 730               	
 731               	
 732               	
 733               	;;==============================increment tick counter starting=============================;; 
 734               	;used registers          : R18, R19                                                            
 735               	;arg registers           : None                                                                
 736               	;return registers        : None                                                                
 737               	;unsafe access registers : R18, R19                                                            
 738               	.macro  KER_TICK_INCREMENT                                ;total 3.25uS @8MHz     ( 27 clocks) 
 739               	        LDI   R18                , 0x01                   ;load 1                 (  1 clock ) 
 740               			LDS   R19                , KerBase+OFB_TICK0      ;load Byte0             (  2 clocks) 
 741               			ADD   R19                , R18                    ;add 1 with current val (  1 clock ) 
 742               			STS   KerBase+OFB_TICK0  , R19                    ;set Byte0              (  2 clocks) 
 743               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 744               			LDS   R19                , KerBase+OFB_TICK1      ;load Byte1             (  2 clocks) 
 745               			ADC   R19                , R18                    ;add carry with Byte1   (  1 clock ) 
 746               			STS   KerBase+OFB_TICK1  , R19                    ;set Byte1              (  2 clocks) 
 747               			LDS   R19                , KerBase+OFB_TICK2      ;load Byte2             (  2 clocks) 
 748               			ADC   R19                , R18                    ;add carry with Byte2   (  1 clock ) 
 749               			STS   KerBase+OFB_TICK2  , R19                    ;set Byte2              (  2 clocks) 
 750               			LDS   R19                , KerBase+OFB_TICK3      ;load Byte3             (  2 clocks) 
 751               			ADC   R19                , R18                    ;add carry with Byte3   (  1 clock ) 
 752               			STS   KerBase+OFB_TICK3  , R19                    ;set Byte3              (  2 clocks) 
 753               			LDS   R19                , KerBase+OFB_TICK4      ;load Byte4             (  2 clocks) 
 754               			ADC   R19                , R18                    ;add carry with Byte4   (  1 clock ) 
 755               			STS   KerBase+OFB_TICK4  , R19                    ;set Byte4              (  2 clocks) 
 756               	.endm                                                                                          
 757               	;;=================================increment tick counter end===============================;; 
 758               	
 759               	
 760               	
 761               	
 762               	
 763               	;;==============================load task id & sp starting==================================;; 
 764               	;used registers          : R18, R19, R30(ZL), R31(ZH)                                          
 765               	;arg registers           : None                                                                
 766               	;return registers        : None                                                                
 767               	;unsafe access registers : R18, R19, R30(ZL), R31(ZH)                                          
 768               	.macro  KER_LOAD_TASK_ID_AND_SP                           ;total 1.75uS @8MHz     ( 14 clocks) 
 769               			LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
 770               			LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
 771               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 772               			LDD   R18                , Z+0                    ;load SPL at ZP         (  2 clocks) 
 773               			LDD   R19                , Z+1                    ;load SPH at ZP         (  2 clocks) 
 774               			OUT   IOSPL              , R18                    ;load SPL0              (  1 clock ) 
 775               			OUT   IOSPH              , R19                    ;load SPH0              (  1 clock ) 
 776               	.endm                                                                                          
 777               	;;=================================load task id & sp end====================================;; 
 778               	
 779               	
 780               	
 781               	
 782               	
 783               	;;================================push msp & zp starting====================================;; 
 784               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 785               	;arg registers           : None                                                                
 786               	;return registers        : None                                                                
 787               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 788               	.macro  KER_PUSH_MSP_ZP                                   ;total 2.25uS @8MHz     ( 18 clocks) 
 789               	        LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 790               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 791               			IN    R18                , IOSPL                  ;copy                   (  1 clock ) 
 792               			IN    R19                , IOSPH                  ;copy                   (  1 clock ) 
 793               			ST    X+                 , R18                    ;store main SPL         (  2 clocks) 
 794               	        ST    X+                 , R19                    ;store main SPH         (  2 clocks) 
 795               			ST    X+                 , ZL                     ;store main ZL          (  2 clocks) 
 796               			ST    X+                 , ZH                     ;store main ZH          (  2 clocks) 
 797               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 798               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 799               	.endm                                                                                          
 800               	;;===================================push msp & zp end======================================;; 
 801               	
 802               	
 803               	
 804               	
 805               	
 806               	;;=================================pop msp & zp starting====================================;; 
 807               	;used registers          : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 808               	;arg registers           : None                                                                
 809               	;return registers        : None                                                                
 810               	;unsafe access registers : R18, R19, R26(XL), R27(XH), R30(ZL), R31(ZH)                        
 811               	.macro  KER_POP_MSP_ZP                                    ;total 2.25uS @8MHz     ( 18 clocks) 
 812               			LDS   XL                 , KerSSZ+OFM_MSPI+0      ;load val low           (  2 clocks) 
 813               			LDS   XH                 , KerSSZ+OFM_MSPI+1      ;load val high          (  2 clocks) 
 814               			LD    ZH                 , -X                     ;load ZH                (  2 clocks) 
 815               			LD    ZL                 , -X                     ;load ZL                (  2 clocks) 
 816               			LD    R19                , -X                     ;load main SPH          (  2 clocks) 
 817               			LD    R18                , -X                     ;load main SPL          (  2 clocks) 
 818               			OUT   IOSPL              , R18                    ;set SPL                (  1 clock ) 
 819               			OUT   IOSPH              , R19                    ;set SPH                (  1 clock ) 
 820               			STS   KerSSZ+OFM_MSPI+0  , XL                     ;store new index        (  2 clocks) 
 821               			STS   KerSSZ+OFM_MSPI+1  , XH                     ;store new index        (  2 clocks) 
 822               	.endm                                                                                          
 823               	;;====================================pop msp & zp end======================================;; 
 824               	
 825               	
 826               	
 827               	
 828               	
 829               	;;============================sleep timeout management starting=============================;; 
 830               	;used registers          : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 831               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 832               	;return registers        : R24 (READY/BLOCKED/EXECUTING/SUSPENDED/CONS_LAT)                    
 833               	;unsafe access registers : R18, R19, R20, R24, R30(ZL), R31(ZH)                                
 834               	.macro  KER_SLP_TIME_MGNT                                 ;total 6.50uS @8MHz     ( 52 clocks) 
 835               			LDI   ZL                 , lo8(KerSchSlp)         ;fetch base pos low     (  1 clock ) 
 836               			LDI   ZH                 , hi8(KerSchSlp)         ;fetch base pos high    (  1 clock ) 
 837               			KER_CALC_ADDR_OFF_WORD                            ;calc offset            (  6 clocks) 
 838               			;fetch current value from ram, if val=0, skip decrement                                
 839               	        LDD   R18                , Z+0                    ;load val low byte      (  2 clocks) 
 840               			LDD   R19                , Z+1                    ;load val high byte     (  2 clocks) 
 841               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 842               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 843               			BREQ  _VAL_NULL\@                                 ;val=0, save sts        (  2 clocks) 
 844               	        CPI   R24                , SCH_MODE_THREAD        ;if arg=1, thread mode  (  1 clock ) 
 845               			BREQ  _VAL_NOT_NULL\@                             ;no need to dec val     (  2 clocks) 
 846               			;R19:R18 contains 16 bit sleep timer val, decrease val by 1                            
 847               			LDI   R20                , 0x01                   ;set val 1              (  1 clock ) 
 848               	        SUB   R18                , R20                    ;subtract low byte      (  1 clock ) 
 849               			LDI   R20                , 0x00                   ;clear                  (  1 clock ) 
 850               			SBC   R19                , R20                    ;subtract carry if any  (  1 clock ) 
 851               			;store new value                                                                       
 852               			STD   Z+0                , R18                    ;store low byte         (  2 clocks) 
 853               			STD   Z+1                , R19                    ;store low byte         (  2 clocks) 
 854               			MOV   R20                , R18                    ;copy                   (  1 clock ) 
 855               			OR    R20                , R19                    ;or high & low bytes    (  1 clock ) 
 856               			BRNE  _VAL_NOT_NULL\@                             ;val!=0                 (  2 clocks) 
 857               		_VAL_NULL\@:                                                                               
 858               		    ;find ram address for status                                                           
 859               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 860               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 861               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 862               			;update flag as task is ready                                                          
 863               			LDI   R24                , TASK_READY             ;set TASK_READY         (  1 clock ) 
 864               			ST    Z                  , R24                    ;update flag            (  2 clocks) 
 865               			RJMP  _EXIT_SLP_TIME\@                            ;jump to exit           (  2 clocks) 
 866               	    _VAL_NOT_NULL\@:                                                                           
 867               		    LDI   ZL                 , lo8(KerSchSts)         ;fetch base pos low     (  1 clock ) 
 868               			LDI   ZH                 , hi8(KerSchSts)         ;fetch base pos high    (  1 clock ) 
 869               	        KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
 870               		    LD    R24                , Z                      ;return sts             (  2 clocks) 
 871               	    _EXIT_SLP_TIME\@:                                                                          
 872               	.endm                                                                                          
 873               	;;============================sleep timeout management end==================================;; 
 874               	
 875               	
 876               	
 877               	
 878               	
 879               	;;============================current task priority starting================================;; 
 880               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 881               	;arg registers           : None                                                                
 882               	;return registers        : R24 (Current task priority)                                         
 883               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 884               	.macro  KER_CURR_TASK_PRIO                                ;total 1.13uS @8MHz     (  9 clocks) 
 885               			LDI    ZL                , lo8(KerSchPr)          ;load low addr          (  1 clock ) 
 886               			LDI    ZH                , hi8(KerSchPr)          ;load high addr         (  1 clock ) 
 887               			LDI    R18               , 0x00                   ;clear reg, for carry   (  1 clock ) 
 888               			LDS    R24               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 889               	        ADD    ZL                , R24                    ;add low addr           (  1 clock ) 
 890               			ADC    ZH                , R18                    ;add carry if any       (  1 clock ) 
 891               			LD     R24               , Z                      ;load current tid prio  (  2 clocks) 
 892               	.endm                                                                                          
 893               	;;==============================current task priority end===================================;; 
 894               	
 895               	
 896               	
 897               	
 898               	
 899               	;;================================run scheduler starting====================================;; 
 900               	;used registers          : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 901               	;arg registers           : R24 (SCH_MODE_HANDLER/SCH_MODE_THREAD)                              
 902               	;return registers        : None                                                                
 903               	;unsafe access registers : R18, R19, R20, R21, R24, R25, R30(ZL), R31(ZH)                      
 904               	.macro  KER_RUN_SCHEDULER                                 ;total 13.25uS @8MHz    (106 clocks) 
 905               			LDI    R18               , 0xFF                   ;set 0xff               (  1 clock ) 
 906               			STS    KerBase+OFB_LPR   , R18                    ;lowest priority        (  2 clocks) 
 907               			LDI    R18               , 0x00                   ;start from 0           (  1 clock ) 
 908               			STS    KerBase+OFB_PTID  , R18                    ;highest prio tid=0     (  2 clocks) 
 909               			MOV    R21               , R24                    ;copy sch mode          (  1 clock ) 
 910               		_KER_SCH_LOOP\@:                                                                           
 911               		    ;store task id to run from KER_DEC_SLP_TIMEOUT                                         
 912               			STS    KerBase+OFB_TID   , R18                    ;store task id          (  2 clocks) 
 913               	        ;sleep time decrement, update ready/blocked status                                     
 914               			MOV    R24               , R21                    ;restore sch mode       (  1 clock ) 
 915               			KER_SLP_TIME_MGNT                                 ;update return vars     ( 52 clocks) 
 916               	        CPI    R24               , TASK_READY             ;compare                (  1 clock ) 
 917               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if ready (  2 clocks) 
 918               			CPI    R24               , TASK_CONS_LAT          ;compare                (  1 clock ) 
 919               	        BREQ   _KER_CALC_PRIO\@                           ;calc priority if c_lat (  2 clocks) 
 920               	        RJMP   _KER_SCH_NEXT\@                            ;skip if !ready|c_lat   (  2 clocks) 
 921               		_KER_CALC_PRIO\@:                                                                          
 922               			KER_CURR_TASK_PRIO                                ;get task prio ->R24    (  9 clocks) 
 923               	        ;compare current task priority with lowest priority found so far                       
 924               			LDS    R18               , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
 925               			CP     R24               , R18                    ;compare                (  1 clock ) 
 926               			BRSH   _KER_SCH_NEXT\@                            ;if prio>=lowest prio   (  2 clocks) 
 927               			;found new lowest priority                                                             
 928               			STS    KerBase+OFB_LPR   , R24                    ;save lowest priority   (  2 clocks) 
 929               			LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 930               			STS    KerBase+OFB_PTID  , R18                    ;save lowest priority   (  2 clocks) 
 931               	                                                                                               
 932               	    _KER_SCH_NEXT\@:                                                                           
 933               		    LDS    R18               , KerBase+OFB_TID        ;load task id           (  2 clocks) 
 934               			INC    R18                                        ;increment by 1         (  1 clock ) 
 935               			LDS    R19               , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
 936               			CP     R18               , R19                    ;compare with ntask     (  2 clocks) 
 937               			BRSH   _KER_SCH_EXIT\@                            ;if task_id>=ntask      (  2 clocks) 
 938               			RJMP   _KER_SCH_LOOP\@                            ;jump to entry          (  2 clocks) 
 939               		_KER_SCH_EXIT\@:                                                                           
 940               	        LDS    R18               , KerBase+OFB_PTID       ;load high prio task id (  2 clocks) 
 941               			STS    KerBase+OFB_TID   , R18                    ;for test only          (  2 clocks) 
 942               	.endm                                                                                          
 943               	;;===================================run scheduler end======================================;; 
 944               	
 945               	
 946               	
 947               	
 948               	
 949               	;;================================calc cpu usage starting===================================;; 
 950               	;used registers          : R18, R19                                                            
 951               	;arg registers           : None                                                                
 952               	;return registers        : None                                                                
 953               	;unsafe access registers : R18, R19                                                            
 954               	.macro  KER_CPU_USAGE                                     ;total 3.25uS @8MHz     ( 26 clocks) 
 955               	        ;check if current target task is idle task or not                                      
 956               	        LDS    R18               , KerBase+OFB_TID        ;load target task_id    (  2 clocks) 
 957               			TST    R18                                        ;check if idle task     (  1 clock ) 
 958               			BREQ   _KER_USG_TICK\@                            ;task_id=idle, skip     (  2 clocks) 
 959               			LDS    R18               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 960               			INC    R18                                        ;inc active tick cnt    (  1 clock ) 
 961               			STS    KerBase+OFB_UATC  , R18                    ;store new val          (  2 clocks) 
 962               		_KER_USG_TICK\@:                                                                           
 963               			LDS    R18               , KerBase+OFB_UTC        ;load usage tick cnt    (  2 clocks) 
 964               			INC    R18                                        ;increment tick cnt     (  1 clock ) 
 965               			CPI    R18               , 100                    ;compare with 100       (  1 clock ) 
 966               			BRLO   _KER_USG_UTC_SV\@                          ;val<100, save new val  (  2 clocks) 
 967               			LDI    R18               , 0x00                   ;val>=100, roll back    (  1 clock ) 
 968               			LDS    R19               , KerBase+OFB_UATC       ;load active tick cnt   (  2 clocks) 
 969               			STS    KerBase+OFB_USAGE , R19                    ;store usage            (  2 clocks) 
 970               			LDI    R19               , 0x00                   ;clear reg              (  1 clock ) 
 971               			STS    KerBase+OFB_UATC  , R19                    ;clear active tick cnt  (  2 clocks) 
 972               		_KER_USG_UTC_SV\@:                                                                         
 973               			STS    KerBase+OFB_UTC   , R18                    ;store new val          (  2 clocks) 
 974               	.endm                                                                                          
 975               	;;===================================calc cpu usage end=====================================;; 
 976               	
 977               	
 978               	
 979               	
 980               	
 981               	;;===========================kernel disable analog domain starting==========================;; 
 982               	;used registers          : None                                                                
 983               	;arg registers           : None                                                                
 984               	;return registers        : None                                                                
 985               	;unsafe access registers : None                                                                
 986               	.macro KER_DISABLE_ANALOG_DOMAIN                          ;total 0.75uS @8MHz     ( 10 clocks) 
 987               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 988               			LDS   R18                , SRADCSRA               ;load ADCSRA            (  2 clocks) 
 989               			ANDI  R18                , 0x7F                   ;clear ADEN             (  1 clock ) 
 990               			STS   SRADCSRA           , R18                    ;set val                (  2 clocks) 
 991               			LDS   R18                , SRACSR                 ;load ACSR              (  2 clocks) 
 992               			ORI   R18                , 0x80                   ;set ACD                (  1 clock ) 
 993               			STS   SRACSR             , R18                    ;set val                (  2 clocks) 
 994               		#endif                                                                                     
 995               	.endm                                                                                          
 996               	;;=============================kernel disable analog domain end=============================;; 
 997               	
 998               	
 999               	
 1000               	
 1001               	
 1002               	;;===============================kernel sleep config starting===============================;; 
 1003               	;used registers          : R18                                                                 
 1004               	;arg registers           : None                                                                
 1005               	;return registers        : None                                                                
 1006               	;unsafe access registers : R18                                                                 
 1007               	.macro KER_SLEEP_INIT                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1008               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1009               	        #ifdef KER_SLEEP_MODE_IDLE                                                             
 1010               			LDI   R18                , 0x00                   ;set SM[2:0] val        (  1 clock ) 
 1011               			#endif                                                                                 
 1012               	                                                                                               
 1013               			#ifdef KER_SLEEP_MODE_ADC_NR                                                           
 1014               			LDI   R18                , 0x02                   ;set SM[2:0] val        (  1 clock ) 
 1015               			#endif
 1016               	                                                                                               
 1017               			#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
 1018               			LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
 1019               	        #endif                                                                                 
 1020               			                                                                                       
 1021               			#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
 1022               			LDI   R18                , 0x06                   ;set SM[2:0] val        (  1 clock ) 
 1023               			#endif                                                                                 
 1024               		                                                                                           
 1025               			STS   SRSMCR             , R18                    ;set sleep control val  (  2 clocks) 
 1026               			STS   KerBase+OFB_SLCFG  , R18                    ;save sleep control val (  2 clocks) 
 1027               		#endif                                                                                     
 1028               	.endm                                                                                          
 1029               	;;================================kernel sleep config end===================================;; 
 1030               	
 1031               	
 1032               	
 1033               	
 1034               	
 1035               	;;==============================kernel enter sleep mode starting============================;; 
 1036               	;used registers          : None                                                                
 1037               	;arg registers           : None                                                                
 1038               	;return registers        : None                                                                
 1039               	;unsafe access registers : None                                                                
 1040               	.macro KER_ENTER_SLEEP                                    ;total 0.75uS @8MHz     (  6 clocks) 
 1041               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1042               			LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1043               			ORI   R18                , 0x01                   ;set SE bit             (  1 clock ) 
 1044               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1045               			SLEEP                                             ;sleep cpu              (  1 clock ) 
 1046               		#endif                                                                                     
 1047               	.endm                                                                                          
 1048               	;;================================kernel enter sleep mode end===============================;; 
 1049               	
 1050               	
 1051               	
 1052               	
 1053               	
 1054               	;;===============================kernel exit sleep mode starting============================;; 
 1055               	;used registers          : None                                                                
 1056               	;arg registers           : None                                                                
 1057               	;return registers        : None                                                                
 1058               	;unsafe access registers : None                                                                
 1059               	.macro KER_EXIT_SLEEP                                     ;total 0.63uS @8MHz     (  5 clocks) 
 1060               	    #ifdef KER_IDLE_AS_SLEEP                                                                   
 1061               	        LDS   R18                , SRSMCR                 ;load SMCR              (  2 clocks) 
 1062               			ANDI  R18                , 0xFE                   ;clear SE bit           (  1 clock ) 
 1063               			STS   SRSMCR             , R18                    ;set val                (  2 clocks) 
 1064               		#endif                                                                                     
 1065               	.endm                                                                                          
 1066               	;;=================================kernel exit sleep mode end===============================;; 
 1067               	
 1068               	
 1069               	
 1070               	
 1071               	
 1072               	;;=================================ISR execution starting===================================;; 
 1073               	#ifdef  KER_WDT_AS_TICK_SRC                                                                    
 1074               	.global  __vector_6                                                                            
 1075               	    __vector_6:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1076               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1077               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1078               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1079               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1080               			KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 1081               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1082               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1083               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1084               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1085               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1086               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1087               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1088               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 1089               			ORI   R18                , 0x40                   ;set WDIE               (  1 clock ) 
 1090               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1091               			RETI                                              ;return from interrupt  (  4 clocks) 
 1092               	#endif                                                                                         
 1093               	
 1094               	#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
 1095               	.global  __vector_7                                                                            
 1096               	    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1097               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1098               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1099               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1100               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1101               			KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 1102               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1103               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1104               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1105               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1106               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1107               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1108               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1109               			RETI                                              ;return from interrupt  (  4 clocks) 
 1110               	.global  __vector_9                                                                            
 1111               	    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
 1112               		    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
 1113               			KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
 1114               	        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1115               			KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1116               			KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
 1117               			KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
 1118               			LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
 1119               			KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
 1120               			KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
 1121               			KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
 1122               			KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
 1123               		    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
 1124               			RETI                                              ;return from interrupt  (  4 clocks) 
 1125               	#endif                                                                                         
 1126               	
 1127               	#ifdef  KER_TIMER0_AS_TICK_SRC                                                                 
 1128               	.global  __vector_16                                                                           
 1129               	    __vector_16:                                          ;total 40.00uS @8MHz    (339 clocks) 
1130:kernel.S      **** 	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
1131:kernel.S      **** 		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
1132:kernel.S      ****         KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
1133:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
1134:kernel.S      **** 		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
1135:kernel.S      **** 		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
1136:kernel.S      **** 		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
1137:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1138:kernel.S      **** 		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
1139:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1140:kernel.S      **** 		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
1141:kernel.S      **** 	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
1142:kernel.S      **** 		RETI                                              ;return from interrupt  (  4 clocks) 
 1143               	#endif                                                                                         
 1144               	;;====================================ISR execution end=====================================;; 
 1145               	
 1146               	
 1147               	
 1148               	
 1149               	
 1150               	;;================================SysTick reg init starting=================================;; 
 1151               	;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1152               	;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
 1153               	;return registers        : None                                                                
 1154               	;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
 1155               	Kernel_Tick_Init:                                         ;total 11.50uS @8MHz    ( 92 clocks) 
1156:kernel.S      ****         CLI                                               ;disable global int     (  1 clock ) 
1157:kernel.S      **** 		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
1158:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1159               			;clear reg                                                                             
1160:kernel.S      **** 		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
 1161               			;clear tick counter                                                                    
1162:kernel.S      **** 		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
1163:kernel.S      **** 		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
1164:kernel.S      **** 		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
1165:kernel.S      **** 		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
1166:kernel.S      **** 		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
 1167               			;clear system registers                                                                
1168:kernel.S      **** 		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
1169:kernel.S      **** 		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
1170:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
1171:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
1172:kernel.S      **** 		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
1173:kernel.S      ****         STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
1174:kernel.S      **** 		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
1175:kernel.S      **** 		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
1176:kernel.S      **** 		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
 1177               			;clear all timer registers                                                             
 1178               			#ifdef KER_TIMER0_AS_TICK_SRC                                                          
1179:kernel.S      **** 		STS   SRTCCR0A           , R18                    ;clear TCCR0A           (  2 clocks) 
1180:kernel.S      **** 		STS   SRTCCR0B           , R18                    ;clear TCCR0B           (  2 clocks) 
1181:kernel.S      **** 		STS   SRTIMSK0           , R18                    ;clear TIMSK0           (  2 clocks) 
1182:kernel.S      **** 		STS   SRTIFR0            , R18                    ;clear TIFR0            (  2 clocks) 
1183:kernel.S      **** 		STS   SROCR0A            , R18                    ;clear OCR0A            (  2 clocks) 
1184:kernel.S      **** 		STS   SROCR0B            , R18                    ;clear OCR0B            (  2 clocks) 
1185:kernel.S      **** 		STS   SRTCNT0            , R18                    ;clear TCNT0            (  2 clocks) 
 1186               			#endif                                                                                 
 1187               	        #ifdef KER_WDT_AS_TICK_SRC                                                             
 1188               			WDR                                               ;reset wdt              (  1 clock ) 
 1189               			LDS   R18                , SRMCUSR                ;copy MCUSR             (  1 clock ) 
 1190               			ANDI  R18                , 0xFF & (0<<WDRF)       ;clear WDRF             (  1 clock ) 
 1191               			STS   SRMCUSR            , R18                    ;set val                (  1 clock ) 
 1192               			LDS   R18                , SRWDTCSR               ;copy WDTCSR            (  2 clocks) 
 1193               			ORI   R18                , 0x18                   ;set WDCE,WDE           (  1 clock ) 
 1194               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1195               			LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
 1196               			STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
 1197               			#endif                                                                                 
 1198               			#ifdef KER_TOSC_AS_TICK_SRC                                                            
 1199               	        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
 1200               			STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
 1201               			LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
 1202               			STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
 1203               			LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
 1204               			STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
 1205               			#endif                                                                                 
 1206               			;save values for future use                                                            
1207:kernel.S      **** 		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
1208:kernel.S      **** 		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
1209:kernel.S      ****         KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1210:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1211               	;;===================================SysTick reg init end===================================;; 
 1212               	
 1213               	
 1214               	
 1215               	
 1216               	
 1217               	;;===============================kernel task create starting================================;; 
 1218               	;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1219               	;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
 1220               	;return registers        : None                                                                
 1221               	;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
 1222               	Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
1223:kernel.S      ****         KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1224               			;set priority to KerSchPr+task_id                                                      
1225:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1226:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1227:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1228:kernel.S      **** 		ST    Z                  , R22                    ;save priority          (  2 clocks) 
 1229               			;set task status to KerSchSts+task_id                                                  
1230:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1231:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1232:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
1233:kernel.S      **** 		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
1234:kernel.S      **** 		ST    Z                  , R18                    ;save status            (  2 clocks) 
 1235               			;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
1236:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1237:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1238:kernel.S      **** 		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
1239:kernel.S      **** 		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
1240:kernel.S      **** 		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
1241:kernel.S      **** 		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
1242:kernel.S      **** 		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
1243:kernel.S      **** 		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
1244:kernel.S      **** 		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
1245:kernel.S      **** 		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
1246:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1247:kernel.S      **** 		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
1248:kernel.S      **** 		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
1249:kernel.S      ****         OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
 1250               			;function argument directly returns word address                                       
1251:kernel.S      **** 	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
1252:kernel.S      **** 		PUSH  R25                                         ;push word addr high    (  2 clocks) 
 1253               			;push context to stack of this task                                                    
1254:kernel.S      **** 		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
 1255               			;read stack pointer of current task (necessary when restore)                           
1256:kernel.S      **** 		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
1257:kernel.S      ****         IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
 1258               			;calculate the address where current task's SP will be stored and store SP             
1259:kernel.S      **** 		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1260:kernel.S      **** 		LSL   R20                                         ;left shift to multiply (  1 clock ) 
1261:kernel.S      **** 		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
1262:kernel.S      **** 		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
1263:kernel.S      **** 		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
1264:kernel.S      **** 		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
1265:kernel.S      **** 		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
1266:kernel.S      **** 		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
1267:kernel.S      **** 		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
 1268               			;increment task_id                                                                     
1269:kernel.S      **** 		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
1270:kernel.S      **** 		INC   R18                                         ;increment task_id      (  1 clock ) 
1271:kernel.S      **** 		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
 1272               			;increment ntask                                                                       
1273:kernel.S      **** 		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
1274:kernel.S      **** 		INC   R18                                         ;increment ntask        (  1 clock ) 
1275:kernel.S      **** 		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
1276:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
1277:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1278               	;;==================================kernel task create end==================================;; 
 1279               	
 1280               	
 1281               	
 1282               	
 1283               	
 1284               	;;=================================kernel start tasks starting==============================;; 
 1285               	;used registers          : R0~R31                                                              
 1286               	;arg registers           : None                                                                
 1287               	;return registers        : None                                                                
 1288               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1289               	Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
1290:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1291:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1292:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1293:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
 1294               			;config timer for system tick                                                          
1295:kernel.S      **** 		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
 1296               			;execute return to jump to highest priority task                                       
1297:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1298               	;;==================================kernel start tasks end==================================;; 
 1299               	
 1300               	
 1301               	
 1302               	
 1303               	
 1304               	;;===================================kernel init starting===================================;; 
 1305               	;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1306               	;arg registers           : None                                                                
 1307               	;return registers        : None                                                                
 1308               	;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
 1309               	Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
1310:kernel.S      **** 		CLR   R1                                          ;gcc expects            (  1 clock ) 
 1311               	        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
1312:kernel.S      **** 		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
1313:kernel.S      **** 		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
1314:kernel.S      ****         STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
1315:kernel.S      **** 		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
1316:kernel.S      **** 		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
 1317               			;init timer for kernel                                                                 
1318:kernel.S      **** 		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
1319:kernel.S      **** 		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
1320:kernel.S      **** 		CALL  Kernel_Tick_Init                            ;init timer             ( 92 clocks) 
 1321               			;create idle task at task_id 0, priority 0xFF (lowest)                                 
1322:kernel.S      **** 		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
1323:kernel.S      **** 		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
1324:kernel.S      **** 		LSR   R25                                         ;right shift to divide  (  1 clock ) 
1325:kernel.S      **** 		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
1326:kernel.S      **** 		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
1327:kernel.S      **** 		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
1328:kernel.S      **** 		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
 1329               			;execute return to jump to task0, pushed while task init                               
1330:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1331               	;;======================================kernel init end=====================================;; 
 1332               	
 1333               	
 1334               	
 1335               	
 1336               	
 1337               	;;=================================kernel idle task starting================================;; 
 1338               	;used registers          : None                                                                
 1339               	;arg registers           : None                                                                
 1340               	;return registers        : None                                                                
 1341               	;unsafe access registers : None                                                                
 1342               	Kernel_Task_Idle:                                                                              
1343:kernel.S      **** 	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
 1344               	    _IDLE_LOOP:                                           ;forever loop                        
1345:kernel.S      **** 	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
 1346               			#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
 1347               			CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
 1348               			#endif                                                                                 
1349:kernel.S      **** 	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
1350:kernel.S      **** 		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
 1351               	;;==================================kernel idle task end====================================;; 
 1352               	
 1353               	
 1354               	
 1355               	
 1356               	
 1357               	;;================================kernel task sleep starting================================;; 
 1358               	;used registers          : R0~R31                                                              
 1359               	;arg registers           : R25:R24(SleepTime)                                                  
 1360               	;return registers        : None                                                                
 1361               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1362               	Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
 1363               	        ;save current context                                                                  
1364:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1365:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1366               			;create next task wakeup time (args R25:R24)                                           
1367:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1368:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1369:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1370:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1371:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1372               			;update task scheduler status as blocked                                               
1373:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1374:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1375:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1376:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
1377:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1378               			;run scheduler, load next task sp, restore context                                     
1379:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1380:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1381:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1382:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1383:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1384               	;;=================================kernel task sleep end====================================;; 
 1385               	
 1386               	
 1387               	
 1388               	
 1389               	
 1390               	;;========================kernel task constant latency starting=============================;; 
 1391               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1392               	;arg registers           : R25:R24(SleepTime)                                                  
 1393               	;return registers        : None                                                                
 1394               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1395               	Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
 1396               			;create next task wakeup time (args R25:R24)                                           
1397:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1398:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1399:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1400:kernel.S      **** 		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
1401:kernel.S      **** 		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
1402:kernel.S      **** 		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
 1403               			;update task scheduler status as constant latency                                      
1404:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1405:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1406:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1407:kernel.S      ****         LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
1408:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
1409:kernel.S      **** 		SEI                                               ;enable interrupt       (  1 clock ) 
1410:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1411               	;;=============================kernel task constant latency end=============================;; 
 1412               	
 1413               	
 1414               	
 1415               	
 1416               	
 1417               	;;=======================kernel task constant latency sleep starting========================;; 
 1418               	;used registers          : R0~R31                                                              
 1419               	;arg registers           : R25:R24(SleepTime)                                                  
 1420               	;return registers        : None                                                                
 1421               	;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
 1422               	Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
 1423               			;save current context                                                                  
1424:kernel.S      ****         KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
1425:kernel.S      **** 		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
 1426               			;update task scheduler status as blocked                                               
1427:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1428:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1429:kernel.S      **** 		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
1430:kernel.S      ****         LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
1431:kernel.S      **** 		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
 1432               			;run scheduler, load next task sp, restore context                                     
1433:kernel.S      **** 		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
1434:kernel.S      **** 		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
1435:kernel.S      **** 		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
1436:kernel.S      **** 		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
1437:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1438               	;;=============================kernel task constant latency end=============================;; 
 1439               	
 1440               	
 1441               	
 1442               	
 1443               	
 1444               	;;=========================kernel call func before sleep starting===========================;; 
 1445               	;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
 1446               	;arg registers           : R25:R24(FunctionPtr)                                                
 1447               	;return registers        : None                                                                
 1448               	;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
 1449               	Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
1450:kernel.S      ****         MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
1451:kernel.S      **** 		ICALL                                             ;indirect call          (  3 clocks) 
1452:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1453               	;;============================kernel call func before sleep end=============================;; 
 1454               	
 1455               	
 1456               	
 1457               	
 1458               	
 1459               	;;========================kernel main clock prescaler set starting==========================;; 
 1460               	;used registers          : R18, R24                                                            
 1461               	;arg registers           : R24(prescaler reg val)                                              
 1462               	;return registers        : None                                                                
 1463               	;unsafe access registers : R18, R24                                                            
 1464               	Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
1465:kernel.S      ****         LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
1466:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock )
1467:kernel.S      **** 		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
1468:kernel.S      **** 		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
1469:kernel.S      **** 		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
1470:kernel.S      ****         STS   SRSREG             , R18                    ;store val              (  2 clocks) 
1471:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1472               	;;==========================kernel main clock prescaler set end=============================;; 
 1473               	
 1474               	
 1475               	
 1476               	
 1477               	
 1478               	;;===========================kernel task sleep time get starting============================;; 
 1479               	;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1480               	;arg registers           : R24(TaskID)                                                         
 1481               	;return registers        : R25:R24(SleepTime)                                                  
 1482               	;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
 1483               	Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
1484:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1485:kernel.S      **** 		LSL   R18                                         ;x2                     (  1 clock ) 
1486:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
1487:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
1488:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1489:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1490:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1491:kernel.S      **** 		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
1492:kernel.S      **** 		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
1493:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1494               	;;==============================kernel task sleep time get end==============================;; 
 1495               	
 1496               	
 1497               	
 1498               	
 1499               	
 1500               	;;==============================kernel task status get starting=============================;; 
 1501               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1502               	;arg registers           : R24(TaskID)                                                         
 1503               	;return registers        : R24(TaskSts)                                                        
 1504               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1505               	Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
1506:kernel.S      **** 		MOV   R18                , R24                    ;copy                   (  1 clock ) 
1507:kernel.S      **** 		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
1508:kernel.S      **** 		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
1509:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1510:kernel.S      **** 		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
1511:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1512:kernel.S      **** 		LD    R24                , Z                      ;load task status       (  2 clocks) 
1513:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1514               	;;================================kernel task status get end================================;; 
 1515               	
 1516               	
 1517               	
 1518               	
 1519               	
 1520               	;;================================kernel ntask get starting=================================;; 
 1521               	;used registers          : R24                                                                 
 1522               	;arg registers           : None                                                                
 1523               	;return registers        : R24(NTask)                                                          
 1524               	;unsafe access registers : R24                                                                 
 1525               	Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
1526:kernel.S      **** 		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
1527:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1528               	;;===================================kernel ntask get end===================================;; 
 1529               	
 1530               	
 1531               	
 1532               	
 1533               	
 1534               	;;=============================kernel task priority get starting============================;; 
 1535               	;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
 1536               	;arg registers           : R24(TaskID)                                                         
 1537               	;return registers        : R24(TaskPriority)                                                   
 1538               	;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
 1539               	Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
 1540               			;get priority of the task id, arg (task_id->R24), return R24                           
1541:kernel.S      **** 		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
1542:kernel.S      **** 		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
1543:kernel.S      **** 		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
1544:kernel.S      **** 		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
1545:kernel.S      **** 		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
1546:kernel.S      **** 		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
1547:kernel.S      **** 		LD    R24                , Z                      ;load priority          (  2 clocks) 
1548:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1549               	;;================================kernel task priority get end==============================;; 
 1550               	
 1551               	
 1552               	
 1553               	
 1554               	
 1555               	;;============================kernel lowest priority get starting===========================;; 
 1556               	;used registers          : R24                                                                 
 1557               	;arg registers           : None                                                                
 1558               	;return registers        : R24(LowestPriorityVal)                                              
 1559               	;unsafe access registers : R24                                                                 
 1560               	Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
1561:kernel.S      **** 		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
1562:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1563               	;;===============================kernel lowest priority get end=============================;; 
 1564               	
 1565               	
 1566               	
 1567               	
 1568               	
 1569               	;;===========================kernel high priority task id starting==========================;; 
 1570               	;used registers          : R24                                                                 
 1571               	;arg registers           : None                                                                
 1572               	;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
 1573               	;unsafe access registers : R24                                                                 
 1574               	Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
1575:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1576:kernel.S      **** 		DEC   R24                                         ;decrement by 1         (  1 clock ) 
1577:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1578               	;;==============================kernel high priority task id end============================;; 
 1579               	
 1580               	
 1581               	
 1582               	
 1583               	
 1584               	;;=========================kernel abs high priority task id starting========================;; 
 1585               	;used registers          : R24                                                                 
 1586               	;arg registers           : None                                                                
 1587               	;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
 1588               	;unsafe access registers : R24                                                                 
 1589               	Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
1590:kernel.S      **** 		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
1591:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1592               	;;============================kernel abs high priority task id end==========================;; 
 1593               	
 1594               	
 1595               	
 1596               	
 1597               	
 1598               	;;================================kernel cpu usage get starting=============================;; 
 1599               	;used registers          : R24                                                                 
 1600               	;arg registers           : None                                                                
 1601               	;return registers        : R24(CurrentCpuUsage)->In percentage                                 
 1602               	;unsafe access registers : R24                                                                 
 1603               	Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
 1604               			;get cpu usage, return R24                                                             
1605:kernel.S      **** 		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
1606:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1607               	;;==================================kernel cpu usage get end================================;; 
 1608               	
 1609               	
 1610               	
 1611               	
 1612               	
 1613               	;;=================================kernel tick val get starting=============================;; 
 1614               	;used registers          : R22, R23, R24, R25                                                  
 1615               	;arg registers           : None                                                                
 1616               	;return registers        : R25:R22(TickVal)                                                    
 1617               	;unsafe access registers : R22, R23, R24, R25                                                  
 1618               	Kernel_Tick_Val_Get:                                      ;total 0.75uS @8MHz     (  6 clocks) 
1619:kernel.S      ****         IN    R18                , IOSREG                 ;save SREG              (  1 clock ) 
1620:kernel.S      **** 		CLI                                               ;disable interrupt      (  1 clock ) 
1621:kernel.S      **** 		LDS   R22                , KerBase+OFB_TICK0      ;load tick count        (  2 clocks) 
1622:kernel.S      **** 		LDS   R23                , KerBase+OFB_TICK1      ;load tick count        (  2 clocks) 
1623:kernel.S      **** 		LDS   R24                , KerBase+OFB_TICK2      ;load tick count        (  2 clocks) 
1624:kernel.S      **** 		LDS   R25                , KerBase+OFB_TICK3      ;load tick count        (  2 clocks) 
1625:kernel.S      **** 		OUT   IOSREG             , R18                    ;restore SREG           (  1 clock ) 
1626:kernel.S      **** 		RET                                               ;return from subroutine (  4 clocks) 
 1627               	;;===================================kernel tick val get end================================;; 
DEFINED SYMBOLS
            kernel.S:20     *ABS*:000003e8 KER_TR
            kernel.S:21     *ABS*:00000003 KER_PRS
            kernel.S:22     *ABS*:00000082 KER_RLD
            kernel.S:23     *ABS*:00000080 KER_STK_SZ
            kernel.S:24     *ABS*:0000000a KER_MX_NTSK
            kernel.S:32     *ABS*:00000000 OFB_TICK0
            kernel.S:33     *ABS*:00000001 OFB_TICK1
            kernel.S:34     *ABS*:00000002 OFB_TICK2
            kernel.S:35     *ABS*:00000003 OFB_TICK3
            kernel.S:36     *ABS*:00000004 OFB_TICK4
            kernel.S:37     *ABS*:00000005 OFB_PRS
            kernel.S:38     *ABS*:00000006 OFB_RLD
            kernel.S:39     *ABS*:00000007 OFB_TID
            kernel.S:40     *ABS*:00000008 OFB_NTSK
            kernel.S:41     *ABS*:00000009 OFB_LPR
            kernel.S:42     *ABS*:0000000a OFB_PTID
            kernel.S:43     *ABS*:0000000b OFB_UTC
            kernel.S:44     *ABS*:0000000c OFB_UATC
            kernel.S:45     *ABS*:0000000d OFB_USAGE
            kernel.S:46     *ABS*:0000000e OFB_SLCFG
            kernel.S:47     *ABS*:00000000 OFM_MSPI
            kernel.S:48     *ABS*:00000002 OFM_MSPS
            kernel.S:56     *ABS*:00000000 TASK_BLOCKED
            kernel.S:57     *ABS*:00000001 TASK_READY
            kernel.S:58     *ABS*:00000002 TASK_EXECUTING
            kernel.S:59     *ABS*:00000003 TASK_SUSPENDED
            kernel.S:60     *ABS*:00000004 TASK_CONS_LAT
            kernel.S:61     *ABS*:00000000 SCH_MODE_HANDLER
            kernel.S:62     *ABS*:00000001 SCH_MODE_THREAD
            kernel.S:71     *ABS*:000000b6 SRASSR
            kernel.S:72     *ABS*:000000b4 SROCR2B
            kernel.S:73     *ABS*:000000b3 SROCR2A
            kernel.S:74     *ABS*:000000b2 SRTCNT2
            kernel.S:75     *ABS*:000000b1 SRTCCR2B
            kernel.S:76     *ABS*:000000b0 SRTCCR2A
            kernel.S:77     *ABS*:0000007c SRADMUX
            kernel.S:78     *ABS*:0000007b SRADCSRB
            kernel.S:79     *ABS*:0000007a SRADCSRA
            kernel.S:80     *ABS*:00000070 SRTIMSK2
            kernel.S:81     *ABS*:0000006f SRTIMSK1
            kernel.S:82     *ABS*:0000006e SRTIMSK0
            kernel.S:83     *ABS*:00000061 SRCLKPR
            kernel.S:84     *ABS*:00000060 SRWDTCSR
            kernel.S:85     *ABS*:0000005f SRSREG
            kernel.S:86     *ABS*:0000005e SRSPH
            kernel.S:87     *ABS*:0000005d SRSPL
            kernel.S:88     *ABS*:00000055 SRMCUCR
            kernel.S:89     *ABS*:00000054 SRMCUSR
            kernel.S:90     *ABS*:00000053 SRSMCR
            kernel.S:91     *ABS*:00000050 SRACSR
            kernel.S:92     *ABS*:00000048 SROCR0B
            kernel.S:93     *ABS*:00000047 SROCR0A
            kernel.S:94     *ABS*:00000046 SRTCNT0
            kernel.S:95     *ABS*:00000045 SRTCCR0B
            kernel.S:96     *ABS*:00000044 SRTCCR0A
            kernel.S:97     *ABS*:00000037 SRTIFR2
            kernel.S:98     *ABS*:00000036 SRTIFR1
            kernel.S:99     *ABS*:00000035 SRTIFR0
            kernel.S:101    *ABS*:0000003f IOSREG
            kernel.S:102    *ABS*:0000003e IOSPH
            kernel.S:103    *ABS*:0000003d IOSPL
            kernel.S:104    *ABS*:00000035 IOMCUCR
            kernel.S:105    *ABS*:00000034 IOMCUSR
            kernel.S:106    *ABS*:00000033 IOSMCR
            kernel.S:107    *ABS*:00000028 IOOCR0B
            kernel.S:108    *ABS*:00000027 IOOCR0A
            kernel.S:109    *ABS*:00000026 IOTCNT0
            kernel.S:110    *ABS*:00000025 IOTCCR0B
            kernel.S:111    *ABS*:00000024 IOTCCR0A
            kernel.S:112    *ABS*:00000017 IOTIFR2
            kernel.S:113    *ABS*:00000016 IOTIFR1
            kernel.S:114    *ABS*:00000015 IOTIFR0
            kernel.S:144    .bss:00000000 KerBase
            kernel.S:147    .bss:00000010 KerPSP
            kernel.S:150    .bss:00000024 KerSSZ
            kernel.S:153    .bss:00000032 KerSchSts
            kernel.S:156    .bss:0000003c KerSchPr
            kernel.S:159    .bss:00000046 KerSchSlp
            kernel.S:162    .bss:0000005a KerStack
            kernel.S:1155   .text:000001e4 Kernel_Tick_Init
            kernel.S:1222   .text:0000027e Kernel_Task_Create
            kernel.S:1289   .text:0000036e Kernel_Start_Tasks
            kernel.S:1309   .text:00000496 Kernel_Init
            kernel.S:1342   .text:000004f4 Kernel_Task_Idle
            kernel.S:1362   .text:00000522 Kernel_Task_Sleep
            kernel.S:1395   .text:000006b8 Kernel_Task_Constant_Latency
            kernel.S:1422   .text:000006e4 Kernel_Task_Constant_Latency_Sleep
            kernel.S:1449   .text:00000866 Kernel_PreSleep_Hook
            kernel.S:1464   .text:0000086c Kernel_Clock_Prescale
            kernel.S:1483   .text:00000882 Kernel_Task_Sleep_Time_Get
            kernel.S:1505   .text:00000896 Kernel_Task_Status_Get
            kernel.S:1525   .text:000008a6 Kernel_NTask_Get
            kernel.S:1539   .text:000008ac Kernel_Task_Prio_Get
            kernel.S:1560   .text:000008bc Kernel_Lowest_Prio_Get
            kernel.S:1574   .text:000008c2 Kernel_High_Prio_Task_ID_Get
            kernel.S:1589   .text:000008ca Kernel_Abs_High_Prio_Task_ID_Get
            kernel.S:1603   .text:000008d0 Kernel_CPU_Usage_Get
            kernel.S:1618   .text:000008d6 Kernel_Tick_Val_Get
            kernel.S:1129   .text:00000000 __vector_16
            kernel.S:1137   .text:000000b6 _KER_SCH_LOOP9
            kernel.S:1137   .text:000000ec _VAL_NULL10
            kernel.S:1137   .text:00000100 _VAL_NOT_NULL10
            kernel.S:1137   .text:00000110 _EXIT_SLP_TIME10
            kernel.S:1137   .text:0000011a _KER_CALC_PRIO9
            kernel.S:1137   .text:0000013e _KER_SCH_NEXT9
            kernel.S:1137   .text:0000014e _KER_SCH_EXIT9
            kernel.S:1138   .text:00000168 _KER_USG_TICK15
            kernel.S:1138   .text:00000182 _KER_USG_UTC_SV15
            kernel.S:1291   .text:0000037e _KER_SCH_LOOP32
            kernel.S:1291   .text:000003b4 _VAL_NULL33
            kernel.S:1291   .text:000003c8 _VAL_NOT_NULL33
            kernel.S:1291   .text:000003d8 _EXIT_SLP_TIME33
            kernel.S:1291   .text:000003e2 _KER_CALC_PRIO32
            kernel.S:1291   .text:00000406 _KER_SCH_NEXT32
            kernel.S:1291   .text:00000416 _KER_SCH_EXIT32
            kernel.S:1344   .text:000004fe _IDLE_LOOP
            kernel.S:1380   .text:000005b8 _KER_SCH_LOOP56
            kernel.S:1380   .text:000005ee _VAL_NULL57
            kernel.S:1380   .text:00000602 _VAL_NOT_NULL57
            kernel.S:1380   .text:00000612 _EXIT_SLP_TIME57
            kernel.S:1380   .text:0000061c _KER_CALC_PRIO56
            kernel.S:1380   .text:00000640 _KER_SCH_NEXT56
            kernel.S:1380   .text:00000650 _KER_SCH_EXIT56
            kernel.S:1434   .text:00000766 _KER_SCH_LOOP75
            kernel.S:1434   .text:0000079c _VAL_NULL76
            kernel.S:1434   .text:000007b0 _VAL_NOT_NULL76
            kernel.S:1434   .text:000007c0 _EXIT_SLP_TIME76
            kernel.S:1434   .text:000007ca _KER_CALC_PRIO75
            kernel.S:1434   .text:000007ee _KER_SCH_NEXT75
            kernel.S:1434   .text:000007fe _KER_SCH_EXIT75

UNDEFINED SYMBOLS
Kernel_Tick_Val_Safely_Get
