INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hsync
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 11 bits [C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartB.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_2/new/PartB_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartB_tb
