[
	{
		"original_line": "real Q_del;", 
		"bug_line": "real Q_del",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "   V(VCO) <+ idt( theta,0 ) / 1e-12;", 
		"bug_line": "   V(VCO) <+ idt( theta;0 ) / 1e-12;",
		"error_description": "Replaced comma with semicolon in function argument list, causing invalid argument separator syntax"
	},
	{
		"original_line": "electrical I_in;", 
		"bug_line": "electrical I_in",
		"error_description": "Missing semicolon at the end of the discipline declaration for I_in."
	},
	{
		"original_line": "   for(i=0;i<num_of_bins;i=i+1) begin", 
		"bug_line": "   for(i=0;i<num_of_bins i=i+1) begin",
		"error_description": "Missing semicolon between loop condition and increment expression"
	},
	{
		"original_line": "real accum_ref_rms;", 
		"bug_line": "real accum_ref_rms",
		"error_description": "Missing semicolon at the end of the variable declaration statement. VerilogA requires semicolons to terminate declaration statements."
	},
	{
		"original_line": "real  down_time;", 
		"bug_line": "real  down_time",
		"error_description": "Missing semicolon at the end of the declaration"
	},
	{
		"original_line": "  and reference signal.", 
		"bug_line": "  and reference signal;",
		"error_description": "Replaced period with semicolon, creating an unterminated string in the multi-line comment since the comment continues after this line without proper termination."
	},
	{
		"original_line": "real I_rv;", 
		"bug_line": "real I_rv",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "        real ii, qq;", 
		"bug_line": "        reel ii, qq;",
		"error_description": "Misspelled keyword 'reel' instead of 'real', which is an invalid data type declaration in VerilogA"
	},
	{
		"original_line": "   V(I_scatter) <+ ii;", 
		"bug_line": "   V(I_scatter) <+ ii",
		"error_description": "Missing semicolon at the end of the contribution statement, causing unterminated analog operator error"
	},
	{
		"original_line": "  is the complex difference between the (I,Q) signal", 
		"bug_line": "  is the complex difference between the (I,Q) signal */",
		"error_description": "Prematurely terminates the block comment with '*/', causing subsequent lines (40-94) to be uncommented and parsed as invalid VerilogA code."
	},
	{
		"original_line": "   output eye_count_hist;", 
		"bug_line": "   output eye_count_hist",
		"error_description": "Missing semicolon at end of port declaration statement"
	},
	{
		"original_line": "real phase, out;", 
		"bug_line": "real phase out;",
		"error_description": "Missing comma between variable declarations. VerilogA requires commas to separate multiple variables declared in a single statement."
	},
	{
		"original_line": "analog function real funtheta;", 
		"bug_line": "analog functon real funtheta;",
		"error_description": "Misspelled keyword 'function' as 'functon'"
	},
	{
		"original_line": "   @(timer(I_del, symbol_period)) begin", 
		"bug_line": "   @(timer(I_del symbol_period)) begin",
		"error_description": "Missing comma between function arguments in timer call"
	},
	{
		"original_line": "`define PI      3.14159265358979323846264338327950288419716939937511", 
		"bug_line": "define PI      3.14159265358979323846264338327950288419716939937511",
		"error_description": "Missing backtick ` before define directive, causing invalid compiler directive syntax"
	},
	{
		"original_line": "real theta, theta_ref;", 
		"bug_line": "real theta theta_ref;",
		"error_description": "Missing comma between variable declarations causes syntax error - variables must be separated by commas in multi-variable declarations"
	},
	{
		"original_line": "  of the rms magnitude of the reference vector. Error", 
		"bug_line": "  of the rms magnitude of the reference vector. Erro",
		"error_description": "Removed the 'r' from 'Error', creating an unterminated multi-line comment. The missing 'r' leaves the word 'Erro' which is not a valid Verilog keyword, causing the compiler to fail when parsing the subsequent comment text as code."
	},
	{
		"original_line": "        eye = V(I_in);", 
		"bug_line": "        eye = V(I_in)",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements in analog blocks to be terminated with semicolons."
	},
	{
		"original_line": "blank = 0;", 
		"bug_line": "blank = 0",
		"error_description": "Missing semicolon at statement termination"
	}
]