Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto f77ade5ebd364ae5bfef5888f5ddbce5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_0 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_pipeline_por_pasos_behav xil_defaultlib.test_pipeline_por_pasos xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 14 for port InputA [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:75]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 14 for port InputB [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:76]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 14 for port Out [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v:78]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port Mem_FLAGS [E:/Facultad/Arquitectura de Computadoras/Practicos Vivado/tp_final_pipeline/tp_final_pipeline.srcs/sources_1/new/pipeline.v:395]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
