Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Mon Nov 10 23:47:49 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.787ns  (logic 0.267ns (3.934%)  route 6.520ns (96.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.473     6.830    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[23]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.267ns (3.935%)  route 6.518ns (96.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.471     6.828    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[25]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.267ns (3.939%)  route 6.511ns (96.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.464     6.821    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/A[15]
    DSP48E2_X9Y35        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/CLK
    DSP48E2_X9Y35        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y35        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_208_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -6.821    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[24]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 0.267ns (3.946%)  route 6.500ns (96.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.453     6.810    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[24]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[24])
                                                     -0.531     9.489    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.489    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  2.679    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[26]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.713ns  (logic 0.267ns (3.977%)  route 6.446ns (96.023%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.399     6.756    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[26]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[26])
                                                     -0.538     9.482    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.482    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.267ns (3.985%)  route 6.433ns (96.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.386     6.743    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/A[23]
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/CLK
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[23])
                                                     -0.541     9.479    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.479    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/A[25]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.699ns  (logic 0.267ns (3.986%)  route 6.432ns (96.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.385     6.742    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/A[25]
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/CLK
    DSP48E2_X9Y36        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y36        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[25])
                                                     -0.540     9.480    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_207_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.480    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.267ns (3.985%)  route 6.433ns (96.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.386     6.743    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[27]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.534     9.486    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.486    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.267ns (4.005%)  route 6.399ns (95.995%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.352     6.709    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/A[28]
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/CLK
    DSP48E2_X9Y34        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y34        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.557     9.463    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_209_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/DSP_A_B_DATA_INST/A[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 0.267ns (3.990%)  route 6.425ns (96.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.055ns = ( 10.055 - 10.000 ) 
    Source Clock Delay      (SCD):    0.043ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.043     0.043    bd_0_i/hls_inst/inst/regslice_both_input_r_U/ap_clk
    SLICE_X37Y221        FDSE                                         r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y221        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.114     0.157 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/FSM_sequential_state_reg[0]/Q
                         net (fo=285, routed)         1.047     1.204    bd_0_i/hls_inst/inst/regslice_both_input_r_U/state__0[0]
    SLICE_X33Y199        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.153     1.357 r  bd_0_i/hls_inst/inst/regslice_both_input_r_U/p_ZL10H_accu_FIR_107_reg_i_3/O
                         net (fo=3122, routed)        5.378     6.735    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/A[15]
    DSP48E2_X9Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/DSP_A_B_DATA_INST/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4946, unset)         0.055    10.055    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/CLK
    DSP48E2_X9Y37        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.055    
                         clock uncertainty           -0.035    10.020    
    DSP48E2_X9Y37        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[15])
                                                     -0.526     9.494    bd_0_i/hls_inst/inst/p_0_FIR_filter_fu_827/p_ZL10H_accu_FIR_206_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.494    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  2.759    




