#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec  7 23:21:59 2017
# Process ID: 28181
# Current directory: /home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1
# Command line: vivado -log conv2_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv2_controller.tcl
# Log file: /home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/conv2_controller.vds
# Journal file: /home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source conv2_controller.tcl -notrace
Command: synth_design -top conv2_controller -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28198 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1214.547 ; gain = 68.000 ; free physical = 3568 ; free virtual = 46532
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'conv2_controller' [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element o_counter_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'conv2_controller' (1#1) [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:62]
WARNING: [Synth 8-3331] design conv2_controller has unconnected port x_fifo_prog_full
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1255.047 ; gain = 108.500 ; free physical = 3575 ; free virtual = 46540
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1255.047 ; gain = 108.500 ; free physical = 3576 ; free virtual = 46541
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==xbip_multadd_0 || ORIG_REF_NAME==xbip_multadd_0}'. [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==filter_rom || ORIG_REF_NAME==filter_rom}'. [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.500 ; gain = 0.000 ; free physical = 3315 ; free virtual = 46286
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3454 ; free virtual = 46426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3454 ; free virtual = 46426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3456 ; free virtual = 46428
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:79]
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "mac_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wc_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter3" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "actual_dot_valid_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "counter5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "h_fifo_rden_assert" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_mux" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "curr_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element counter3_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:214]
WARNING: [Synth 8-6014] Unused sequential element counter6_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:79]
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
                 iSTATE5 |                              101 |                             0110
                 iSTATE4 |                              110 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'conv2_controller'
WARNING: [Synth 8-6014] Unused sequential element curr_state_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3444 ; free virtual = 46415
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module conv2_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	   7 Input     32 Bit        Muxes := 5     
	   7 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
	   7 Input      1 Bit        Muxes := 26    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter5" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "wc_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "w_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ctr_rst" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "filter_input_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "O170" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_fifo_rden_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "h_mux" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "actual_dot_valid_assert" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter6_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:357]
WARNING: [Synth 8-6014] Unused sequential element counter3_reg was removed.  [/home/nezin/Documents/Maia/vhdl/source/conv2_controller.vhd:214]
WARNING: [Synth 8-3917] design conv2_controller has port state[3] driven by constant 0
WARNING: [Synth 8-3331] design conv2_controller has unconnected port x_fifo_prog_full
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\prev_state_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[31]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[30]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[29]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[28]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[27]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[26]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[25]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[24]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[23]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[22]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[21]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[20]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[19]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[18]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[17]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[16]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[15]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[14]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[13]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[12]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (ram_counter_reg[11]) is unused and will be removed from module conv2_controller.
WARNING: [Synth 8-3332] Sequential element (prev_state_reg[3]) is unused and will be removed from module conv2_controller.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3436 ; free virtual = 46407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3326 ; free virtual = 46295
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3325 ; free virtual = 46295
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3322 ; free virtual = 46291
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3320 ; free virtual = 46289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3320 ; free virtual = 46289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3320 ; free virtual = 46289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3320 ; free virtual = 46289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3321 ; free virtual = 46290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3321 ; free virtual = 46290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    81|
|3     |LUT1   |   231|
|4     |LUT2   |    85|
|5     |LUT3   |    33|
|6     |LUT4   |    38|
|7     |LUT5   |    56|
|8     |LUT6   |    97|
|9     |FDRE   |   267|
|10    |IBUF   |    12|
|11    |OBUF   |    30|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   931|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3321 ; free virtual = 46291
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1656.500 ; gain = 108.500 ; free physical = 3375 ; free virtual = 46345
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1656.500 ; gain = 509.953 ; free physical = 3375 ; free virtual = 46345
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

62 Infos, 36 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1665.516 ; gain = 539.551 ; free physical = 3345 ; free virtual = 46315
INFO: [Common 17-1381] The checkpoint '/home/nezin/Documents/ECE395A/vhdl/conv_2_controller/conv_2_controller.runs/synth_1/conv2_controller.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1689.527 ; gain = 0.000 ; free physical = 3343 ; free virtual = 46313
INFO: [Common 17-206] Exiting Vivado at Thu Dec  7 23:22:37 2017...
