<?xml version="1.0" encoding="utf-8"?>
<cil name="fpga" version="1.0">
  <element_lib>
    <element name="MUX2TO1">
      <path id="0" from="IN0" to="OUT">
        <sram name="P0" value="0"/>
        <sram name="P1" value="1"/>
      </path>
      <path id="1" from="IN1" to="OUT">
        <sram name="P0" value="1"/>
        <sram name="P1" value="0"/>
      </path>
    </element>
    <element name="MUX2TO1_2">
      <path id="0" from="IN0" to="OUT">
        <sram name="P0" value="0"/>
        <sram name="P1" value="1"/>
      </path>
      <path id="1" from="IN1" to="OUT">
        <sram name="P0" value="1"/>
        <sram name="P1" value="0"/>
      </path>
    </element>
  </element_lib>
  <grm_lib>
    <grm name="GRM_INT">
      <pip from="A" to="B" inst="XI1" ref="MUX2TO1" path="0"/>
      <pip from="C" to="D" inst="XI1" ref="MUX2TO1" path="1"/>
    </grm>
  </grm_lib>
  <site_lib>
    <site name="SLICEL">
      <attribute name="BXINV">
        <option name="#OFF" default="true">
          <sram name="s1" value="1"/>
          <sram name="s2" value="0"/>
        </option>
        <option name="BX" default="false">
          <sram name="s1" value="1"/>
          <sram name="s2" value="0"/>
        </option>
        <option name="BX_B" default="false">
          <sram name="s1" value="0"/>
          <sram name="s2" value="1"/>
        </option>
      </attribute>
      <attribute name="F" method="LUT">
        <option name="#LUT" default="no">
          <sram name="SFT_RAMF" value="1"/>
          <sram name="LUTF0" address="0"/>
          <sram name="LUTF1" address="1"/>
          <sram name="LUTF2" address="2"/>
          <sram name="LUTF3" address="3"/>
          <sram name="LUTF4" address="4"/>
          <sram name="LUTF5" address="5"/>
          <sram name="LUTF6" address="6"/>
          <sram name="LUTF7" address="7"/>
          <sram name="LUTF8" address="8"/>
          <sram name="LUTF9" address="9"/>
          <sram name="LUTF10" address="10"/>
          <sram name="LUTF11" address="11"/>
          <sram name="LUTF12" address="12"/>
          <sram name="LUTF13" address="13"/>
          <sram name="LUTF14" address="14"/>
          <sram name="LUTF15" address="15"/>
        </option>
        <option name="#RAM" default="yes">
          <sram name="SFT_RAMF" value="0"/>
          <sram name="LUTF0" address="0"/>
          <sram name="LUTF1" address="1"/>
          <sram name="LUTF2" address="2"/>
          <sram name="LUTF3" address="3"/>
          <sram name="LUTF4" address="4"/>
          <sram name="LUTF5" address="5"/>
          <sram name="LUTF6" address="6"/>
          <sram name="LUTF7" address="7"/>
          <sram name="LUTF8" address="8"/>
          <sram name="LUTF9" address="9"/>
          <sram name="LUTF10" address="10"/>
          <sram name="LUTF11" address="11"/>
          <sram name="LUTF12" address="12"/>
          <sram name="LUTF13" address="13"/>
          <sram name="LUTF14" address="14"/>
          <sram name="LUTF15" address="15"/>
        </option>

      </attribute>
    </site>
    <site name="RAMB16">
      
    </site>
  </site_lib>
  <tile_lib>
    <tile name="CLB" sram_scale="80X5">
        <dist sram="P0" inst="XI1" bl="0" wl="1" offset="0,0" inv="yes" />
    </tile>
  </tile_lib>
  <bram_lib>
    <bram address="0" bl="5" wl="23" type="INIT"/>
    <bram address="1" bl="4" wl="21" type="INIT"/>
    <bram address="2" bl="5" wl="23" type="INIT"/>
    <bram address="3" bl="4" wl="21" type="INIT"/>
    <bram address="4" bl="5" wl="23" type="INIT"/>
    <bram address="5" bl="4" wl="21" type="INIT"/>
    <bram address="6" bl="5" wl="23" type="INIT"/>
    <bram address="7" bl="4" wl="21" type="INIT"/>
    <bram address="8" bl="5" wl="23" type="INIT"/>
    <bram address="9" bl="4" wl="21" type="INIT"/>
    <bram address="10" bl="5" wl="23" type="INIT"/>
    <bram address="11" bl="4" wl="21" type="INIT"/>
    <bram address="12" bl="5" wl="23" type="INIT"/>
    <bram address="13" bl="4" wl="21" type="INIT"/>
    <bram address="14" bl="5" wl="23" type="INIT"/>
    <bram address="15" bl="4" wl="21" type="INIT"/>
  </bram_lib>
  <arch_lib>
    <arch name="xc4vlx15">
      <tile_inst name="CLB_X18Y29" ref="CLB" pos="0,1">
        <nomination name="SLICE_X29Y57" inst="SLICE0" ref="SLICEL"/>
        <nomination name="SLICE_X29Y58" inst="SLICE1" ref="SLICEM"/>
      </tile_inst>
      <tile_inst name="INT_X18Y29" ref="INT" pos="0,0">
        
      </tile_inst>
      <tile_inst name="BMR16C1" ref="RAMB16" pos="3,3">
        <nomination name="RAMB16_X0Y4" inst="RAMB16"/>
      </tile_inst>
    </arch>
  </arch_lib>
  <planning>
    <ROW id="" tile_row=""/>
    <COL id="" tile_col=""/>
  </planning>
</cil>