<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/adc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">adc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="instance_2adc_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="instance_2adc_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a06132fc9629bcf0ac46cec661b73452f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a06132fc9629bcf0ac46cec661b73452f">REG_ADC_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038000U)</td></tr>
<tr class="memdesc:a06132fc9629bcf0ac46cec661b73452f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Control Register  <a href="#a06132fc9629bcf0ac46cec661b73452f">More...</a><br /></td></tr>
<tr class="separator:a06132fc9629bcf0ac46cec661b73452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eda1acb468833b43216b7807d13d002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a3eda1acb468833b43216b7807d13d002">REG_ADC_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038004U)</td></tr>
<tr class="memdesc:a3eda1acb468833b43216b7807d13d002"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Mode Register  <a href="#a3eda1acb468833b43216b7807d13d002">More...</a><br /></td></tr>
<tr class="separator:a3eda1acb468833b43216b7807d13d002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a30f97cb19ae9d98d1e778c3ba9790b0a">REG_ADC_SEQR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038008U)</td></tr>
<tr class="memdesc:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Sequence Register 1  <a href="#a30f97cb19ae9d98d1e778c3ba9790b0a">More...</a><br /></td></tr>
<tr class="separator:a30f97cb19ae9d98d1e778c3ba9790b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea677c7b67347f68f831f073f20a5bb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#aea677c7b67347f68f831f073f20a5bb9">REG_ADC_CHER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038010U)</td></tr>
<tr class="memdesc:aea677c7b67347f68f831f073f20a5bb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Enable Register  <a href="#aea677c7b67347f68f831f073f20a5bb9">More...</a><br /></td></tr>
<tr class="separator:aea677c7b67347f68f831f073f20a5bb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e391d8cd7f912683342b25e8046ac2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a1e391d8cd7f912683342b25e8046ac2e">REG_ADC_CHDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038014U)</td></tr>
<tr class="memdesc:a1e391d8cd7f912683342b25e8046ac2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Disable Register  <a href="#a1e391d8cd7f912683342b25e8046ac2e">More...</a><br /></td></tr>
<tr class="separator:a1e391d8cd7f912683342b25e8046ac2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82e4f794f9f6e785001fa7c69d014836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a82e4f794f9f6e785001fa7c69d014836">REG_ADC_CHSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038018U)</td></tr>
<tr class="memdesc:a82e4f794f9f6e785001fa7c69d014836"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Status Register  <a href="#a82e4f794f9f6e785001fa7c69d014836">More...</a><br /></td></tr>
<tr class="separator:a82e4f794f9f6e785001fa7c69d014836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab150e82eb2768a7c68ba9536c578f145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#ab150e82eb2768a7c68ba9536c578f145">REG_ADC_LCDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038020U)</td></tr>
<tr class="memdesc:ab150e82eb2768a7c68ba9536c578f145"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Last Converted Data Register  <a href="#ab150e82eb2768a7c68ba9536c578f145">More...</a><br /></td></tr>
<tr class="separator:ab150e82eb2768a7c68ba9536c578f145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0b0b74969367efb94cbab6a80b482d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#aef0b0b74969367efb94cbab6a80b482d">REG_ADC_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038024U)</td></tr>
<tr class="memdesc:aef0b0b74969367efb94cbab6a80b482d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Enable Register  <a href="#aef0b0b74969367efb94cbab6a80b482d">More...</a><br /></td></tr>
<tr class="separator:aef0b0b74969367efb94cbab6a80b482d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c7e6bf1812cbd101b23bc597620563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a04c7e6bf1812cbd101b23bc597620563">REG_ADC_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038028U)</td></tr>
<tr class="memdesc:a04c7e6bf1812cbd101b23bc597620563"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Disable Register  <a href="#a04c7e6bf1812cbd101b23bc597620563">More...</a><br /></td></tr>
<tr class="separator:a04c7e6bf1812cbd101b23bc597620563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab190f8e7b96510d26e088e3404ca4bea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#ab190f8e7b96510d26e088e3404ca4bea">REG_ADC_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003802CU)</td></tr>
<tr class="memdesc:ab190f8e7b96510d26e088e3404ca4bea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Mask Register  <a href="#ab190f8e7b96510d26e088e3404ca4bea">More...</a><br /></td></tr>
<tr class="separator:ab190f8e7b96510d26e088e3404ca4bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d52326ec7d2085a6d8063b30652a9f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a7d52326ec7d2085a6d8063b30652a9f4">REG_ADC_ISR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038030U)</td></tr>
<tr class="memdesc:a7d52326ec7d2085a6d8063b30652a9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Status Register  <a href="#a7d52326ec7d2085a6d8063b30652a9f4">More...</a><br /></td></tr>
<tr class="separator:a7d52326ec7d2085a6d8063b30652a9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11dc157aa673d41b56cd7a36738703a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a11dc157aa673d41b56cd7a36738703a9">REG_ADC_LCTMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038034U)</td></tr>
<tr class="memdesc:a11dc157aa673d41b56cd7a36738703a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Last Channel Trigger Mode Register  <a href="#a11dc157aa673d41b56cd7a36738703a9">More...</a><br /></td></tr>
<tr class="separator:a11dc157aa673d41b56cd7a36738703a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea353b1351cddcfafd3b1bf8aa82445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#aea353b1351cddcfafd3b1bf8aa82445d">REG_ADC_LCCWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038038U)</td></tr>
<tr class="memdesc:aea353b1351cddcfafd3b1bf8aa82445d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Last Channel Compare Window Register  <a href="#aea353b1351cddcfafd3b1bf8aa82445d">More...</a><br /></td></tr>
<tr class="separator:aea353b1351cddcfafd3b1bf8aa82445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15f8aec99da3b304f680ccfaf6fff5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#af15f8aec99da3b304f680ccfaf6fff5b">REG_ADC_OVER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003803CU)</td></tr>
<tr class="memdesc:af15f8aec99da3b304f680ccfaf6fff5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Overrun Status Register  <a href="#af15f8aec99da3b304f680ccfaf6fff5b">More...</a><br /></td></tr>
<tr class="separator:af15f8aec99da3b304f680ccfaf6fff5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed228f47a47183bd8477145a59fbb96f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#aed228f47a47183bd8477145a59fbb96f">REG_ADC_EMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038040U)</td></tr>
<tr class="memdesc:aed228f47a47183bd8477145a59fbb96f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Extended Mode Register  <a href="#aed228f47a47183bd8477145a59fbb96f">More...</a><br /></td></tr>
<tr class="separator:aed228f47a47183bd8477145a59fbb96f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5259af8c25e4a85dbeea5bd5a187f132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a5259af8c25e4a85dbeea5bd5a187f132">REG_ADC_CWR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038044U)</td></tr>
<tr class="memdesc:a5259af8c25e4a85dbeea5bd5a187f132"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Compare Window Register  <a href="#a5259af8c25e4a85dbeea5bd5a187f132">More...</a><br /></td></tr>
<tr class="separator:a5259af8c25e4a85dbeea5bd5a187f132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03798ce154fa714b823aff2b4f4eecd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a03798ce154fa714b823aff2b4f4eecd5">REG_ADC_COR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003804CU)</td></tr>
<tr class="memdesc:a03798ce154fa714b823aff2b4f4eecd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Offset Register  <a href="#a03798ce154fa714b823aff2b4f4eecd5">More...</a><br /></td></tr>
<tr class="separator:a03798ce154fa714b823aff2b4f4eecd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf05d788c19721d4d00c3d11f27fa79c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#abf05d788c19721d4d00c3d11f27fa79c">REG_ADC_CDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038050U)</td></tr>
<tr class="memdesc:abf05d788c19721d4d00c3d11f27fa79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Channel Data Register  <a href="#abf05d788c19721d4d00c3d11f27fa79c">More...</a><br /></td></tr>
<tr class="separator:abf05d788c19721d4d00c3d11f27fa79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374fbf1755c652e2c94b8bcdcd401f29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a374fbf1755c652e2c94b8bcdcd401f29">REG_ADC_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400380E4U)</td></tr>
<tr class="memdesc:a374fbf1755c652e2c94b8bcdcd401f29"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Write Protection Mode Register  <a href="#a374fbf1755c652e2c94b8bcdcd401f29">More...</a><br /></td></tr>
<tr class="separator:a374fbf1755c652e2c94b8bcdcd401f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f1758ed47fa56380250b7acad5c20c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a40f1758ed47fa56380250b7acad5c20c">REG_ADC_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400380E8U)</td></tr>
<tr class="memdesc:a40f1758ed47fa56380250b7acad5c20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Write Protection Status Register  <a href="#a40f1758ed47fa56380250b7acad5c20c">More...</a><br /></td></tr>
<tr class="separator:a40f1758ed47fa56380250b7acad5c20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93657af816747bd53c3c94c865167db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#ac93657af816747bd53c3c94c865167db">REG_ADC_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038100U)</td></tr>
<tr class="memdesc:ac93657af816747bd53c3c94c865167db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Pointer Register  <a href="#ac93657af816747bd53c3c94c865167db">More...</a><br /></td></tr>
<tr class="separator:ac93657af816747bd53c3c94c865167db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9906fc83d61a380f48d680813e75d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#ad9906fc83d61a380f48d680813e75d68">REG_ADC_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038104U)</td></tr>
<tr class="memdesc:ad9906fc83d61a380f48d680813e75d68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Counter Register  <a href="#ad9906fc83d61a380f48d680813e75d68">More...</a><br /></td></tr>
<tr class="separator:ad9906fc83d61a380f48d680813e75d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a94c9424d522341a29a5cd36b939a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a47a94c9424d522341a29a5cd36b939a0">REG_ADC_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038110U)</td></tr>
<tr class="memdesc:a47a94c9424d522341a29a5cd36b939a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Next Pointer Register  <a href="#a47a94c9424d522341a29a5cd36b939a0">More...</a><br /></td></tr>
<tr class="separator:a47a94c9424d522341a29a5cd36b939a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab87142a7f1336a6f996ed510428f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a6ab87142a7f1336a6f996ed510428f49">REG_ADC_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038114U)</td></tr>
<tr class="memdesc:a6ab87142a7f1336a6f996ed510428f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Receive Next Counter Register  <a href="#a6ab87142a7f1336a6f996ed510428f49">More...</a><br /></td></tr>
<tr class="separator:a6ab87142a7f1336a6f996ed510428f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c903c675d56b345e541c9b10179682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a82c903c675d56b345e541c9b10179682">REG_ADC_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038120U)</td></tr>
<tr class="memdesc:a82c903c675d56b345e541c9b10179682"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Transfer Control Register  <a href="#a82c903c675d56b345e541c9b10179682">More...</a><br /></td></tr>
<tr class="separator:a82c903c675d56b345e541c9b10179682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a520aedfae12ee35fe5be541e6e6f116c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2adc_8h.xhtml#a520aedfae12ee35fe5be541e6e6f116c">REG_ADC_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038124U)</td></tr>
<tr class="memdesc:a520aedfae12ee35fe5be541e6e6f116c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Transfer Status Register  <a href="#a520aedfae12ee35fe5be541e6e6f116c">More...</a><br /></td></tr>
<tr class="separator:a520aedfae12ee35fe5be541e6e6f116c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abf05d788c19721d4d00c3d11f27fa79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf05d788c19721d4d00c3d11f27fa79c">&sect;&nbsp;</a></span>REG_ADC_CDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Data Register </p>

</div>
</div>
<a id="a1e391d8cd7f912683342b25e8046ac2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e391d8cd7f912683342b25e8046ac2e">&sect;&nbsp;</a></span>REG_ADC_CHDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Disable Register </p>

</div>
</div>
<a id="aea677c7b67347f68f831f073f20a5bb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea677c7b67347f68f831f073f20a5bb9">&sect;&nbsp;</a></span>REG_ADC_CHER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Enable Register </p>

</div>
</div>
<a id="a82e4f794f9f6e785001fa7c69d014836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82e4f794f9f6e785001fa7c69d014836">&sect;&nbsp;</a></span>REG_ADC_CHSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CHSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Status Register </p>

</div>
</div>
<a id="a03798ce154fa714b823aff2b4f4eecd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03798ce154fa714b823aff2b4f4eecd5">&sect;&nbsp;</a></span>REG_ADC_COR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_COR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003804CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Offset Register </p>

</div>
</div>
<a id="a06132fc9629bcf0ac46cec661b73452f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06132fc9629bcf0ac46cec661b73452f">&sect;&nbsp;</a></span>REG_ADC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Control Register </p>

</div>
</div>
<a id="a5259af8c25e4a85dbeea5bd5a187f132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5259af8c25e4a85dbeea5bd5a187f132">&sect;&nbsp;</a></span>REG_ADC_CWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CWR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Compare Window Register </p>

</div>
</div>
<a id="aed228f47a47183bd8477145a59fbb96f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed228f47a47183bd8477145a59fbb96f">&sect;&nbsp;</a></span>REG_ADC_EMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_EMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Extended Mode Register </p>

</div>
</div>
<a id="a04c7e6bf1812cbd101b23bc597620563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c7e6bf1812cbd101b23bc597620563">&sect;&nbsp;</a></span>REG_ADC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Disable Register </p>

</div>
</div>
<a id="aef0b0b74969367efb94cbab6a80b482d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef0b0b74969367efb94cbab6a80b482d">&sect;&nbsp;</a></span>REG_ADC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Enable Register </p>

</div>
</div>
<a id="ab190f8e7b96510d26e088e3404ca4bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab190f8e7b96510d26e088e3404ca4bea">&sect;&nbsp;</a></span>REG_ADC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003802CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Mask Register </p>

</div>
</div>
<a id="a7d52326ec7d2085a6d8063b30652a9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d52326ec7d2085a6d8063b30652a9f4">&sect;&nbsp;</a></span>REG_ADC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_ISR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Status Register </p>

</div>
</div>
<a id="aea353b1351cddcfafd3b1bf8aa82445d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea353b1351cddcfafd3b1bf8aa82445d">&sect;&nbsp;</a></span>REG_ADC_LCCWR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_LCCWR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Last Channel Compare Window Register </p>

</div>
</div>
<a id="ab150e82eb2768a7c68ba9536c578f145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab150e82eb2768a7c68ba9536c578f145">&sect;&nbsp;</a></span>REG_ADC_LCDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_LCDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Last Converted Data Register </p>

</div>
</div>
<a id="a11dc157aa673d41b56cd7a36738703a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11dc157aa673d41b56cd7a36738703a9">&sect;&nbsp;</a></span>REG_ADC_LCTMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_LCTMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Last Channel Trigger Mode Register </p>

</div>
</div>
<a id="a3eda1acb468833b43216b7807d13d002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eda1acb468833b43216b7807d13d002">&sect;&nbsp;</a></span>REG_ADC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Mode Register </p>

</div>
</div>
<a id="af15f8aec99da3b304f680ccfaf6fff5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15f8aec99da3b304f680ccfaf6fff5b">&sect;&nbsp;</a></span>REG_ADC_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_OVER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003803CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Overrun Status Register </p>

</div>
</div>
<a id="a82c903c675d56b345e541c9b10179682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c903c675d56b345e541c9b10179682">&sect;&nbsp;</a></span>REG_ADC_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40038120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Transfer Control Register </p>

</div>
</div>
<a id="a520aedfae12ee35fe5be541e6e6f116c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a520aedfae12ee35fe5be541e6e6f116c">&sect;&nbsp;</a></span>REG_ADC_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40038124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Transfer Status Register </p>

</div>
</div>
<a id="ad9906fc83d61a380f48d680813e75d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9906fc83d61a380f48d680813e75d68">&sect;&nbsp;</a></span>REG_ADC_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Counter Register </p>

</div>
</div>
<a id="a6ab87142a7f1336a6f996ed510428f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab87142a7f1336a6f996ed510428f49">&sect;&nbsp;</a></span>REG_ADC_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Next Counter Register </p>

</div>
</div>
<a id="a47a94c9424d522341a29a5cd36b939a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a94c9424d522341a29a5cd36b939a0">&sect;&nbsp;</a></span>REG_ADC_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Next Pointer Register </p>

</div>
</div>
<a id="ac93657af816747bd53c3c94c865167db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac93657af816747bd53c3c94c865167db">&sect;&nbsp;</a></span>REG_ADC_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Receive Pointer Register </p>

</div>
</div>
<a id="a30f97cb19ae9d98d1e778c3ba9790b0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f97cb19ae9d98d1e778c3ba9790b0a">&sect;&nbsp;</a></span>REG_ADC_SEQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SEQR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40038008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Channel Sequence Register 1 </p>

</div>
</div>
<a id="a374fbf1755c652e2c94b8bcdcd401f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a374fbf1755c652e2c94b8bcdcd401f29">&sect;&nbsp;</a></span>REG_ADC_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400380E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Write Protection Mode Register </p>

</div>
</div>
<a id="a40f1758ed47fa56380250b7acad5c20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f1758ed47fa56380250b7acad5c20c">&sect;&nbsp;</a></span>REG_ADC_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400380E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
