{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523265808060 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523265808064 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 17:23:27 2018 " "Processing started: Mon Apr 09 17:23:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523265808064 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265808064 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw01 -c hw01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off hw01 -c hw01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265808064 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523265808483 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523265808483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw01_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hw01_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw01_tb " "Found entity 1: hw01_tb" {  } { { "hw01_tb.v" "" { Text "D:/hw01/hw01_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523265816883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG_HEX " "Found entity 1: SEG_HEX" {  } { { "SEG_HEX.v" "" { Text "D:/hw01/SEG_HEX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523265816884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw01.v 1 1 " "Found 1 design units, including 1 entities, in source file hw01.v" { { "Info" "ISGN_ENTITY_NAME" "1 hw01 " "Found entity 1: hw01" {  } { { "hw01.v" "" { Text "D:/hw01/hw01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523265816886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Divider " "Found entity 1: Freq_Divider" {  } { { "Freq_Divider.v" "" { Text "D:/hw01/Freq_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523265816888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523265816889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816889 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hw01 " "Elaborating entity \"hw01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523265816919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hw01.v(36) " "Verilog HDL assignment warning at hw01.v(36): truncated value with size 32 to match size of target (4)" {  } { { "hw01.v" "" { Text "D:/hw01/hw01.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523265816920 "|hw01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_Divider Freq_Divider:Freq_Divider " "Elaborating entity \"Freq_Divider\" for hierarchy \"Freq_Divider:Freq_Divider\"" {  } { { "hw01.v" "Freq_Divider" { Text "D:/hw01/hw01.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523265816921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce\"" {  } { { "hw01.v" "debounce" { Text "D:/hw01/hw01.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523265816922 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bounce debounce.v(10) " "Verilog HDL Always Construct warning at debounce.v(10): inferring latch(es) for variable \"Bounce\", which holds its previous value in one or more paths through the always construct" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1523265816923 "|hw01|debounce:debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[1\] debounce.v(10) " "Inferred latch for \"Bounce\[1\]\" at debounce.v(10)" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816923 "|hw01|debounce:debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[2\] debounce.v(10) " "Inferred latch for \"Bounce\[2\]\" at debounce.v(10)" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816923 "|hw01|debounce:debounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bounce\[3\] debounce.v(10) " "Inferred latch for \"Bounce\[3\]\" at debounce.v(10)" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265816923 "|hw01|debounce:debounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_HEX SEG_HEX:SEG_HEX " "Elaborating entity \"SEG_HEX\" for hierarchy \"SEG_HEX:SEG_HEX\"" {  } { { "hw01.v" "SEG_HEX" { Text "D:/hw01/hw01.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523265816938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523265817337 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "debounce:debounce\|Bounce\[0\] Low " "Register debounce:debounce\|Bounce\[0\] will power up to Low" {  } { { "debounce.v" "" { Text "D:/hw01/debounce.v" 15 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523265817433 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1523265817433 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rtl~0 " "Logic cell \"rtl~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523265817620 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1523265817620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523265817785 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523265817785 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523265817836 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523265817836 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523265817836 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523265817836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523265817861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 17:23:37 2018 " "Processing ended: Mon Apr 09 17:23:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523265817861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523265817861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523265817861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523265817861 ""}
