#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Dec 30 18:41:28 2021
# Process ID: 6285
# Current directory: /home/jlb/repo/vhdl/vga_initials/vga_initials.runs/synth_1
# Command line: vivado -log vga_initials_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_initials_top.tcl
# Log file: /home/jlb/repo/vhdl/vga_initials/vga_initials.runs/synth_1/vga_initials_top.vds
# Journal file: /home/jlb/repo/vhdl/vga_initials/vga_initials.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/jlb/.Xilinx/Vivado/Vivado_init.tcl'
source vga_initials_top.tcl -notrace
Command: synth_design -top vga_initials_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6334 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1664.867 ; gain = 153.719 ; free physical = 6435 ; free virtual = 27109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_initials_top' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials_top.vhd:43]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/clkdiv.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/clkdiv.vhd:38]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/new/vga_640x480.vhd:44]
WARNING: [Synth 8-614] signal 'vsenable' is read in the process but is not in the sensitivity list [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/new/vga_640x480.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (2#1) [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/new/vga_640x480.vhd:44]
INFO: [Synth 8-638] synthesizing module 'vga_initials' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:46]
WARNING: [Synth 8-614] signal 'r' is read in the process but is not in the sensitivity list [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:79]
WARNING: [Synth 8-614] signal 'g' is read in the process but is not in the sensitivity list [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:79]
WARNING: [Synth 8-614] signal 'b' is read in the process but is not in the sensitivity list [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'vga_initials' (3#1) [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:46]
INFO: [Synth 8-638] synthesizing module 'prom_initials' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/prom_initials.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'prom_initials' (4#1) [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/prom_initials.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'vga_initials_top' (5#1) [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials_top.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1718.617 ; gain = 207.469 ; free physical = 6447 ; free virtual = 27120
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.555 ; gain = 213.406 ; free physical = 6442 ; free virtual = 27116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1724.555 ; gain = 213.406 ; free physical = 6442 ; free virtual = 27116
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/constrs_1/imports/constrains/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/constrs_1/imports/constrains/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/constrs_1/imports/constrains/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_initials_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_initials_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.336 ; gain = 0.000 ; free physical = 6327 ; free virtual = 27000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1886.336 ; gain = 0.000 ; free physical = 6327 ; free virtual = 27000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6430 ; free virtual = 27104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6430 ; free virtual = 27104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6429 ; free virtual = 27103
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [/home/jlb/repo/vhdl/vga_initials/vga_initials.srcs/sources_1/imports/vga_initials/vga_initials.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6422 ; free virtual = 27096
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input     31 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module vga_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module vga_initials 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module prom_initials 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input     31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6407 ; free virtual = 27083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6287 ; free virtual = 26963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6287 ; free virtual = 26963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6284 ; free virtual = 26961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     6|
|4     |LUT2   |    14|
|5     |LUT3   |    10|
|6     |LUT4   |    14|
|7     |LUT5   |    15|
|8     |LUT6   |    28|
|9     |MUXF7  |     1|
|10    |FDCE   |    22|
|11    |FDRE   |     1|
|12    |LD     |     1|
|13    |IBUF   |    10|
|14    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-------------+------+
|      |Instance            |Module       |Cells |
+------+--------------------+-------------+------+
|1     |top                 |             |   142|
|2     |  Inst_clkdiv       |clkdiv       |     4|
|3     |  Inst_vga_640x480  |vga_640x480  |   107|
|4     |  Inst_vga_initials |vga_initials |    10|
+------+--------------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6288 ; free virtual = 26965
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1886.336 ; gain = 213.406 ; free physical = 6341 ; free virtual = 27017
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1886.336 ; gain = 375.188 ; free physical = 6341 ; free virtual = 27017
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.305 ; gain = 0.000 ; free physical = 6288 ; free virtual = 26965
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1889.305 ; gain = 526.414 ; free physical = 6386 ; free virtual = 27062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.305 ; gain = 0.000 ; free physical = 6385 ; free virtual = 27061
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jlb/repo/vhdl/vga_initials/vga_initials.runs/synth_1/vga_initials_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_initials_top_utilization_synth.rpt -pb vga_initials_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 30 18:41:59 2021...
