$date
	Fri Nov 12 14:58:23 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_half_adder $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ihalf_adder $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
x"
x!
$end
#2
0"
#3
0!
#10
1$
#13
1!
#20
0$
1#
#30
1$
#32
1"
#33
0!
#40
