Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bloque_convol_bloque_convol_sch_tb_isim_beh.exe -prj C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bloque_convol_bloque_convol_sch_tb_beh.prj work.bloque_convol_bloque_convol_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/ipcore_dir/bIpMemory.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/ipcore_dir/bIpMultiplier.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/ipcore_dir/biPAccumlator.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/ipcore_dir/bIpSumador.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/regdesp8b.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/control_bin_bcd.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/control_bcd_bin.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bloque_convol_tb.vhd" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/Bin_A_BCD.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/BCD_A_Bin.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bCalcX_i.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/reg_desp_4_cifras.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/Mux_Ent_Sal_7seg_4cifras.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/Conversor_Bin_BCD_3cifras.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/Conversor_BCD_Bin.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/Comp_Num_Letra.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bCalcSignoMag.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bCalcConv.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bloque_convol.vhf" into library work
Parsing VHDL file "C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bCalcConvFSM.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture m2_1_hxilinx_bloque_convol_v of entity M2_1_HXILINX_bloque_convol [m2_1_hxilinx_bloque_convol_defau...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture xor3_v of entity XOR3 [xor3_default]
Compiling architecture behavioral of entity BCD_A_Bin_MUSER_bloque_convol [bcd_a_bin_muser_bloque_convol_de...]
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture behavioral of entity FD8RE_HXILINX_bloque_convol [fd8re_hxilinx_bloque_convol_defa...]
Compiling architecture control_bcd_bin_arch of entity control_bcd_bin [control_bcd_bin_default]
Compiling architecture behavioral of entity Conversor_BCD_Bin_MUSER_bloque_convol [conversor_bcd_bin_muser_bloque_c...]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture compm4_hxilinx_bloque_convol_v of entity COMPM4_HXILINX_bloque_convol [compm4_hxilinx_bloque_convol_def...]
Compiling architecture behavioral of entity FD4RE_HXILINX_bloque_convol [fd4re_hxilinx_bloque_convol_defa...]
Compiling architecture comp4_hxilinx_bloque_convol_v of entity COMP4_HXILINX_bloque_convol [comp4_hxilinx_bloque_convol_defa...]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture behavioral of entity Comp_Num_Letra_MUSER_bloque_convol [comp_num_letra_muser_bloque_conv...]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture behavioral of entity reg_desp_4_cifras_MUSER_bloque_convol [reg_desp_4_cifras_muser_bloque_c...]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity Mux_Ent_Sal_7seg_4cifras_MUSER_bloque_convol [mux_ent_sal_7seg_4cifras_muser_b...]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture behavioral of entity Bin_A_BCD_MUSER_bloque_convol [bin_a_bcd_muser_bloque_convol_de...]
Compiling architecture behavioral of entity regdesp8b_MUSER_bloque_convol [regdesp8b_muser_bloque_convol_de...]
Compiling architecture control_bin_bcd_arch of entity control_bin_bcd [control_bin_bcd_default]
Compiling architecture behavioral of entity Conversor_Bin_BCD_3cifras_MUSER_bloque_convol [conversor_bin_bcd_3cifras_muser_...]
Compiling package xbip_addsub_v2_0_comp
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(8,"0","0",1,0,1,...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(8,8,8,0,7...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan6",0,8...]
Compiling architecture bipsumador_a of entity bIpSumador [bipsumador_default]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture behavioral of entity bCalcSignoMag_MUSER_bloque_convol [bcalcsignomag_muser_bloque_convo...]
Compiling architecture m8_1e_hxilinx_bloque_convol_v of entity M8_1E_HXILINX_bloque_convol [m8_1e_hxilinx_bloque_convol_defa...]
Compiling architecture behavioral of entity bCalcX_i_MUSER_bloque_convol [bcalcx_i_muser_bloque_convol_def...]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture bipmemory_a of entity bIpMemory [bipmemory_default]
Compiling package std_logic_signed
Compiling package mult_gen_pkg_v11_2
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan6",8...]
Compiling architecture bipmultiplier_a of entity bIpMultiplier [bipmultiplier_default]
Compiling package xbip_accum_v2_0_comp
Compiling package xbip_accum_v2_0_pkg
Compiling package c_accum_pkg_v11_0
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(16,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(16,16,16,...]
Compiling architecture behavioral of entity c_accum_v11_0_legacy [\c_accum_v11_0_legacy("virtex2",...]
Compiling architecture behavioral of entity c_accum_v11_0 [\c_accum_v11_0("spartan6",0,0,16...]
Compiling architecture bipaccumlator_a of entity biPAccumlator [bipaccumlator_default]
Compiling architecture fsm_convol_arch of entity fsm_convol [fsm_convol_default]
Compiling architecture behavioral of entity bCalcConv_MUSER_bloque_convol [bcalcconv_muser_bloque_convol_de...]
Compiling architecture behavioral of entity bloque_convol [bloque_convol_default]
Compiling architecture behavioral of entity bloque_convol_bloque_convol_sch_...
Time Resolution for simulation is 1ps.
Waiting for 64 sub-compilation(s) to finish...
Compiled 126 VHDL Units
Built simulation executable C:/Users/Usuario_UMA/Desktop/ssee_convol_p1/bloque_convol_bloque_convol_sch_tb_isim_beh.exe
Fuse Memory Usage: 67228 KB
Fuse CPU Usage: 1374 ms
