
MPU6050_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aa0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  08008c80  08008c80  00009c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800907c  0800907c  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800907c  0800907c  0000a07c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009084  08009084  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009084  08009084  0000a084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009088  08009088  0000a088  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800908c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d8  08009264  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000540  08009264  0000b540  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018173  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030b3  00000000  00000000  0002337b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  00026430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001004  00000000  00000000  000278b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000288a4  00000000  00000000  000288bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018651  00000000  00000000  00051160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001014fb  00000000  00000000  000697b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0016acac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068f8  00000000  00000000  0016acf0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  001715e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008c68 	.word	0x08008c68

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	08008c68 	.word	0x08008c68

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b988 	b.w	8000fc0 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	468e      	mov	lr, r1
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4688      	mov	r8, r1
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d14a      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd8:	428a      	cmp	r2, r1
 8000cda:	4617      	mov	r7, r2
 8000cdc:	d962      	bls.n	8000da4 <__udivmoddi4+0xdc>
 8000cde:	fab2 f682 	clz	r6, r2
 8000ce2:	b14e      	cbz	r6, 8000cf8 <__udivmoddi4+0x30>
 8000ce4:	f1c6 0320 	rsb	r3, r6, #32
 8000ce8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cec:	fa20 f303 	lsr.w	r3, r0, r3
 8000cf0:	40b7      	lsls	r7, r6
 8000cf2:	ea43 0808 	orr.w	r8, r3, r8
 8000cf6:	40b4      	lsls	r4, r6
 8000cf8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cfc:	fa1f fc87 	uxth.w	ip, r7
 8000d00:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d04:	0c23      	lsrs	r3, r4, #16
 8000d06:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d0a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x62>
 8000d16:	18fb      	adds	r3, r7, r3
 8000d18:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d1c:	f080 80ea 	bcs.w	8000ef4 <__udivmoddi4+0x22c>
 8000d20:	429a      	cmp	r2, r3
 8000d22:	f240 80e7 	bls.w	8000ef4 <__udivmoddi4+0x22c>
 8000d26:	3902      	subs	r1, #2
 8000d28:	443b      	add	r3, r7
 8000d2a:	1a9a      	subs	r2, r3, r2
 8000d2c:	b2a3      	uxth	r3, r4
 8000d2e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d32:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3e:	459c      	cmp	ip, r3
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x8e>
 8000d42:	18fb      	adds	r3, r7, r3
 8000d44:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000d48:	f080 80d6 	bcs.w	8000ef8 <__udivmoddi4+0x230>
 8000d4c:	459c      	cmp	ip, r3
 8000d4e:	f240 80d3 	bls.w	8000ef8 <__udivmoddi4+0x230>
 8000d52:	443b      	add	r3, r7
 8000d54:	3802      	subs	r0, #2
 8000d56:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d5a:	eba3 030c 	sub.w	r3, r3, ip
 8000d5e:	2100      	movs	r1, #0
 8000d60:	b11d      	cbz	r5, 8000d6a <__udivmoddi4+0xa2>
 8000d62:	40f3      	lsrs	r3, r6
 8000d64:	2200      	movs	r2, #0
 8000d66:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d905      	bls.n	8000d7e <__udivmoddi4+0xb6>
 8000d72:	b10d      	cbz	r5, 8000d78 <__udivmoddi4+0xb0>
 8000d74:	e9c5 0100 	strd	r0, r1, [r5]
 8000d78:	2100      	movs	r1, #0
 8000d7a:	4608      	mov	r0, r1
 8000d7c:	e7f5      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000d7e:	fab3 f183 	clz	r1, r3
 8000d82:	2900      	cmp	r1, #0
 8000d84:	d146      	bne.n	8000e14 <__udivmoddi4+0x14c>
 8000d86:	4573      	cmp	r3, lr
 8000d88:	d302      	bcc.n	8000d90 <__udivmoddi4+0xc8>
 8000d8a:	4282      	cmp	r2, r0
 8000d8c:	f200 8105 	bhi.w	8000f9a <__udivmoddi4+0x2d2>
 8000d90:	1a84      	subs	r4, r0, r2
 8000d92:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d96:	2001      	movs	r0, #1
 8000d98:	4690      	mov	r8, r2
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	d0e5      	beq.n	8000d6a <__udivmoddi4+0xa2>
 8000d9e:	e9c5 4800 	strd	r4, r8, [r5]
 8000da2:	e7e2      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f000 8090 	beq.w	8000eca <__udivmoddi4+0x202>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f040 80a4 	bne.w	8000efc <__udivmoddi4+0x234>
 8000db4:	1a8a      	subs	r2, r1, r2
 8000db6:	0c03      	lsrs	r3, r0, #16
 8000db8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	b2bc      	uxth	r4, r7
 8000dc0:	2101      	movs	r1, #1
 8000dc2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dc6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dce:	fb04 f20c 	mul.w	r2, r4, ip
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	d907      	bls.n	8000de6 <__udivmoddi4+0x11e>
 8000dd6:	18fb      	adds	r3, r7, r3
 8000dd8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000ddc:	d202      	bcs.n	8000de4 <__udivmoddi4+0x11c>
 8000dde:	429a      	cmp	r2, r3
 8000de0:	f200 80e0 	bhi.w	8000fa4 <__udivmoddi4+0x2dc>
 8000de4:	46c4      	mov	ip, r8
 8000de6:	1a9b      	subs	r3, r3, r2
 8000de8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dec:	fb0e 3312 	mls	r3, lr, r2, r3
 8000df0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000df4:	fb02 f404 	mul.w	r4, r2, r4
 8000df8:	429c      	cmp	r4, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x144>
 8000dfc:	18fb      	adds	r3, r7, r3
 8000dfe:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x142>
 8000e04:	429c      	cmp	r4, r3
 8000e06:	f200 80ca 	bhi.w	8000f9e <__udivmoddi4+0x2d6>
 8000e0a:	4602      	mov	r2, r0
 8000e0c:	1b1b      	subs	r3, r3, r4
 8000e0e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e12:	e7a5      	b.n	8000d60 <__udivmoddi4+0x98>
 8000e14:	f1c1 0620 	rsb	r6, r1, #32
 8000e18:	408b      	lsls	r3, r1
 8000e1a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e1e:	431f      	orrs	r7, r3
 8000e20:	fa0e f401 	lsl.w	r4, lr, r1
 8000e24:	fa20 f306 	lsr.w	r3, r0, r6
 8000e28:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e2c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e30:	4323      	orrs	r3, r4
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	fa1f fc87 	uxth.w	ip, r7
 8000e3a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e3e:	0c1c      	lsrs	r4, r3, #16
 8000e40:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e44:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e48:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x1a0>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e5a:	f080 809c 	bcs.w	8000f96 <__udivmoddi4+0x2ce>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8099 	bls.w	8000f96 <__udivmoddi4+0x2ce>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	eba4 040e 	sub.w	r4, r4, lr
 8000e6c:	fa1f fe83 	uxth.w	lr, r3
 8000e70:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e74:	fb09 4413 	mls	r4, r9, r3, r4
 8000e78:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e7c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e80:	45a4      	cmp	ip, r4
 8000e82:	d908      	bls.n	8000e96 <__udivmoddi4+0x1ce>
 8000e84:	193c      	adds	r4, r7, r4
 8000e86:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e8a:	f080 8082 	bcs.w	8000f92 <__udivmoddi4+0x2ca>
 8000e8e:	45a4      	cmp	ip, r4
 8000e90:	d97f      	bls.n	8000f92 <__udivmoddi4+0x2ca>
 8000e92:	3b02      	subs	r3, #2
 8000e94:	443c      	add	r4, r7
 8000e96:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e9a:	eba4 040c 	sub.w	r4, r4, ip
 8000e9e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ea2:	4564      	cmp	r4, ip
 8000ea4:	4673      	mov	r3, lr
 8000ea6:	46e1      	mov	r9, ip
 8000ea8:	d362      	bcc.n	8000f70 <__udivmoddi4+0x2a8>
 8000eaa:	d05f      	beq.n	8000f6c <__udivmoddi4+0x2a4>
 8000eac:	b15d      	cbz	r5, 8000ec6 <__udivmoddi4+0x1fe>
 8000eae:	ebb8 0203 	subs.w	r2, r8, r3
 8000eb2:	eb64 0409 	sbc.w	r4, r4, r9
 8000eb6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eba:	fa22 f301 	lsr.w	r3, r2, r1
 8000ebe:	431e      	orrs	r6, r3
 8000ec0:	40cc      	lsrs	r4, r1
 8000ec2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	e74f      	b.n	8000d6a <__udivmoddi4+0xa2>
 8000eca:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ece:	0c01      	lsrs	r1, r0, #16
 8000ed0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ed4:	b280      	uxth	r0, r0
 8000ed6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eda:	463b      	mov	r3, r7
 8000edc:	4638      	mov	r0, r7
 8000ede:	463c      	mov	r4, r7
 8000ee0:	46b8      	mov	r8, r7
 8000ee2:	46be      	mov	lr, r7
 8000ee4:	2620      	movs	r6, #32
 8000ee6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eea:	eba2 0208 	sub.w	r2, r2, r8
 8000eee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ef2:	e766      	b.n	8000dc2 <__udivmoddi4+0xfa>
 8000ef4:	4601      	mov	r1, r0
 8000ef6:	e718      	b.n	8000d2a <__udivmoddi4+0x62>
 8000ef8:	4610      	mov	r0, r2
 8000efa:	e72c      	b.n	8000d56 <__udivmoddi4+0x8e>
 8000efc:	f1c6 0220 	rsb	r2, r6, #32
 8000f00:	fa2e f302 	lsr.w	r3, lr, r2
 8000f04:	40b7      	lsls	r7, r6
 8000f06:	40b1      	lsls	r1, r6
 8000f08:	fa20 f202 	lsr.w	r2, r0, r2
 8000f0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f10:	430a      	orrs	r2, r1
 8000f12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f16:	b2bc      	uxth	r4, r7
 8000f18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f1c:	0c11      	lsrs	r1, r2, #16
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb08 f904 	mul.w	r9, r8, r4
 8000f26:	40b0      	lsls	r0, r6
 8000f28:	4589      	cmp	r9, r1
 8000f2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f2e:	b280      	uxth	r0, r0
 8000f30:	d93e      	bls.n	8000fb0 <__udivmoddi4+0x2e8>
 8000f32:	1879      	adds	r1, r7, r1
 8000f34:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000f38:	d201      	bcs.n	8000f3e <__udivmoddi4+0x276>
 8000f3a:	4589      	cmp	r9, r1
 8000f3c:	d81f      	bhi.n	8000f7e <__udivmoddi4+0x2b6>
 8000f3e:	eba1 0109 	sub.w	r1, r1, r9
 8000f42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f46:	fb09 f804 	mul.w	r8, r9, r4
 8000f4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f4e:	b292      	uxth	r2, r2
 8000f50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f54:	4542      	cmp	r2, r8
 8000f56:	d229      	bcs.n	8000fac <__udivmoddi4+0x2e4>
 8000f58:	18ba      	adds	r2, r7, r2
 8000f5a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f5e:	d2c4      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d2c2      	bcs.n	8000eea <__udivmoddi4+0x222>
 8000f64:	f1a9 0102 	sub.w	r1, r9, #2
 8000f68:	443a      	add	r2, r7
 8000f6a:	e7be      	b.n	8000eea <__udivmoddi4+0x222>
 8000f6c:	45f0      	cmp	r8, lr
 8000f6e:	d29d      	bcs.n	8000eac <__udivmoddi4+0x1e4>
 8000f70:	ebbe 0302 	subs.w	r3, lr, r2
 8000f74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f78:	3801      	subs	r0, #1
 8000f7a:	46e1      	mov	r9, ip
 8000f7c:	e796      	b.n	8000eac <__udivmoddi4+0x1e4>
 8000f7e:	eba7 0909 	sub.w	r9, r7, r9
 8000f82:	4449      	add	r1, r9
 8000f84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8c:	fb09 f804 	mul.w	r8, r9, r4
 8000f90:	e7db      	b.n	8000f4a <__udivmoddi4+0x282>
 8000f92:	4673      	mov	r3, lr
 8000f94:	e77f      	b.n	8000e96 <__udivmoddi4+0x1ce>
 8000f96:	4650      	mov	r0, sl
 8000f98:	e766      	b.n	8000e68 <__udivmoddi4+0x1a0>
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	e6fd      	b.n	8000d9a <__udivmoddi4+0xd2>
 8000f9e:	443b      	add	r3, r7
 8000fa0:	3a02      	subs	r2, #2
 8000fa2:	e733      	b.n	8000e0c <__udivmoddi4+0x144>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	443b      	add	r3, r7
 8000faa:	e71c      	b.n	8000de6 <__udivmoddi4+0x11e>
 8000fac:	4649      	mov	r1, r9
 8000fae:	e79c      	b.n	8000eea <__udivmoddi4+0x222>
 8000fb0:	eba1 0109 	sub.w	r1, r1, r9
 8000fb4:	46c4      	mov	ip, r8
 8000fb6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fba:	fb09 f804 	mul.w	r8, r9, r4
 8000fbe:	e7c4      	b.n	8000f4a <__udivmoddi4+0x282>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <MPU6050_Init>:
static MPU6050_STATE_t MPU6050_ReadGyro(MPU6050_t *MPU6050, Gyro_t *GyroCalculated);
static MPU6050_STATE_t MPU6050_CalibrateGyro(MPU6050_t *MPU6050);

//Initialize MPU6050
MPU6050_STATE_t MPU6050_Init(MPU6050_t *MPU6050, I2C_HandleTypeDef *Hi2c, uint16_t Address)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	60f8      	str	r0, [r7, #12]
 8000fcc:	60b9      	str	r1, [r7, #8]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	80fb      	strh	r3, [r7, #6]
    uint8_t CheckID;

    MPU6050->hi2c     = Hi2c;
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	68ba      	ldr	r2, [r7, #8]
 8000fd6:	601a      	str	r2, [r3, #0]
    MPU6050->address  = Address;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	88fa      	ldrh	r2, [r7, #6]
 8000fdc:	809a      	strh	r2, [r3, #4]

    CheckID = Read8(MPU6050, 0x75);
 8000fde:	2175      	movs	r1, #117	@ 0x75
 8000fe0:	68f8      	ldr	r0, [r7, #12]
 8000fe2:	f000 f96d 	bl	80012c0 <Read8>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	75fb      	strb	r3, [r7, #23]
    if (CheckID != 0x68) 										//Checking IMU ID
 8000fea:	7dfb      	ldrb	r3, [r7, #23]
 8000fec:	2b68      	cmp	r3, #104	@ 0x68
 8000fee:	d001      	beq.n	8000ff4 <MPU6050_Init+0x30>
    {
        return MPU6050_ERROR;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	e01e      	b.n	8001032 <MPU6050_Init+0x6e>
    }

    if (MPU6050_WakeUp(MPU6050) != MPU6050_OK) 					//Waking up the IMU
 8000ff4:	68f8      	ldr	r0, [r7, #12]
 8000ff6:	f000 f820 	bl	800103a <MPU6050_WakeUp>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MPU6050_Init+0x40>
    {
        return MPU6050_ERROR;
 8001000:	2301      	movs	r3, #1
 8001002:	e016      	b.n	8001032 <MPU6050_Init+0x6e>
    }
    if (MPU6050_SetAccelerationRange(MPU6050) != MPU6050_OK) 	//Setting acceleration range
 8001004:	68f8      	ldr	r0, [r7, #12]
 8001006:	f000 f9d6 	bl	80013b6 <MPU6050_SetAccelerationRange>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MPU6050_Init+0x50>
    {
        return MPU6050_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e00e      	b.n	8001032 <MPU6050_Init+0x6e>
    }
    if (MPU6050_SetGyroRange(MPU6050) != MPU6050_OK) 			//Setting gyro range
 8001014:	68f8      	ldr	r0, [r7, #12]
 8001016:	f000 f9b5 	bl	8001384 <MPU6050_SetGyroRange>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MPU6050_Init+0x60>
    {
        return MPU6050_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	e006      	b.n	8001032 <MPU6050_Init+0x6e>
    }

    MPU6050_CalibrateAccel(MPU6050);		//Getting data to calibrate accel
 8001024:	68f8      	ldr	r0, [r7, #12]
 8001026:	f000 fa4a 	bl	80014be <MPU6050_CalibrateAccel>
    MPU6050_CalibrateGyro(MPU6050);			//Getting data to calibrate gyro
 800102a:	68f8      	ldr	r0, [r7, #12]
 800102c:	f000 fb1c 	bl	8001668 <MPU6050_CalibrateGyro>


    return MPU6050_OK;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}

0800103a <MPU6050_WakeUp>:
{
    return Read8(MPU6050, 0x75);
}

MPU6050_STATE_t MPU6050_WakeUp(MPU6050_t *MPU6050)
{
 800103a:	b580      	push	{r7, lr}
 800103c:	b084      	sub	sp, #16
 800103e:	af00      	add	r7, sp, #0
 8001040:	6078      	str	r0, [r7, #4]
    uint8_t Value = Read8(MPU6050, PWR_MGMT_1);
 8001042:	216b      	movs	r1, #107	@ 0x6b
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f000 f93b 	bl	80012c0 <Read8>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

    Value &= ~(1 << 6);  // disable sleep
 800104e:	7bfb      	ldrb	r3, [r7, #15]
 8001050:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001054:	73fb      	strb	r3, [r7, #15]
    Value &= ~(1 << 5);  // disable cycle
 8001056:	7bfb      	ldrb	r3, [r7, #15]
 8001058:	f023 0320 	bic.w	r3, r3, #32
 800105c:	73fb      	strb	r3, [r7, #15]
    Value |= (1 << 3);   // disable temp sensor
 800105e:	7bfb      	ldrb	r3, [r7, #15]
 8001060:	f043 0308 	orr.w	r3, r3, #8
 8001064:	73fb      	strb	r3, [r7, #15]

    return Write8(MPU6050, PWR_MGMT_1, Value);
 8001066:	7bfb      	ldrb	r3, [r7, #15]
 8001068:	461a      	mov	r2, r3
 800106a:	216b      	movs	r1, #107	@ 0x6b
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 f945 	bl	80012fc <Write8>
 8001072:	4603      	mov	r3, r0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	0000      	movs	r0, r0
	...

08001080 <MPU6050_DegFromAccel>:

//Calculating angles from accelerometr data
MPU6050_STATE_t MPU6050_DegFromAccel(MPU6050_t *MPU6050, float *Roll, float *Pitch)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	ed2d 8b02 	vpush	{d8}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	607a      	str	r2, [r7, #4]
    Accel_t Accel;
    MPU6050_ReadAcceleration(MPU6050, &Accel);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	68f8      	ldr	r0, [r7, #12]
 8001098:	f000 f9c8 	bl	800142c <MPU6050_ReadAcceleration>

    *Roll  = atan2f(Accel.AccelY, Accel.AccelZ) * 180.0f / M_PI;
 800109c:	edd7 7a06 	vldr	s15, [r7, #24]
 80010a0:	ed97 7a07 	vldr	s14, [r7, #28]
 80010a4:	eef0 0a47 	vmov.f32	s1, s14
 80010a8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ac:	f007 fc3c 	bl	8008928 <atan2f>
 80010b0:	eef0 7a40 	vmov.f32	s15, s0
 80010b4:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001168 <MPU6050_DegFromAccel+0xe8>
 80010b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010bc:	ee17 0a90 	vmov	r0, s15
 80010c0:	f7ff fa6a 	bl	8000598 <__aeabi_f2d>
 80010c4:	a326      	add	r3, pc, #152	@ (adr r3, 8001160 <MPU6050_DegFromAccel+0xe0>)
 80010c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ca:	f7ff fbe7 	bl	800089c <__aeabi_ddiv>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4610      	mov	r0, r2
 80010d4:	4619      	mov	r1, r3
 80010d6:	f7ff fd8f 	bl	8000bf8 <__aeabi_d2f>
 80010da:	4602      	mov	r2, r0
 80010dc:	68bb      	ldr	r3, [r7, #8]
 80010de:	601a      	str	r2, [r3, #0]
    *Pitch = atan2f(-Accel.AccelX, sqrtf(Accel.AccelY*Accel.AccelY + Accel.AccelZ*Accel.AccelZ)) * 180.0f / M_PI;
 80010e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80010e4:	eeb1 8a67 	vneg.f32	s16, s15
 80010e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80010ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80010f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80010f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80010fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001100:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001104:	eeb0 0a67 	vmov.f32	s0, s15
 8001108:	f007 fc10 	bl	800892c <sqrtf>
 800110c:	eef0 7a40 	vmov.f32	s15, s0
 8001110:	eef0 0a67 	vmov.f32	s1, s15
 8001114:	eeb0 0a48 	vmov.f32	s0, s16
 8001118:	f007 fc06 	bl	8008928 <atan2f>
 800111c:	eef0 7a40 	vmov.f32	s15, s0
 8001120:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001168 <MPU6050_DegFromAccel+0xe8>
 8001124:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001128:	ee17 0a90 	vmov	r0, s15
 800112c:	f7ff fa34 	bl	8000598 <__aeabi_f2d>
 8001130:	a30b      	add	r3, pc, #44	@ (adr r3, 8001160 <MPU6050_DegFromAccel+0xe0>)
 8001132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001136:	f7ff fbb1 	bl	800089c <__aeabi_ddiv>
 800113a:	4602      	mov	r2, r0
 800113c:	460b      	mov	r3, r1
 800113e:	4610      	mov	r0, r2
 8001140:	4619      	mov	r1, r3
 8001142:	f7ff fd59 	bl	8000bf8 <__aeabi_d2f>
 8001146:	4602      	mov	r2, r0
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	601a      	str	r2, [r3, #0]

    return MPU6050_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3720      	adds	r7, #32
 8001152:	46bd      	mov	sp, r7
 8001154:	ecbd 8b02 	vpop	{d8}
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	f3af 8000 	nop.w
 8001160:	54442d18 	.word	0x54442d18
 8001164:	400921fb 	.word	0x400921fb
 8001168:	43340000 	.word	0x43340000

0800116c <MPU6050_DegFromGyro>:
//Calculating angles from gyro data
MPU6050_STATE_t MPU6050_DegFromGyro(MPU6050_t *MPU6050, float *RollG, float *PitchG, float *YawG)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08a      	sub	sp, #40	@ 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
 8001178:	603b      	str	r3, [r7, #0]
    Gyro_t Gyro;
    MPU6050_ReadGyro(MPU6050, &Gyro);
 800117a:	f107 0314 	add.w	r3, r7, #20
 800117e:	4619      	mov	r1, r3
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f000 fa27 	bl	80015d4 <MPU6050_ReadGyro>

    static uint32_t LastTick = 0;
    uint32_t TimeNow = HAL_GetTick();
 8001186:	f000 ffb1 	bl	80020ec <HAL_GetTick>
 800118a:	6278      	str	r0, [r7, #36]	@ 0x24

    if(LastTick == 0)
 800118c:	4b24      	ldr	r3, [pc, #144]	@ (8001220 <MPU6050_DegFromGyro+0xb4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d104      	bne.n	800119e <MPU6050_DegFromGyro+0x32>
    {
    	//init
    	LastTick = TimeNow;
 8001194:	4a22      	ldr	r2, [pc, #136]	@ (8001220 <MPU6050_DegFromGyro+0xb4>)
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	6013      	str	r3, [r2, #0]
    	return MPU6050_OK;
 800119a:	2300      	movs	r3, #0
 800119c:	e03b      	b.n	8001216 <MPU6050_DegFromGyro+0xaa>
    }

    float dt = (float)(TimeNow - LastTick) / 1000;	//ms -> s
 800119e:	4b20      	ldr	r3, [pc, #128]	@ (8001220 <MPU6050_DegFromGyro+0xb4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011a4:	1ad3      	subs	r3, r2, r3
 80011a6:	ee07 3a90 	vmov	s15, r3
 80011aa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011ae:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001224 <MPU6050_DegFromGyro+0xb8>
 80011b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b6:	edc7 7a08 	vstr	s15, [r7, #32]
    LastTick = TimeNow;
 80011ba:	4a19      	ldr	r2, [pc, #100]	@ (8001220 <MPU6050_DegFromGyro+0xb4>)
 80011bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011be:	6013      	str	r3, [r2, #0]

    *RollG  += Gyro.GyroX * dt;
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	ed93 7a00 	vldr	s14, [r3]
 80011c6:	edd7 6a05 	vldr	s13, [r7, #20]
 80011ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80011ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	edc3 7a00 	vstr	s15, [r3]
    *PitchG += Gyro.GyroY * dt;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	ed93 7a00 	vldr	s14, [r3]
 80011e2:	edd7 6a06 	vldr	s13, [r7, #24]
 80011e6:	edd7 7a08 	vldr	s15, [r7, #32]
 80011ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	edc3 7a00 	vstr	s15, [r3]
    *YawG   += Gyro.GyroZ * dt;
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	ed93 7a00 	vldr	s14, [r3]
 80011fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8001202:	edd7 7a08 	vldr	s15, [r7, #32]
 8001206:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	edc3 7a00 	vstr	s15, [r3]

    return MPU6050_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3728      	adds	r7, #40	@ 0x28
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200001f4 	.word	0x200001f4
 8001224:	447a0000 	.word	0x447a0000

08001228 <MPU6050_Angle>:

//Calculating and combining data form accelerometr and gyro
MPU6050_STATE_t MPU6050_Angle(MPU6050_t *MPU6050, float *Roll, float *Pitch, float *Yaw, float dt)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08a      	sub	sp, #40	@ 0x28
 800122c:	af00      	add	r7, sp, #0
 800122e:	6178      	str	r0, [r7, #20]
 8001230:	6139      	str	r1, [r7, #16]
 8001232:	60fa      	str	r2, [r7, #12]
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	ed87 0a01 	vstr	s0, [r7, #4]
    float RollAccel, PitchAccel;

    //Accel
    MPU6050_DegFromAccel(MPU6050, &RollAccel, &PitchAccel);
 800123a:	f107 021c 	add.w	r2, r7, #28
 800123e:	f107 0320 	add.w	r3, r7, #32
 8001242:	4619      	mov	r1, r3
 8001244:	6978      	ldr	r0, [r7, #20]
 8001246:	f7ff ff1b 	bl	8001080 <MPU6050_DegFromAccel>

    //Gyro
    MPU6050_DegFromGyro(MPU6050, Roll, Pitch, Yaw);
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	68fa      	ldr	r2, [r7, #12]
 800124e:	6939      	ldr	r1, [r7, #16]
 8001250:	6978      	ldr	r0, [r7, #20]
 8001252:	f7ff ff8b 	bl	800116c <MPU6050_DegFromGyro>

    //Filter
    const float alpha = 0.98f;
 8001256:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <MPU6050_Angle+0x94>)
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    *Roll  = alpha * (*Roll)  + (1.0f - alpha) * RollAccel;
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	ed93 7a00 	vldr	s14, [r3]
 8001260:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001264:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001268:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800126c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001270:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001274:	edd7 7a08 	vldr	s15, [r7, #32]
 8001278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800127c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	edc3 7a00 	vstr	s15, [r3]
    *Pitch = alpha * (*Pitch) + (1.0f - alpha) * PitchAccel;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	ed93 7a00 	vldr	s14, [r3]
 800128c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001290:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001294:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001298:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800129c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80012a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	edc3 7a00 	vstr	s15, [r3]

    return MPU6050_OK;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3728      	adds	r7, #40	@ 0x28
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	3f7ae148 	.word	0x3f7ae148

080012c0 <Read8>:

//Help functions
static uint8_t Read8(MPU6050_t *MPU6050, uint8_t Register)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af04      	add	r7, sp, #16
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	70fb      	strb	r3, [r7, #3]
    uint8_t Value;
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6818      	ldr	r0, [r3, #0]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	889b      	ldrh	r3, [r3, #4]
 80012d4:	005b      	lsls	r3, r3, #1
 80012d6:	b299      	uxth	r1, r3
 80012d8:	78fb      	ldrb	r3, [r7, #3]
 80012da:	b29a      	uxth	r2, r3
 80012dc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80012e0:	9302      	str	r3, [sp, #8]
 80012e2:	2301      	movs	r3, #1
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	f107 030f 	add.w	r3, r7, #15
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	2301      	movs	r3, #1
 80012ee:	f001 fba7 	bl	8002a40 <HAL_I2C_Mem_Read>
    return Value;
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}

080012fc <Write8>:

static MPU6050_STATE_t Write8(MPU6050_t *MPU6050, uint8_t Register, uint8_t Value)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af04      	add	r7, sp, #16
 8001302:	6078      	str	r0, [r7, #4]
 8001304:	460b      	mov	r3, r1
 8001306:	70fb      	strb	r3, [r7, #3]
 8001308:	4613      	mov	r3, r2
 800130a:	70bb      	strb	r3, [r7, #2]
    return HAL_I2C_Mem_Write(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, &Value, 1, MPU6050_TIMEOUT);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6818      	ldr	r0, [r3, #0]
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	889b      	ldrh	r3, [r3, #4]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	b299      	uxth	r1, r3
 8001318:	78fb      	ldrb	r3, [r7, #3]
 800131a:	b29a      	uxth	r2, r3
 800131c:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001320:	9302      	str	r3, [sp, #8]
 8001322:	2301      	movs	r3, #1
 8001324:	9301      	str	r3, [sp, #4]
 8001326:	1cbb      	adds	r3, r7, #2
 8001328:	9300      	str	r3, [sp, #0]
 800132a:	2301      	movs	r3, #1
 800132c:	f001 fa74 	bl	8002818 <HAL_I2C_Mem_Write>
 8001330:	4603      	mov	r3, r0
}
 8001332:	4618      	mov	r0, r3
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <Read16>:

static int16_t Read16(MPU6050_t *MPU6050, uint8_t Register)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	b088      	sub	sp, #32
 800133e:	af04      	add	r7, sp, #16
 8001340:	6078      	str	r0, [r7, #4]
 8001342:	460b      	mov	r3, r1
 8001344:	70fb      	strb	r3, [r7, #3]
    uint8_t Value[2];
    HAL_I2C_Mem_Read(MPU6050->hi2c, (MPU6050->address) << 1, Register, 1, Value, 2, MPU6050_TIMEOUT);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6818      	ldr	r0, [r3, #0]
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	889b      	ldrh	r3, [r3, #4]
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	b299      	uxth	r1, r3
 8001352:	78fb      	ldrb	r3, [r7, #3]
 8001354:	b29a      	uxth	r2, r3
 8001356:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800135a:	9302      	str	r3, [sp, #8]
 800135c:	2302      	movs	r3, #2
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	9300      	str	r3, [sp, #0]
 8001366:	2301      	movs	r3, #1
 8001368:	f001 fb6a 	bl	8002a40 <HAL_I2C_Mem_Read>
    return (int16_t)((Value[0] << 8) | Value[1]);
 800136c:	7b3b      	ldrb	r3, [r7, #12]
 800136e:	b21b      	sxth	r3, r3
 8001370:	021b      	lsls	r3, r3, #8
 8001372:	b21a      	sxth	r2, r3
 8001374:	7b7b      	ldrb	r3, [r7, #13]
 8001376:	b21b      	sxth	r3, r3
 8001378:	4313      	orrs	r3, r2
 800137a:	b21b      	sxth	r3, r3
}
 800137c:	4618      	mov	r0, r3
 800137e:	3710      	adds	r7, #16
 8001380:	46bd      	mov	sp, r7
 8001382:	bd80      	pop	{r7, pc}

08001384 <MPU6050_SetGyroRange>:

static MPU6050_STATE_t MPU6050_SetGyroRange(MPU6050_t *MPU6050)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, GYRO_CONFIG);
 800138c:	211b      	movs	r1, #27
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f7ff ff96 	bl	80012c0 <Read8>
 8001394:	4603      	mov	r3, r0
 8001396:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // ±250°/s
 8001398:	7bfb      	ldrb	r3, [r7, #15]
 800139a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800139e:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, GYRO_CONFIG, RegisterValue);
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	461a      	mov	r2, r3
 80013a4:	211b      	movs	r1, #27
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f7ff ffa8 	bl	80012fc <Write8>
 80013ac:	4603      	mov	r3, r0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <MPU6050_SetAccelerationRange>:

static MPU6050_STATE_t MPU6050_SetAccelerationRange(MPU6050_t *MPU6050)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b084      	sub	sp, #16
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	6078      	str	r0, [r7, #4]
    uint8_t RegisterValue = Read8(MPU6050, ACCEL_CONFIG);
 80013be:	211c      	movs	r1, #28
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff ff7d 	bl	80012c0 <Read8>
 80013c6:	4603      	mov	r3, r0
 80013c8:	73fb      	strb	r3, [r7, #15]
    RegisterValue &= ~( (1 << 4) | (1 << 5) ); // ±2g
 80013ca:	7bfb      	ldrb	r3, [r7, #15]
 80013cc:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80013d0:	73fb      	strb	r3, [r7, #15]
    return Write8(MPU6050, ACCEL_CONFIG, RegisterValue);
 80013d2:	7bfb      	ldrb	r3, [r7, #15]
 80013d4:	461a      	mov	r2, r3
 80013d6:	211c      	movs	r1, #28
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff8f 	bl	80012fc <Write8>
 80013de:	4603      	mov	r3, r0
}
 80013e0:	4618      	mov	r0, r3
 80013e2:	3710      	adds	r7, #16
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}

080013e8 <MPU6050_ReadAccelerationRaw>:

// --- surowe i skalowane odczyty Accel/Gyro (prywatne) ---

static MPU6050_STATE_t MPU6050_ReadAccelerationRaw(MPU6050_t *MPU6050, AccelRaw_t *AccelRaw)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
    AccelRaw->AccelX = Read16(MPU6050, ACCEL_XOUT_H);
 80013f2:	213b      	movs	r1, #59	@ 0x3b
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f7ff ffa0 	bl	800133a <Read16>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	801a      	strh	r2, [r3, #0]
    AccelRaw->AccelY = Read16(MPU6050, ACCEL_YOUT_H);
 8001402:	213d      	movs	r1, #61	@ 0x3d
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	f7ff ff98 	bl	800133a <Read16>
 800140a:	4603      	mov	r3, r0
 800140c:	461a      	mov	r2, r3
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	805a      	strh	r2, [r3, #2]
    AccelRaw->AccelZ = Read16(MPU6050, ACCEL_ZOUT_H);
 8001412:	213f      	movs	r1, #63	@ 0x3f
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff90 	bl	800133a <Read16>
 800141a:	4603      	mov	r3, r0
 800141c:	461a      	mov	r2, r3
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	809a      	strh	r2, [r3, #4]
    return MPU6050_OK;
 8001422:	2300      	movs	r3, #0
}
 8001424:	4618      	mov	r0, r3
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <MPU6050_ReadAcceleration>:

static MPU6050_STATE_t MPU6050_ReadAcceleration(MPU6050_t *MPU6050, Accel_t *Accelerations)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b086      	sub	sp, #24
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
    AccelRaw_t Raw;
    MPU6050_ReadAccelerationRaw(MPU6050, &Raw);
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	4619      	mov	r1, r3
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ffd3 	bl	80013e8 <MPU6050_ReadAccelerationRaw>

    const float ScaleFactor = 16384.0f; // ±2g
 8001442:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 8001446:	617b      	str	r3, [r7, #20]

    Accelerations->AccelX = ((float)Raw.AccelX - MPU6050->AccelOffset.OffsetX) / ScaleFactor;
 8001448:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	edd3 7a02 	vldr	s15, [r3, #8]
 800145a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800145e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	edc3 7a00 	vstr	s15, [r3]
    Accelerations->AccelY = ((float)Raw.AccelY - MPU6050->AccelOffset.OffsetY) / ScaleFactor;
 800146c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001470:	ee07 3a90 	vmov	s15, r3
 8001474:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	edd3 7a03 	vldr	s15, [r3, #12]
 800147e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001482:	ed97 7a05 	vldr	s14, [r7, #20]
 8001486:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	edc3 7a01 	vstr	s15, [r3, #4]
    Accelerations->AccelZ = ((float)Raw.AccelZ - MPU6050->AccelOffset.OffsetZ) / ScaleFactor;
 8001490:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	edd3 7a04 	vldr	s15, [r3, #16]
 80014a2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80014a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80014aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <MPU6050_CalibrateAccel>:

static MPU6050_STATE_t MPU6050_CalibrateAccel(MPU6050_t *MPU6050)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b08a      	sub	sp, #40	@ 0x28
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
    Accel_t Accelerations;
    uint32_t SumX = 0, SumY = 0, SumZ = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ca:	2300      	movs	r3, #0
 80014cc:	623b      	str	r3, [r7, #32]
 80014ce:	2300      	movs	r3, #0
 80014d0:	61fb      	str	r3, [r7, #28]
    uint8_t i;
    for(i = 0; i < 100; i++)
 80014d2:	2300      	movs	r3, #0
 80014d4:	76fb      	strb	r3, [r7, #27]
 80014d6:	e032      	b.n	800153e <MPU6050_CalibrateAccel+0x80>
    {
    	MPU6050_ReadAcceleration(MPU6050, &Accelerations);
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	4619      	mov	r1, r3
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff ffa4 	bl	800142c <MPU6050_ReadAcceleration>
    	SumX += Accelerations.AccelX;
 80014e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e6:	ee07 3a90 	vmov	s15, r3
 80014ea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014ee:	edd7 7a03 	vldr	s15, [r7, #12]
 80014f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014fa:	ee17 3a90 	vmov	r3, s15
 80014fe:	627b      	str	r3, [r7, #36]	@ 0x24
    	SumY += Accelerations.AccelY;
 8001500:	6a3b      	ldr	r3, [r7, #32]
 8001502:	ee07 3a90 	vmov	s15, r3
 8001506:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800150a:	edd7 7a04 	vldr	s15, [r7, #16]
 800150e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001512:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001516:	ee17 3a90 	vmov	r3, s15
 800151a:	623b      	str	r3, [r7, #32]
    	SumZ += Accelerations.AccelZ;
 800151c:	69fb      	ldr	r3, [r7, #28]
 800151e:	ee07 3a90 	vmov	s15, r3
 8001522:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001526:	edd7 7a05 	vldr	s15, [r7, #20]
 800152a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800152e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001532:	ee17 3a90 	vmov	r3, s15
 8001536:	61fb      	str	r3, [r7, #28]
    for(i = 0; i < 100; i++)
 8001538:	7efb      	ldrb	r3, [r7, #27]
 800153a:	3301      	adds	r3, #1
 800153c:	76fb      	strb	r3, [r7, #27]
 800153e:	7efb      	ldrb	r3, [r7, #27]
 8001540:	2b63      	cmp	r3, #99	@ 0x63
 8001542:	d9c9      	bls.n	80014d8 <MPU6050_CalibrateAccel+0x1a>
    }
    MPU6050->AccelOffset.OffsetX = SumX / i;
 8001544:	7efb      	ldrb	r3, [r7, #27]
 8001546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001548:	fbb2 f3f3 	udiv	r3, r2, r3
 800154c:	ee07 3a90 	vmov	s15, r3
 8001550:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	edc3 7a02 	vstr	s15, [r3, #8]
    MPU6050->AccelOffset.OffsetY = SumY / i;
 800155a:	7efb      	ldrb	r3, [r7, #27]
 800155c:	6a3a      	ldr	r2, [r7, #32]
 800155e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001562:	ee07 3a90 	vmov	s15, r3
 8001566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	edc3 7a03 	vstr	s15, [r3, #12]
    MPU6050->AccelOffset.OffsetZ = SumZ / i;
 8001570:	7efb      	ldrb	r3, [r7, #27]
 8001572:	69fa      	ldr	r2, [r7, #28]
 8001574:	fbb2 f3f3 	udiv	r3, r2, r3
 8001578:	ee07 3a90 	vmov	s15, r3
 800157c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	edc3 7a04 	vstr	s15, [r3, #16]

    return MPU6050_OK;
 8001586:	2300      	movs	r3, #0
}
 8001588:	4618      	mov	r0, r3
 800158a:	3728      	adds	r7, #40	@ 0x28
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <MPU6050_ReadGyroRaw>:

static MPU6050_STATE_t MPU6050_ReadGyroRaw(MPU6050_t *MPU6050, GyroRaw_t *GyroRaw)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
 8001598:	6039      	str	r1, [r7, #0]
    GyroRaw->GyroX = Read16(MPU6050, GYRO_XOUT_H);
 800159a:	2143      	movs	r1, #67	@ 0x43
 800159c:	6878      	ldr	r0, [r7, #4]
 800159e:	f7ff fecc 	bl	800133a <Read16>
 80015a2:	4603      	mov	r3, r0
 80015a4:	461a      	mov	r2, r3
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	801a      	strh	r2, [r3, #0]
    GyroRaw->GyroY = Read16(MPU6050, GYRO_YOUT_H);
 80015aa:	2145      	movs	r1, #69	@ 0x45
 80015ac:	6878      	ldr	r0, [r7, #4]
 80015ae:	f7ff fec4 	bl	800133a <Read16>
 80015b2:	4603      	mov	r3, r0
 80015b4:	461a      	mov	r2, r3
 80015b6:	683b      	ldr	r3, [r7, #0]
 80015b8:	805a      	strh	r2, [r3, #2]
    GyroRaw->GyroZ = Read16(MPU6050, GYRO_ZOUT_H);
 80015ba:	2147      	movs	r1, #71	@ 0x47
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff febc 	bl	800133a <Read16>
 80015c2:	4603      	mov	r3, r0
 80015c4:	461a      	mov	r2, r3
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	809a      	strh	r2, [r3, #4]
    return MPU6050_OK;
 80015ca:	2300      	movs	r3, #0
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <MPU6050_ReadGyro>:

static MPU6050_STATE_t MPU6050_ReadGyro(MPU6050_t *MPU6050, Gyro_t *GyroCalculated)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
    GyroRaw_t Raw;
    MPU6050_ReadGyroRaw(MPU6050, &Raw);
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	4619      	mov	r1, r3
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f7ff ffd3 	bl	8001590 <MPU6050_ReadGyroRaw>

    const float ScaleFactor = 131.0f; // ±250°/s
 80015ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001664 <MPU6050_ReadGyro+0x90>)
 80015ec:	617b      	str	r3, [r7, #20]

    GyroCalculated->GyroX = (float)((Raw.GyroX - MPU6050->GyroOffset.OffsetX) / ScaleFactor);
 80015ee:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015f2:	ee07 3a90 	vmov	s15, r3
 80015f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	edd3 7a05 	vldr	s15, [r3, #20]
 8001600:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001604:	ed97 7a05 	vldr	s14, [r7, #20]
 8001608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	edc3 7a00 	vstr	s15, [r3]
    GyroCalculated->GyroY = (float)((Raw.GyroY - MPU6050->GyroOffset.OffsetY) / ScaleFactor);
 8001612:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001616:	ee07 3a90 	vmov	s15, r3
 800161a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	edd3 7a06 	vldr	s15, [r3, #24]
 8001624:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001628:	ed97 7a05 	vldr	s14, [r7, #20]
 800162c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	edc3 7a01 	vstr	s15, [r3, #4]
    GyroCalculated->GyroZ = (float)((Raw.GyroZ - MPU6050->GyroOffset.OffsetZ) / ScaleFactor);
 8001636:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800163a:	ee07 3a90 	vmov	s15, r3
 800163e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	edd3 7a07 	vldr	s15, [r3, #28]
 8001648:	ee77 6a67 	vsub.f32	s13, s14, s15
 800164c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001650:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	edc3 7a02 	vstr	s15, [r3, #8]

    return MPU6050_OK;
 800165a:	2300      	movs	r3, #0
}
 800165c:	4618      	mov	r0, r3
 800165e:	3718      	adds	r7, #24
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	43030000 	.word	0x43030000

08001668 <MPU6050_CalibrateGyro>:

static MPU6050_STATE_t MPU6050_CalibrateGyro(MPU6050_t *MPU6050)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08a      	sub	sp, #40	@ 0x28
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
    Gyro_t Gyro;
    uint32_t SumX = 0, SumY = 0, SumZ = 0;
 8001670:	2300      	movs	r3, #0
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
 8001674:	2300      	movs	r3, #0
 8001676:	623b      	str	r3, [r7, #32]
 8001678:	2300      	movs	r3, #0
 800167a:	61fb      	str	r3, [r7, #28]
    uint8_t i;
    for(i = 0; i < 100; i++)
 800167c:	2300      	movs	r3, #0
 800167e:	76fb      	strb	r3, [r7, #27]
 8001680:	e032      	b.n	80016e8 <MPU6050_CalibrateGyro+0x80>
    {
    	MPU6050_ReadGyro(MPU6050, &Gyro);
 8001682:	f107 030c 	add.w	r3, r7, #12
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ffa3 	bl	80015d4 <MPU6050_ReadGyro>
    	SumX += Gyro.GyroX;
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	ee07 3a90 	vmov	s15, r3
 8001694:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001698:	edd7 7a03 	vldr	s15, [r7, #12]
 800169c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016a4:	ee17 3a90 	vmov	r3, s15
 80016a8:	627b      	str	r3, [r7, #36]	@ 0x24
    	SumY += Gyro.GyroY;
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	ee07 3a90 	vmov	s15, r3
 80016b0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80016b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016c0:	ee17 3a90 	vmov	r3, s15
 80016c4:	623b      	str	r3, [r7, #32]
    	SumZ += Gyro.GyroZ;
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	ee07 3a90 	vmov	s15, r3
 80016cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016d0:	edd7 7a05 	vldr	s15, [r7, #20]
 80016d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80016dc:	ee17 3a90 	vmov	r3, s15
 80016e0:	61fb      	str	r3, [r7, #28]
    for(i = 0; i < 100; i++)
 80016e2:	7efb      	ldrb	r3, [r7, #27]
 80016e4:	3301      	adds	r3, #1
 80016e6:	76fb      	strb	r3, [r7, #27]
 80016e8:	7efb      	ldrb	r3, [r7, #27]
 80016ea:	2b63      	cmp	r3, #99	@ 0x63
 80016ec:	d9c9      	bls.n	8001682 <MPU6050_CalibrateGyro+0x1a>
    }
    MPU6050->GyroOffset.OffsetX = SumX / i;
 80016ee:	7efb      	ldrb	r3, [r7, #27]
 80016f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	edc3 7a05 	vstr	s15, [r3, #20]
    MPU6050->GyroOffset.OffsetY = SumY / i;
 8001704:	7efb      	ldrb	r3, [r7, #27]
 8001706:	6a3a      	ldr	r2, [r7, #32]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	edc3 7a06 	vstr	s15, [r3, #24]
    MPU6050->GyroOffset.OffsetZ = SumZ / i;
 800171a:	7efb      	ldrb	r3, [r7, #27]
 800171c:	69fa      	ldr	r2, [r7, #28]
 800171e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001722:	ee07 3a90 	vmov	s15, r3
 8001726:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	edc3 7a07 	vstr	s15, [r3, #28]

    return MPU6050_OK;
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	3728      	adds	r7, #40	@ 0x28
 8001736:	46bd      	mov	sp, r7
 8001738:	bd80      	pop	{r7, pc}
	...

0800173c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b08a      	sub	sp, #40	@ 0x28
 8001740:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001742:	f107 0314 	add.w	r3, r7, #20
 8001746:	2200      	movs	r2, #0
 8001748:	601a      	str	r2, [r3, #0]
 800174a:	605a      	str	r2, [r3, #4]
 800174c:	609a      	str	r2, [r3, #8]
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001752:	4b2f      	ldr	r3, [pc, #188]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001756:	4a2e      	ldr	r2, [pc, #184]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001758:	f043 0304 	orr.w	r3, r3, #4
 800175c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175e:	4b2c      	ldr	r3, [pc, #176]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001762:	f003 0304 	and.w	r3, r3, #4
 8001766:	613b      	str	r3, [r7, #16]
 8001768:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800176a:	4b29      	ldr	r3, [pc, #164]	@ (8001810 <MX_GPIO_Init+0xd4>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	4a28      	ldr	r2, [pc, #160]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001770:	f043 0320 	orr.w	r3, r3, #32
 8001774:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001776:	4b26      	ldr	r3, [pc, #152]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	f003 0320 	and.w	r3, r3, #32
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001782:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001786:	4a22      	ldr	r2, [pc, #136]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001788:	f043 0301 	orr.w	r3, r3, #1
 800178c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178e:	4b20      	ldr	r3, [pc, #128]	@ (8001810 <MX_GPIO_Init+0xd4>)
 8001790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001792:	f003 0301 	and.w	r3, r3, #1
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <MX_GPIO_Init+0xd4>)
 800179c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800179e:	4a1c      	ldr	r2, [pc, #112]	@ (8001810 <MX_GPIO_Init+0xd4>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001810 <MX_GPIO_Init+0xd4>)
 80017a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2120      	movs	r1, #32
 80017b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ba:	f000 ff57 	bl	800266c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80017c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80017c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	2300      	movs	r3, #0
 80017cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017ce:	f107 0314 	add.w	r3, r7, #20
 80017d2:	4619      	mov	r1, r3
 80017d4:	480f      	ldr	r0, [pc, #60]	@ (8001814 <MX_GPIO_Init+0xd8>)
 80017d6:	f000 fdc7 	bl	8002368 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80017da:	2320      	movs	r3, #32
 80017dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017de:	2301      	movs	r3, #1
 80017e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017e6:	2300      	movs	r3, #0
 80017e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80017ea:	f107 0314 	add.w	r3, r7, #20
 80017ee:	4619      	mov	r1, r3
 80017f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f4:	f000 fdb8 	bl	8002368 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2100      	movs	r1, #0
 80017fc:	2028      	movs	r0, #40	@ 0x28
 80017fe:	f000 fd7e 	bl	80022fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001802:	2028      	movs	r0, #40	@ 0x28
 8001804:	f000 fd95 	bl	8002332 <HAL_NVIC_EnableIRQ>

}
 8001808:	bf00      	nop
 800180a:	3728      	adds	r7, #40	@ 0x28
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	48000800 	.word	0x48000800

08001818 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800181c:	4b1b      	ldr	r3, [pc, #108]	@ (800188c <MX_I2C1_Init+0x74>)
 800181e:	4a1c      	ldr	r2, [pc, #112]	@ (8001890 <MX_I2C1_Init+0x78>)
 8001820:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001822:	4b1a      	ldr	r3, [pc, #104]	@ (800188c <MX_I2C1_Init+0x74>)
 8001824:	4a1b      	ldr	r2, [pc, #108]	@ (8001894 <MX_I2C1_Init+0x7c>)
 8001826:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001828:	4b18      	ldr	r3, [pc, #96]	@ (800188c <MX_I2C1_Init+0x74>)
 800182a:	2200      	movs	r2, #0
 800182c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800182e:	4b17      	ldr	r3, [pc, #92]	@ (800188c <MX_I2C1_Init+0x74>)
 8001830:	2201      	movs	r2, #1
 8001832:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001834:	4b15      	ldr	r3, [pc, #84]	@ (800188c <MX_I2C1_Init+0x74>)
 8001836:	2200      	movs	r2, #0
 8001838:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800183a:	4b14      	ldr	r3, [pc, #80]	@ (800188c <MX_I2C1_Init+0x74>)
 800183c:	2200      	movs	r2, #0
 800183e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001840:	4b12      	ldr	r3, [pc, #72]	@ (800188c <MX_I2C1_Init+0x74>)
 8001842:	2200      	movs	r2, #0
 8001844:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001846:	4b11      	ldr	r3, [pc, #68]	@ (800188c <MX_I2C1_Init+0x74>)
 8001848:	2200      	movs	r2, #0
 800184a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800184c:	4b0f      	ldr	r3, [pc, #60]	@ (800188c <MX_I2C1_Init+0x74>)
 800184e:	2200      	movs	r2, #0
 8001850:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001852:	480e      	ldr	r0, [pc, #56]	@ (800188c <MX_I2C1_Init+0x74>)
 8001854:	f000 ff45 	bl	80026e2 <HAL_I2C_Init>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d001      	beq.n	8001862 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800185e:	f000 f94d 	bl	8001afc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001862:	2100      	movs	r1, #0
 8001864:	4809      	ldr	r0, [pc, #36]	@ (800188c <MX_I2C1_Init+0x74>)
 8001866:	f001 fcc7 	bl	80031f8 <HAL_I2CEx_ConfigAnalogFilter>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001870:	f000 f944 	bl	8001afc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001874:	2100      	movs	r1, #0
 8001876:	4805      	ldr	r0, [pc, #20]	@ (800188c <MX_I2C1_Init+0x74>)
 8001878:	f001 fd09 	bl	800328e <HAL_I2CEx_ConfigDigitalFilter>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001882:	f000 f93b 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001886:	bf00      	nop
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	200001f8 	.word	0x200001f8
 8001890:	40005400 	.word	0x40005400
 8001894:	40b285c2 	.word	0x40b285c2

08001898 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b09e      	sub	sp, #120	@ 0x78
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	2254      	movs	r2, #84	@ 0x54
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 ff68 	bl	800678e <memset>
  if(i2cHandle->Instance==I2C1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001940 <HAL_I2C_MspInit+0xa8>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d136      	bne.n	8001936 <HAL_I2C_MspInit+0x9e>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80018c8:	2340      	movs	r3, #64	@ 0x40
 80018ca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80018cc:	2300      	movs	r3, #0
 80018ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d0:	f107 0310 	add.w	r3, r7, #16
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fb09 	bl	8003eec <HAL_RCCEx_PeriphCLKConfig>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d001      	beq.n	80018e4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80018e0:	f000 f90c 	bl	8001afc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e4:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 80018e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e8:	4a16      	ldr	r2, [pc, #88]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 80018ea:	f043 0302 	orr.w	r3, r3, #2
 80018ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f0:	4b14      	ldr	r3, [pc, #80]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 80018f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f4:	f003 0302 	and.w	r3, r3, #2
 80018f8:	60fb      	str	r3, [r7, #12]
 80018fa:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001900:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001902:	2312      	movs	r3, #18
 8001904:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800190a:	2300      	movs	r3, #0
 800190c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800190e:	2304      	movs	r3, #4
 8001910:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001912:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001916:	4619      	mov	r1, r3
 8001918:	480b      	ldr	r0, [pc, #44]	@ (8001948 <HAL_I2C_MspInit+0xb0>)
 800191a:	f000 fd25 	bl	8002368 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800191e:	4b09      	ldr	r3, [pc, #36]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	4a08      	ldr	r2, [pc, #32]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 8001924:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001928:	6593      	str	r3, [r2, #88]	@ 0x58
 800192a:	4b06      	ldr	r3, [pc, #24]	@ (8001944 <HAL_I2C_MspInit+0xac>)
 800192c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001936:	bf00      	nop
 8001938:	3778      	adds	r7, #120	@ 0x78
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40005400 	.word	0x40005400
 8001944:	40021000 	.word	0x40021000
 8001948:	48000400 	.word	0x48000400

0800194c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001950:	f000 fb67 	bl	8002022 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001954:	f000 f864 	bl	8001a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001958:	f7ff fef0 	bl	800173c <MX_GPIO_Init>
  MX_I2C1_Init();
 800195c:	f7ff ff5c 	bl	8001818 <MX_I2C1_Init>
  MX_LPUART1_UART_Init();
 8001960:	f000 fa94 	bl	8001e8c <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8001964:	f000 fa18 	bl	8001d98 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8001968:	f000 f8a5 	bl	8001ab6 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Status = MPU6050_Init(&MPU6050, &hi2c1, 0x68);
 800196c:	2268      	movs	r2, #104	@ 0x68
 800196e:	491d      	ldr	r1, [pc, #116]	@ (80019e4 <main+0x98>)
 8001970:	481d      	ldr	r0, [pc, #116]	@ (80019e8 <main+0x9c>)
 8001972:	f7ff fb27 	bl	8000fc4 <MPU6050_Init>
 8001976:	4603      	mov	r3, r0
 8001978:	461a      	mov	r2, r3
 800197a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ec <main+0xa0>)
 800197c:	701a      	strb	r2, [r3, #0]
  sprintf(Message, "Status = %d\n", Status);
 800197e:	4b1b      	ldr	r3, [pc, #108]	@ (80019ec <main+0xa0>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	461a      	mov	r2, r3
 8001984:	491a      	ldr	r1, [pc, #104]	@ (80019f0 <main+0xa4>)
 8001986:	481b      	ldr	r0, [pc, #108]	@ (80019f4 <main+0xa8>)
 8001988:	f004 fe9c 	bl	80066c4 <siprintf>
  HAL_UART_Transmit(&hlpuart1, (uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);
 800198c:	4819      	ldr	r0, [pc, #100]	@ (80019f4 <main+0xa8>)
 800198e:	f7fe fc97 	bl	80002c0 <strlen>
 8001992:	4603      	mov	r3, r0
 8001994:	b29a      	uxth	r2, r3
 8001996:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800199a:	4916      	ldr	r1, [pc, #88]	@ (80019f4 <main+0xa8>)
 800199c:	4816      	ldr	r0, [pc, #88]	@ (80019f8 <main+0xac>)
 800199e:	f003 facd 	bl	8004f3c <HAL_UART_Transmit>

  HAL_TIM_Base_Start_IT(&htim1);
 80019a2:	4816      	ldr	r0, [pc, #88]	@ (80019fc <main+0xb0>)
 80019a4:	f002 fd48 	bl	8004438 <HAL_TIM_Base_Start_IT>

	  //MPU6050_ReadAcceleration(&MPU6050, &Accelerations, AccelOffset);
	  //sprintf(Message, "Accel X: %f\n", Accelerations.AccelX);
	  //HAL_UART_Transmit(&hlpuart1, (uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);

	  if(InterruptFlag)
 80019a8:	4b15      	ldr	r3, [pc, #84]	@ (8001a00 <main+0xb4>)
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d0fa      	beq.n	80019a8 <main+0x5c>
		{
		  InterruptFlag = 0;
 80019b2:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <main+0xb4>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
		  MPU6050_Angle(&MPU6050, &Roll, &Pitch, &Yaw, dt);
 80019b8:	4b12      	ldr	r3, [pc, #72]	@ (8001a04 <main+0xb8>)
 80019ba:	edd3 7a00 	vldr	s15, [r3]
 80019be:	eeb0 0a67 	vmov.f32	s0, s15
 80019c2:	4b11      	ldr	r3, [pc, #68]	@ (8001a08 <main+0xbc>)
 80019c4:	4a11      	ldr	r2, [pc, #68]	@ (8001a0c <main+0xc0>)
 80019c6:	4912      	ldr	r1, [pc, #72]	@ (8001a10 <main+0xc4>)
 80019c8:	4807      	ldr	r0, [pc, #28]	@ (80019e8 <main+0x9c>)
 80019ca:	f7ff fc2d 	bl	8001228 <MPU6050_Angle>
		  //HAL_Delay(10);
		  //MPU6050_DegFromAccel(&MPU6050, &RollAccel, &PitchAccel);
		  //sprintf(Message, "RollA: %.3f, PitchA: %.3f\n", RollAccel, PitchAccel);
		  //HAL_UART_Transmit(&hlpuart1,(uint8_t*) Message, strlen(Message), HAL_MAX_DELAY);

		  HAL_Delay(10);
 80019ce:	200a      	movs	r0, #10
 80019d0:	f000 fb98 	bl	8002104 <HAL_Delay>
		  MPU6050_DegFromGyro(&MPU6050, &RollGyro, &PitchGyro, &YawGyro);
 80019d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a14 <main+0xc8>)
 80019d6:	4a10      	ldr	r2, [pc, #64]	@ (8001a18 <main+0xcc>)
 80019d8:	4910      	ldr	r1, [pc, #64]	@ (8001a1c <main+0xd0>)
 80019da:	4803      	ldr	r0, [pc, #12]	@ (80019e8 <main+0x9c>)
 80019dc:	f7ff fbc6 	bl	800116c <MPU6050_DegFromGyro>
	  if(InterruptFlag)
 80019e0:	e7e2      	b.n	80019a8 <main+0x5c>
 80019e2:	bf00      	nop
 80019e4:	200001f8 	.word	0x200001f8
 80019e8:	2000024c 	.word	0x2000024c
 80019ec:	2000026c 	.word	0x2000026c
 80019f0:	08008c80 	.word	0x08008c80
 80019f4:	2000027c 	.word	0x2000027c
 80019f8:	2000035c 	.word	0x2000035c
 80019fc:	20000310 	.word	0x20000310
 8001a00:	20000308 	.word	0x20000308
 8001a04:	20000000 	.word	0x20000000
 8001a08:	20000278 	.word	0x20000278
 8001a0c:	20000274 	.word	0x20000274
 8001a10:	20000270 	.word	0x20000270
 8001a14:	20000304 	.word	0x20000304
 8001a18:	20000300 	.word	0x20000300
 8001a1c:	200002fc 	.word	0x200002fc

08001a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b094      	sub	sp, #80	@ 0x50
 8001a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a26:	f107 0318 	add.w	r3, r7, #24
 8001a2a:	2238      	movs	r2, #56	@ 0x38
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f004 fead 	bl	800678e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a34:	1d3b      	adds	r3, r7, #4
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
 8001a3a:	605a      	str	r2, [r3, #4]
 8001a3c:	609a      	str	r2, [r3, #8]
 8001a3e:	60da      	str	r2, [r3, #12]
 8001a40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a42:	2000      	movs	r0, #0
 8001a44:	f001 fc70 	bl	8003328 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a48:	2302      	movs	r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a50:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a52:	2340      	movs	r3, #64	@ 0x40
 8001a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a56:	2302      	movs	r3, #2
 8001a58:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001a5e:	2304      	movs	r3, #4
 8001a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001a62:	2355      	movs	r3, #85	@ 0x55
 8001a64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a72:	f107 0318 	add.w	r3, r7, #24
 8001a76:	4618      	mov	r0, r3
 8001a78:	f001 fd0a 	bl	8003490 <HAL_RCC_OscConfig>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a82:	f000 f83b 	bl	8001afc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a86:	230f      	movs	r3, #15
 8001a88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a92:	2300      	movs	r3, #0
 8001a94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a96:	2300      	movs	r3, #0
 8001a98:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	2104      	movs	r1, #4
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f002 f808 	bl	8003ab4 <HAL_RCC_ClockConfig>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001aaa:	f000 f827 	bl	8001afc <Error_Handler>
  }
}
 8001aae:	bf00      	nop
 8001ab0:	3750      	adds	r7, #80	@ 0x50
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}

08001ab6 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001aba:	2200      	movs	r2, #0
 8001abc:	2100      	movs	r1, #0
 8001abe:	2019      	movs	r0, #25
 8001ac0:	f000 fc1d 	bl	80022fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001ac4:	2019      	movs	r0, #25
 8001ac6:	f000 fc34 	bl	8002332 <HAL_NVIC_EnableIRQ>
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM1)
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	4a05      	ldr	r2, [pc, #20]	@ (8001af4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	d102      	bne.n	8001ae8 <HAL_TIM_PeriodElapsedCallback+0x18>
	{
		 InterruptFlag = 1;
 8001ae2:	4b05      	ldr	r3, [pc, #20]	@ (8001af8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	701a      	strb	r2, [r3, #0]
	}
}
 8001ae8:	bf00      	nop
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	40012c00 	.word	0x40012c00
 8001af8:	20000308 	.word	0x20000308

08001afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b00:	b672      	cpsid	i
}
 8001b02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <Error_Handler+0x8>

08001b08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b082      	sub	sp, #8
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b12:	4a0e      	ldr	r2, [pc, #56]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	607b      	str	r3, [r7, #4]
 8001b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	4b09      	ldr	r3, [pc, #36]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2a:	4a08      	ldr	r2, [pc, #32]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b30:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b32:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_MspInit+0x44>)
 8001b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b3a:	603b      	str	r3, [r7, #0]
 8001b3c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001b3e:	f001 fc97 	bl	8003470 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000

08001b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b54:	bf00      	nop
 8001b56:	e7fd      	b.n	8001b54 <NMI_Handler+0x4>

08001b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <HardFault_Handler+0x4>

08001b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b64:	bf00      	nop
 8001b66:	e7fd      	b.n	8001b64 <MemManage_Handler+0x4>

08001b68 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b6c:	bf00      	nop
 8001b6e:	e7fd      	b.n	8001b6c <BusFault_Handler+0x4>

08001b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b74:	bf00      	nop
 8001b76:	e7fd      	b.n	8001b74 <UsageFault_Handler+0x4>

08001b78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr

08001b86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr

08001ba2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba6:	f000 fa8f 	bl	80020c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001baa:	bf00      	nop
 8001bac:	bd80      	pop	{r7, pc}
	...

08001bb0 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bb4:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <TIM1_BRK_TIM15_IRQHandler+0x10>)
 8001bb6:	f002 fcb7 	bl	8004528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000310 	.word	0x20000310

08001bc4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bc8:	4802      	ldr	r0, [pc, #8]	@ (8001bd4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001bca:	f002 fcad 	bl	8004528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000310 	.word	0x20000310

08001bd8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001bdc:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001be0:	f000 fd5c 	bl	800269c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return 1;
 8001bec:	2301      	movs	r3, #1
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr

08001bf8 <_kill>:

int _kill(int pid, int sig)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c02:	f004 fe17 	bl	8006834 <__errno>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2216      	movs	r2, #22
 8001c0a:	601a      	str	r2, [r3, #0]
  return -1;
 8001c0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c10:	4618      	mov	r0, r3
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_exit>:

void _exit (int status)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c20:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	f7ff ffe7 	bl	8001bf8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c2a:	bf00      	nop
 8001c2c:	e7fd      	b.n	8001c2a <_exit+0x12>

08001c2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b086      	sub	sp, #24
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	60f8      	str	r0, [r7, #12]
 8001c36:	60b9      	str	r1, [r7, #8]
 8001c38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	e00a      	b.n	8001c56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c40:	f3af 8000 	nop.w
 8001c44:	4601      	mov	r1, r0
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	1c5a      	adds	r2, r3, #1
 8001c4a:	60ba      	str	r2, [r7, #8]
 8001c4c:	b2ca      	uxtb	r2, r1
 8001c4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	3301      	adds	r3, #1
 8001c54:	617b      	str	r3, [r7, #20]
 8001c56:	697a      	ldr	r2, [r7, #20]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	dbf0      	blt.n	8001c40 <_read+0x12>
  }

  return len;
 8001c5e:	687b      	ldr	r3, [r7, #4]
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3718      	adds	r7, #24
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b086      	sub	sp, #24
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
 8001c78:	e009      	b.n	8001c8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	1c5a      	adds	r2, r3, #1
 8001c7e:	60ba      	str	r2, [r7, #8]
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	4618      	mov	r0, r3
 8001c84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	617b      	str	r3, [r7, #20]
 8001c8e:	697a      	ldr	r2, [r7, #20]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	dbf1      	blt.n	8001c7a <_write+0x12>
  }
  return len;
 8001c96:	687b      	ldr	r3, [r7, #4]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3718      	adds	r7, #24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <_close>:

int _close(int file)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ca8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b083      	sub	sp, #12
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cc8:	605a      	str	r2, [r3, #4]
  return 0;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	370c      	adds	r7, #12
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_isatty>:

int _isatty(int file)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ce0:	2301      	movs	r3, #1
}
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b085      	sub	sp, #20
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cfa:	2300      	movs	r3, #0
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3714      	adds	r7, #20
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d10:	4a14      	ldr	r2, [pc, #80]	@ (8001d64 <_sbrk+0x5c>)
 8001d12:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <_sbrk+0x60>)
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d1c:	4b13      	ldr	r3, [pc, #76]	@ (8001d6c <_sbrk+0x64>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d24:	4b11      	ldr	r3, [pc, #68]	@ (8001d6c <_sbrk+0x64>)
 8001d26:	4a12      	ldr	r2, [pc, #72]	@ (8001d70 <_sbrk+0x68>)
 8001d28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d2a:	4b10      	ldr	r3, [pc, #64]	@ (8001d6c <_sbrk+0x64>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d207      	bcs.n	8001d48 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d38:	f004 fd7c 	bl	8006834 <__errno>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	220c      	movs	r2, #12
 8001d40:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d42:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d46:	e009      	b.n	8001d5c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d48:	4b08      	ldr	r3, [pc, #32]	@ (8001d6c <_sbrk+0x64>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d4e:	4b07      	ldr	r3, [pc, #28]	@ (8001d6c <_sbrk+0x64>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <_sbrk+0x64>)
 8001d58:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3718      	adds	r7, #24
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20020000 	.word	0x20020000
 8001d68:	00000400 	.word	0x00000400
 8001d6c:	2000030c 	.word	0x2000030c
 8001d70:	20000540 	.word	0x20000540

08001d74 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d78:	4b06      	ldr	r3, [pc, #24]	@ (8001d94 <SystemInit+0x20>)
 8001d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <SystemInit+0x20>)
 8001d80:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d84:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d9e:	f107 0310 	add.w	r3, r7, #16
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001db6:	4b20      	ldr	r3, [pc, #128]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001db8:	4a20      	ldr	r2, [pc, #128]	@ (8001e3c <MX_TIM1_Init+0xa4>)
 8001dba:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dbe:	22a9      	movs	r2, #169	@ 0xa9
 8001dc0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dca:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001dce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd0:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001dd6:	4b18      	ldr	r3, [pc, #96]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ddc:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001de2:	4815      	ldr	r0, [pc, #84]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001de4:	f002 fad0 	bl	8004388 <HAL_TIM_Base_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001dee:	f7ff fe85 	bl	8001afc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001df6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001df8:	f107 0310 	add.w	r3, r7, #16
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	480e      	ldr	r0, [pc, #56]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001e00:	f002 fce2 	bl	80047c8 <HAL_TIM_ConfigClockSource>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001e0a:	f7ff fe77 	bl	8001afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4806      	ldr	r0, [pc, #24]	@ (8001e38 <MX_TIM1_Init+0xa0>)
 8001e20:	f002 ff60 	bl	8004ce4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001e2a:	f7ff fe67 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001e2e:	bf00      	nop
 8001e30:	3720      	adds	r7, #32
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000310 	.word	0x20000310
 8001e3c:	40012c00 	.word	0x40012c00

08001e40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <HAL_TIM_Base_MspInit+0x44>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d113      	bne.n	8001e7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e52:	4b0d      	ldr	r3, [pc, #52]	@ (8001e88 <HAL_TIM_Base_MspInit+0x48>)
 8001e54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e56:	4a0c      	ldr	r2, [pc, #48]	@ (8001e88 <HAL_TIM_Base_MspInit+0x48>)
 8001e58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e5c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <HAL_TIM_Base_MspInit+0x48>)
 8001e60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	2100      	movs	r1, #0
 8001e6e:	2018      	movs	r0, #24
 8001e70:	f000 fa45 	bl	80022fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001e74:	2018      	movs	r0, #24
 8001e76:	f000 fa5c 	bl	8002332 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001e7a:	bf00      	nop
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	40012c00 	.word	0x40012c00
 8001e88:	40021000 	.word	0x40021000

08001e8c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001e90:	4b21      	ldr	r3, [pc, #132]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001e92:	4a22      	ldr	r2, [pc, #136]	@ (8001f1c <MX_LPUART1_UART_Init+0x90>)
 8001e94:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001e96:	4b20      	ldr	r3, [pc, #128]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001e98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e9c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001ea4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001eb0:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb6:	4b18      	ldr	r3, [pc, #96]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ebc:	4b16      	ldr	r3, [pc, #88]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ec2:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ec8:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001ece:	4812      	ldr	r0, [pc, #72]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ed0:	f002 ffe4 	bl	8004e9c <HAL_UART_Init>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001eda:	f7ff fe0f 	bl	8001afc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ede:	2100      	movs	r1, #0
 8001ee0:	480d      	ldr	r0, [pc, #52]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ee2:	f003 fe0d 	bl	8005b00 <HAL_UARTEx_SetTxFifoThreshold>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001eec:	f7ff fe06 	bl	8001afc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	4809      	ldr	r0, [pc, #36]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001ef4:	f003 fe42 	bl	8005b7c <HAL_UARTEx_SetRxFifoThreshold>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001efe:	f7ff fdfd 	bl	8001afc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001f02:	4805      	ldr	r0, [pc, #20]	@ (8001f18 <MX_LPUART1_UART_Init+0x8c>)
 8001f04:	f003 fdc3 	bl	8005a8e <HAL_UARTEx_DisableFifoMode>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d001      	beq.n	8001f12 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001f0e:	f7ff fdf5 	bl	8001afc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001f12:	bf00      	nop
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	2000035c 	.word	0x2000035c
 8001f1c:	40008000 	.word	0x40008000

08001f20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b09e      	sub	sp, #120	@ 0x78
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2254      	movs	r2, #84	@ 0x54
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f004 fc24 	bl	800678e <memset>
  if(uartHandle->Instance==LPUART1)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fc8 <HAL_UART_MspInit+0xa8>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d136      	bne.n	8001fbe <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001f50:	2320      	movs	r3, #32
 8001f52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001f54:	2300      	movs	r3, #0
 8001f56:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f58:	f107 0310 	add.w	r3, r7, #16
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f001 ffc5 	bl	8003eec <HAL_RCCEx_PeriphCLKConfig>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001f68:	f7ff fdc8 	bl	8001afc <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001f6c:	4b17      	ldr	r3, [pc, #92]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f70:	4a16      	ldr	r2, [pc, #88]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f72:	f043 0301 	orr.w	r3, r3, #1
 8001f76:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001f78:	4b14      	ldr	r3, [pc, #80]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f84:	4b11      	ldr	r3, [pc, #68]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f88:	4a10      	ldr	r2, [pc, #64]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f90:	4b0e      	ldr	r3, [pc, #56]	@ (8001fcc <HAL_UART_MspInit+0xac>)
 8001f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	60bb      	str	r3, [r7, #8]
 8001f9a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001f9c:	230c      	movs	r3, #12
 8001f9e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001fac:	230c      	movs	r3, #12
 8001fae:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fb0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fba:	f000 f9d5 	bl	8002368 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8001fbe:	bf00      	nop
 8001fc0:	3778      	adds	r7, #120	@ 0x78
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40008000 	.word	0x40008000
 8001fcc:	40021000 	.word	0x40021000

08001fd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001fd0:	480d      	ldr	r0, [pc, #52]	@ (8002008 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001fd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fd4:	f7ff fece 	bl	8001d74 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd8:	480c      	ldr	r0, [pc, #48]	@ (800200c <LoopForever+0x6>)
  ldr r1, =_edata
 8001fda:	490d      	ldr	r1, [pc, #52]	@ (8002010 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fdc:	4a0d      	ldr	r2, [pc, #52]	@ (8002014 <LoopForever+0xe>)
  movs r3, #0
 8001fde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001fe0:	e002      	b.n	8001fe8 <LoopCopyDataInit>

08001fe2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fe2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe6:	3304      	adds	r3, #4

08001fe8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fec:	d3f9      	bcc.n	8001fe2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fee:	4a0a      	ldr	r2, [pc, #40]	@ (8002018 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ff0:	4c0a      	ldr	r4, [pc, #40]	@ (800201c <LoopForever+0x16>)
  movs r3, #0
 8001ff2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff4:	e001      	b.n	8001ffa <LoopFillZerobss>

08001ff6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff8:	3204      	adds	r2, #4

08001ffa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ffa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ffc:	d3fb      	bcc.n	8001ff6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ffe:	f004 fc1f 	bl	8006840 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002002:	f7ff fca3 	bl	800194c <main>

08002006 <LoopForever>:

LoopForever:
    b LoopForever
 8002006:	e7fe      	b.n	8002006 <LoopForever>
  ldr   r0, =_estack
 8002008:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800200c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002010:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002014:	0800908c 	.word	0x0800908c
  ldr r2, =_sbss
 8002018:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800201c:	20000540 	.word	0x20000540

08002020 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002020:	e7fe      	b.n	8002020 <ADC1_2_IRQHandler>

08002022 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002028:	2300      	movs	r3, #0
 800202a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800202c:	2003      	movs	r0, #3
 800202e:	f000 f95b 	bl	80022e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002032:	2000      	movs	r0, #0
 8002034:	f000 f80e 	bl	8002054 <HAL_InitTick>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d002      	beq.n	8002044 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	71fb      	strb	r3, [r7, #7]
 8002042:	e001      	b.n	8002048 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002044:	f7ff fd60 	bl	8001b08 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002048:	79fb      	ldrb	r3, [r7, #7]

}
 800204a:	4618      	mov	r0, r3
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
	...

08002054 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b084      	sub	sp, #16
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800205c:	2300      	movs	r3, #0
 800205e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002060:	4b16      	ldr	r3, [pc, #88]	@ (80020bc <HAL_InitTick+0x68>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b00      	cmp	r3, #0
 8002066:	d022      	beq.n	80020ae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002068:	4b15      	ldr	r3, [pc, #84]	@ (80020c0 <HAL_InitTick+0x6c>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	4b13      	ldr	r3, [pc, #76]	@ (80020bc <HAL_InitTick+0x68>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002074:	fbb1 f3f3 	udiv	r3, r1, r3
 8002078:	fbb2 f3f3 	udiv	r3, r2, r3
 800207c:	4618      	mov	r0, r3
 800207e:	f000 f966 	bl	800234e <HAL_SYSTICK_Config>
 8002082:	4603      	mov	r3, r0
 8002084:	2b00      	cmp	r3, #0
 8002086:	d10f      	bne.n	80020a8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2b0f      	cmp	r3, #15
 800208c:	d809      	bhi.n	80020a2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800208e:	2200      	movs	r2, #0
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002096:	f000 f932 	bl	80022fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800209a:	4a0a      	ldr	r2, [pc, #40]	@ (80020c4 <HAL_InitTick+0x70>)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6013      	str	r3, [r2, #0]
 80020a0:	e007      	b.n	80020b2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	73fb      	strb	r3, [r7, #15]
 80020a6:	e004      	b.n	80020b2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	73fb      	strb	r3, [r7, #15]
 80020ac:	e001      	b.n	80020b2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3710      	adds	r7, #16
 80020b8:	46bd      	mov	sp, r7
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	2000000c 	.word	0x2000000c
 80020c0:	20000004 	.word	0x20000004
 80020c4:	20000008 	.word	0x20000008

080020c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020cc:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <HAL_IncTick+0x1c>)
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <HAL_IncTick+0x20>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4413      	add	r3, r2
 80020d6:	4a03      	ldr	r2, [pc, #12]	@ (80020e4 <HAL_IncTick+0x1c>)
 80020d8:	6013      	str	r3, [r2, #0]
}
 80020da:	bf00      	nop
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	200003f0 	.word	0x200003f0
 80020e8:	2000000c 	.word	0x2000000c

080020ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  return uwTick;
 80020f0:	4b03      	ldr	r3, [pc, #12]	@ (8002100 <HAL_GetTick+0x14>)
 80020f2:	681b      	ldr	r3, [r3, #0]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	200003f0 	.word	0x200003f0

08002104 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800210c:	f7ff ffee 	bl	80020ec <HAL_GetTick>
 8002110:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800211c:	d004      	beq.n	8002128 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800211e:	4b09      	ldr	r3, [pc, #36]	@ (8002144 <HAL_Delay+0x40>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	4413      	add	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002128:	bf00      	nop
 800212a:	f7ff ffdf 	bl	80020ec <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	68fa      	ldr	r2, [r7, #12]
 8002136:	429a      	cmp	r2, r3
 8002138:	d8f7      	bhi.n	800212a <HAL_Delay+0x26>
  {
  }
}
 800213a:	bf00      	nop
 800213c:	bf00      	nop
 800213e:	3710      	adds	r7, #16
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	2000000c 	.word	0x2000000c

08002148 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f003 0307 	and.w	r3, r3, #7
 8002156:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <__NVIC_SetPriorityGrouping+0x44>)
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002164:	4013      	ands	r3, r2
 8002166:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002170:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002174:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002178:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800217a:	4a04      	ldr	r2, [pc, #16]	@ (800218c <__NVIC_SetPriorityGrouping+0x44>)
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	60d3      	str	r3, [r2, #12]
}
 8002180:	bf00      	nop
 8002182:	3714      	adds	r7, #20
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	e000ed00 	.word	0xe000ed00

08002190 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002194:	4b04      	ldr	r3, [pc, #16]	@ (80021a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	0a1b      	lsrs	r3, r3, #8
 800219a:	f003 0307 	and.w	r3, r3, #7
}
 800219e:	4618      	mov	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b083      	sub	sp, #12
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	db0b      	blt.n	80021d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021be:	79fb      	ldrb	r3, [r7, #7]
 80021c0:	f003 021f 	and.w	r2, r3, #31
 80021c4:	4907      	ldr	r1, [pc, #28]	@ (80021e4 <__NVIC_EnableIRQ+0x38>)
 80021c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ca:	095b      	lsrs	r3, r3, #5
 80021cc:	2001      	movs	r0, #1
 80021ce:	fa00 f202 	lsl.w	r2, r0, r2
 80021d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021d6:	bf00      	nop
 80021d8:	370c      	adds	r7, #12
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop
 80021e4:	e000e100 	.word	0xe000e100

080021e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	4603      	mov	r3, r0
 80021f0:	6039      	str	r1, [r7, #0]
 80021f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	db0a      	blt.n	8002212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	b2da      	uxtb	r2, r3
 8002200:	490c      	ldr	r1, [pc, #48]	@ (8002234 <__NVIC_SetPriority+0x4c>)
 8002202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002206:	0112      	lsls	r2, r2, #4
 8002208:	b2d2      	uxtb	r2, r2
 800220a:	440b      	add	r3, r1
 800220c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002210:	e00a      	b.n	8002228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	b2da      	uxtb	r2, r3
 8002216:	4908      	ldr	r1, [pc, #32]	@ (8002238 <__NVIC_SetPriority+0x50>)
 8002218:	79fb      	ldrb	r3, [r7, #7]
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	3b04      	subs	r3, #4
 8002220:	0112      	lsls	r2, r2, #4
 8002222:	b2d2      	uxtb	r2, r2
 8002224:	440b      	add	r3, r1
 8002226:	761a      	strb	r2, [r3, #24]
}
 8002228:	bf00      	nop
 800222a:	370c      	adds	r7, #12
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	e000e100 	.word	0xe000e100
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800223c:	b480      	push	{r7}
 800223e:	b089      	sub	sp, #36	@ 0x24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002250:	69fb      	ldr	r3, [r7, #28]
 8002252:	f1c3 0307 	rsb	r3, r3, #7
 8002256:	2b04      	cmp	r3, #4
 8002258:	bf28      	it	cs
 800225a:	2304      	movcs	r3, #4
 800225c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	3304      	adds	r3, #4
 8002262:	2b06      	cmp	r3, #6
 8002264:	d902      	bls.n	800226c <NVIC_EncodePriority+0x30>
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3b03      	subs	r3, #3
 800226a:	e000      	b.n	800226e <NVIC_EncodePriority+0x32>
 800226c:	2300      	movs	r3, #0
 800226e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002270:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	43da      	mvns	r2, r3
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	401a      	ands	r2, r3
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002284:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	fa01 f303 	lsl.w	r3, r1, r3
 800228e:	43d9      	mvns	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002294:	4313      	orrs	r3, r2
         );
}
 8002296:	4618      	mov	r0, r3
 8002298:	3724      	adds	r7, #36	@ 0x24
 800229a:	46bd      	mov	sp, r7
 800229c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a0:	4770      	bx	lr
	...

080022a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022b4:	d301      	bcc.n	80022ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022b6:	2301      	movs	r3, #1
 80022b8:	e00f      	b.n	80022da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ba:	4a0a      	ldr	r2, [pc, #40]	@ (80022e4 <SysTick_Config+0x40>)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3b01      	subs	r3, #1
 80022c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022c2:	210f      	movs	r1, #15
 80022c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80022c8:	f7ff ff8e 	bl	80021e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022cc:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <SysTick_Config+0x40>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022d2:	4b04      	ldr	r3, [pc, #16]	@ (80022e4 <SysTick_Config+0x40>)
 80022d4:	2207      	movs	r2, #7
 80022d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022d8:	2300      	movs	r3, #0
}
 80022da:	4618      	mov	r0, r3
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	e000e010 	.word	0xe000e010

080022e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	f7ff ff29 	bl	8002148 <__NVIC_SetPriorityGrouping>
}
 80022f6:	bf00      	nop
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022fe:	b580      	push	{r7, lr}
 8002300:	b086      	sub	sp, #24
 8002302:	af00      	add	r7, sp, #0
 8002304:	4603      	mov	r3, r0
 8002306:	60b9      	str	r1, [r7, #8]
 8002308:	607a      	str	r2, [r7, #4]
 800230a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800230c:	f7ff ff40 	bl	8002190 <__NVIC_GetPriorityGrouping>
 8002310:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	6978      	ldr	r0, [r7, #20]
 8002318:	f7ff ff90 	bl	800223c <NVIC_EncodePriority>
 800231c:	4602      	mov	r2, r0
 800231e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002322:	4611      	mov	r1, r2
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff ff5f 	bl	80021e8 <__NVIC_SetPriority>
}
 800232a:	bf00      	nop
 800232c:	3718      	adds	r7, #24
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	4603      	mov	r3, r0
 800233a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800233c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff33 	bl	80021ac <__NVIC_EnableIRQ>
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f7ff ffa4 	bl	80022a4 <SysTick_Config>
 800235c:	4603      	mov	r3, r0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
	...

08002368 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002376:	e15a      	b.n	800262e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	2101      	movs	r1, #1
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	fa01 f303 	lsl.w	r3, r1, r3
 8002384:	4013      	ands	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f000 814c 	beq.w	8002628 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	f003 0303 	and.w	r3, r3, #3
 8002398:	2b01      	cmp	r3, #1
 800239a:	d005      	beq.n	80023a8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d130      	bne.n	800240a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	2203      	movs	r2, #3
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4013      	ands	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	005b      	lsls	r3, r3, #1
 80023c8:	fa02 f303 	lsl.w	r3, r2, r3
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80023de:	2201      	movs	r2, #1
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	091b      	lsrs	r3, r3, #4
 80023f4:	f003 0201 	and.w	r2, r3, #1
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f003 0303 	and.w	r3, r3, #3
 8002412:	2b03      	cmp	r3, #3
 8002414:	d017      	beq.n	8002446 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	2203      	movs	r2, #3
 8002422:	fa02 f303 	lsl.w	r3, r2, r3
 8002426:	43db      	mvns	r3, r3
 8002428:	693a      	ldr	r2, [r7, #16]
 800242a:	4013      	ands	r3, r2
 800242c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	005b      	lsls	r3, r3, #1
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4313      	orrs	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	693a      	ldr	r2, [r7, #16]
 8002444:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 0303 	and.w	r3, r3, #3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d123      	bne.n	800249a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	08da      	lsrs	r2, r3, #3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	3208      	adds	r2, #8
 800245a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800245e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	220f      	movs	r2, #15
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	43db      	mvns	r3, r3
 8002470:	693a      	ldr	r2, [r7, #16]
 8002472:	4013      	ands	r3, r2
 8002474:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	691a      	ldr	r2, [r3, #16]
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	f003 0307 	and.w	r3, r3, #7
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	fa02 f303 	lsl.w	r3, r2, r3
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	4313      	orrs	r3, r2
 800248a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	08da      	lsrs	r2, r3, #3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	3208      	adds	r2, #8
 8002494:	6939      	ldr	r1, [r7, #16]
 8002496:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	2203      	movs	r2, #3
 80024a6:	fa02 f303 	lsl.w	r3, r2, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	4013      	ands	r3, r2
 80024b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	f003 0203 	and.w	r2, r3, #3
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	005b      	lsls	r3, r3, #1
 80024be:	fa02 f303 	lsl.w	r3, r2, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4313      	orrs	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f000 80a6 	beq.w	8002628 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024dc:	4b5b      	ldr	r3, [pc, #364]	@ (800264c <HAL_GPIO_Init+0x2e4>)
 80024de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e0:	4a5a      	ldr	r2, [pc, #360]	@ (800264c <HAL_GPIO_Init+0x2e4>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6613      	str	r3, [r2, #96]	@ 0x60
 80024e8:	4b58      	ldr	r3, [pc, #352]	@ (800264c <HAL_GPIO_Init+0x2e4>)
 80024ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	60bb      	str	r3, [r7, #8]
 80024f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024f4:	4a56      	ldr	r2, [pc, #344]	@ (8002650 <HAL_GPIO_Init+0x2e8>)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	089b      	lsrs	r3, r3, #2
 80024fa:	3302      	adds	r3, #2
 80024fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002500:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f003 0303 	and.w	r3, r3, #3
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	220f      	movs	r2, #15
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	693a      	ldr	r2, [r7, #16]
 8002514:	4013      	ands	r3, r2
 8002516:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800251e:	d01f      	beq.n	8002560 <HAL_GPIO_Init+0x1f8>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	4a4c      	ldr	r2, [pc, #304]	@ (8002654 <HAL_GPIO_Init+0x2ec>)
 8002524:	4293      	cmp	r3, r2
 8002526:	d019      	beq.n	800255c <HAL_GPIO_Init+0x1f4>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4a4b      	ldr	r2, [pc, #300]	@ (8002658 <HAL_GPIO_Init+0x2f0>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d013      	beq.n	8002558 <HAL_GPIO_Init+0x1f0>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a4a      	ldr	r2, [pc, #296]	@ (800265c <HAL_GPIO_Init+0x2f4>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d00d      	beq.n	8002554 <HAL_GPIO_Init+0x1ec>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a49      	ldr	r2, [pc, #292]	@ (8002660 <HAL_GPIO_Init+0x2f8>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d007      	beq.n	8002550 <HAL_GPIO_Init+0x1e8>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	4a48      	ldr	r2, [pc, #288]	@ (8002664 <HAL_GPIO_Init+0x2fc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d101      	bne.n	800254c <HAL_GPIO_Init+0x1e4>
 8002548:	2305      	movs	r3, #5
 800254a:	e00a      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 800254c:	2306      	movs	r3, #6
 800254e:	e008      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 8002550:	2304      	movs	r3, #4
 8002552:	e006      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 8002554:	2303      	movs	r3, #3
 8002556:	e004      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 8002558:	2302      	movs	r3, #2
 800255a:	e002      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <HAL_GPIO_Init+0x1fa>
 8002560:	2300      	movs	r3, #0
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	f002 0203 	and.w	r2, r2, #3
 8002568:	0092      	lsls	r2, r2, #2
 800256a:	4093      	lsls	r3, r2
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002572:	4937      	ldr	r1, [pc, #220]	@ (8002650 <HAL_GPIO_Init+0x2e8>)
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	089b      	lsrs	r3, r3, #2
 8002578:	3302      	adds	r3, #2
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002580:	4b39      	ldr	r3, [pc, #228]	@ (8002668 <HAL_GPIO_Init+0x300>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	43db      	mvns	r3, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002598:	2b00      	cmp	r3, #0
 800259a:	d003      	beq.n	80025a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80025a4:	4a30      	ldr	r2, [pc, #192]	@ (8002668 <HAL_GPIO_Init+0x300>)
 80025a6:	693b      	ldr	r3, [r7, #16]
 80025a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80025aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002668 <HAL_GPIO_Init+0x300>)
 80025ac:	68db      	ldr	r3, [r3, #12]
 80025ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	43db      	mvns	r3, r3
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	4013      	ands	r3, r2
 80025b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d003      	beq.n	80025ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	4313      	orrs	r3, r2
 80025cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80025ce:	4a26      	ldr	r2, [pc, #152]	@ (8002668 <HAL_GPIO_Init+0x300>)
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80025d4:	4b24      	ldr	r3, [pc, #144]	@ (8002668 <HAL_GPIO_Init+0x300>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d003      	beq.n	80025f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025f8:	4a1b      	ldr	r2, [pc, #108]	@ (8002668 <HAL_GPIO_Init+0x300>)
 80025fa:	693b      	ldr	r3, [r7, #16]
 80025fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80025fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002668 <HAL_GPIO_Init+0x300>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	43db      	mvns	r3, r3
 8002608:	693a      	ldr	r2, [r7, #16]
 800260a:	4013      	ands	r3, r2
 800260c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d003      	beq.n	8002622 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	4313      	orrs	r3, r2
 8002620:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002622:	4a11      	ldr	r2, [pc, #68]	@ (8002668 <HAL_GPIO_Init+0x300>)
 8002624:	693b      	ldr	r3, [r7, #16]
 8002626:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	3301      	adds	r3, #1
 800262c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	fa22 f303 	lsr.w	r3, r2, r3
 8002638:	2b00      	cmp	r3, #0
 800263a:	f47f ae9d 	bne.w	8002378 <HAL_GPIO_Init+0x10>
  }
}
 800263e:	bf00      	nop
 8002640:	bf00      	nop
 8002642:	371c      	adds	r7, #28
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	40021000 	.word	0x40021000
 8002650:	40010000 	.word	0x40010000
 8002654:	48000400 	.word	0x48000400
 8002658:	48000800 	.word	0x48000800
 800265c:	48000c00 	.word	0x48000c00
 8002660:	48001000 	.word	0x48001000
 8002664:	48001400 	.word	0x48001400
 8002668:	40010400 	.word	0x40010400

0800266c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	807b      	strh	r3, [r7, #2]
 8002678:	4613      	mov	r3, r2
 800267a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800267c:	787b      	ldrb	r3, [r7, #1]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d003      	beq.n	800268a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002682:	887a      	ldrh	r2, [r7, #2]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002688:	e002      	b.n	8002690 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800268a:	887a      	ldrh	r2, [r7, #2]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002690:	bf00      	nop
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b082      	sub	sp, #8
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80026a6:	4b08      	ldr	r3, [pc, #32]	@ (80026c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026a8:	695a      	ldr	r2, [r3, #20]
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	4013      	ands	r3, r2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d006      	beq.n	80026c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80026b2:	4a05      	ldr	r2, [pc, #20]	@ (80026c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80026b4:	88fb      	ldrh	r3, [r7, #6]
 80026b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80026b8:	88fb      	ldrh	r3, [r7, #6]
 80026ba:	4618      	mov	r0, r3
 80026bc:	f000 f806 	bl	80026cc <HAL_GPIO_EXTI_Callback>
  }
}
 80026c0:	bf00      	nop
 80026c2:	3708      	adds	r7, #8
 80026c4:	46bd      	mov	sp, r7
 80026c6:	bd80      	pop	{r7, pc}
 80026c8:	40010400 	.word	0x40010400

080026cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80026d6:	bf00      	nop
 80026d8:	370c      	adds	r7, #12
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d101      	bne.n	80026f4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	e08d      	b.n	8002810 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d106      	bne.n	800270e <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff f8c5 	bl	8001898 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2224      	movs	r2, #36	@ 0x24
 8002712:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f022 0201 	bic.w	r2, r2, #1
 8002724:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002732:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002742:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d107      	bne.n	800275c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689a      	ldr	r2, [r3, #8]
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002758:	609a      	str	r2, [r3, #8]
 800275a:	e006      	b.n	800276a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	689a      	ldr	r2, [r3, #8]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002768:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68db      	ldr	r3, [r3, #12]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d108      	bne.n	8002784 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	685a      	ldr	r2, [r3, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002780:	605a      	str	r2, [r3, #4]
 8002782:	e007      	b.n	8002794 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002792:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	6812      	ldr	r2, [r2, #0]
 800279e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027a6:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80027b6:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	695b      	ldr	r3, [r3, #20]
 80027c0:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	430a      	orrs	r2, r1
 80027d0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69d9      	ldr	r1, [r3, #28]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1a      	ldr	r2, [r3, #32]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f042 0201 	orr.w	r2, r2, #1
 80027f0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2220      	movs	r2, #32
 80027fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3708      	adds	r7, #8
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af02      	add	r7, sp, #8
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	4608      	mov	r0, r1
 8002822:	4611      	mov	r1, r2
 8002824:	461a      	mov	r2, r3
 8002826:	4603      	mov	r3, r0
 8002828:	817b      	strh	r3, [r7, #10]
 800282a:	460b      	mov	r3, r1
 800282c:	813b      	strh	r3, [r7, #8]
 800282e:	4613      	mov	r3, r2
 8002830:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b20      	cmp	r3, #32
 800283c:	f040 80f9 	bne.w	8002a32 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002840:	6a3b      	ldr	r3, [r7, #32]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <HAL_I2C_Mem_Write+0x34>
 8002846:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002848:	2b00      	cmp	r3, #0
 800284a:	d105      	bne.n	8002858 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002852:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e0ed      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800285e:	2b01      	cmp	r3, #1
 8002860:	d101      	bne.n	8002866 <HAL_I2C_Mem_Write+0x4e>
 8002862:	2302      	movs	r3, #2
 8002864:	e0e6      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800286e:	f7ff fc3d 	bl	80020ec <HAL_GetTick>
 8002872:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002874:	697b      	ldr	r3, [r7, #20]
 8002876:	9300      	str	r3, [sp, #0]
 8002878:	2319      	movs	r3, #25
 800287a:	2201      	movs	r2, #1
 800287c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002880:	68f8      	ldr	r0, [r7, #12]
 8002882:	f000 fac3 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d001      	beq.n	8002890 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e0d1      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2221      	movs	r2, #33	@ 0x21
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2240      	movs	r2, #64	@ 0x40
 800289c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2200      	movs	r2, #0
 80028a4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6a3a      	ldr	r2, [r7, #32]
 80028aa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80028b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80028b8:	88f8      	ldrh	r0, [r7, #6]
 80028ba:	893a      	ldrh	r2, [r7, #8]
 80028bc:	8979      	ldrh	r1, [r7, #10]
 80028be:	697b      	ldr	r3, [r7, #20]
 80028c0:	9301      	str	r3, [sp, #4]
 80028c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	4603      	mov	r3, r0
 80028c8:	68f8      	ldr	r0, [r7, #12]
 80028ca:	f000 f9d3 	bl	8002c74 <I2C_RequestMemoryWrite>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0a9      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2bff      	cmp	r3, #255	@ 0xff
 80028e8:	d90e      	bls.n	8002908 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	22ff      	movs	r2, #255	@ 0xff
 80028ee:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	8979      	ldrh	r1, [r7, #10]
 80028f8:	2300      	movs	r3, #0
 80028fa:	9300      	str	r3, [sp, #0]
 80028fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002900:	68f8      	ldr	r0, [r7, #12]
 8002902:	f000 fc47 	bl	8003194 <I2C_TransferConfig>
 8002906:	e00f      	b.n	8002928 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800290c:	b29a      	uxth	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002916:	b2da      	uxtb	r2, r3
 8002918:	8979      	ldrh	r1, [r7, #10]
 800291a:	2300      	movs	r3, #0
 800291c:	9300      	str	r3, [sp, #0]
 800291e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 fc36 	bl	8003194 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f000 fac6 	bl	8002ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	d001      	beq.n	800293c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	e07b      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	781a      	ldrb	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002956:	b29b      	uxth	r3, r3
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002964:	3b01      	subs	r3, #1
 8002966:	b29a      	uxth	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002970:	b29b      	uxth	r3, r3
 8002972:	2b00      	cmp	r3, #0
 8002974:	d034      	beq.n	80029e0 <HAL_I2C_Mem_Write+0x1c8>
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800297a:	2b00      	cmp	r3, #0
 800297c:	d130      	bne.n	80029e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	9300      	str	r3, [sp, #0]
 8002982:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002984:	2200      	movs	r2, #0
 8002986:	2180      	movs	r1, #128	@ 0x80
 8002988:	68f8      	ldr	r0, [r7, #12]
 800298a:	f000 fa3f 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 800298e:	4603      	mov	r3, r0
 8002990:	2b00      	cmp	r3, #0
 8002992:	d001      	beq.n	8002998 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e04d      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800299c:	b29b      	uxth	r3, r3
 800299e:	2bff      	cmp	r3, #255	@ 0xff
 80029a0:	d90e      	bls.n	80029c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	22ff      	movs	r2, #255	@ 0xff
 80029a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	b2da      	uxtb	r2, r3
 80029ae:	8979      	ldrh	r1, [r7, #10]
 80029b0:	2300      	movs	r3, #0
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f000 fbeb 	bl	8003194 <I2C_TransferConfig>
 80029be:	e00f      	b.n	80029e0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	8979      	ldrh	r1, [r7, #10]
 80029d2:	2300      	movs	r3, #0
 80029d4:	9300      	str	r3, [sp, #0]
 80029d6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 fbda 	bl	8003194 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d19e      	bne.n	8002928 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 faac 	bl	8002f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e01a      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2220      	movs	r2, #32
 8002a04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	6859      	ldr	r1, [r3, #4]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b0a      	ldr	r3, [pc, #40]	@ (8002a3c <HAL_I2C_Mem_Write+0x224>)
 8002a12:	400b      	ands	r3, r1
 8002a14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	2220      	movs	r2, #32
 8002a1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2200      	movs	r2, #0
 8002a22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	e000      	b.n	8002a34 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002a32:	2302      	movs	r3, #2
  }
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3718      	adds	r7, #24
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	fe00e800 	.word	0xfe00e800

08002a40 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af02      	add	r7, sp, #8
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	4608      	mov	r0, r1
 8002a4a:	4611      	mov	r1, r2
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	4603      	mov	r3, r0
 8002a50:	817b      	strh	r3, [r7, #10]
 8002a52:	460b      	mov	r3, r1
 8002a54:	813b      	strh	r3, [r7, #8]
 8002a56:	4613      	mov	r3, r2
 8002a58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	2b20      	cmp	r3, #32
 8002a64:	f040 80fd 	bne.w	8002c62 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <HAL_I2C_Mem_Read+0x34>
 8002a6e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d105      	bne.n	8002a80 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a7a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e0f1      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d101      	bne.n	8002a8e <HAL_I2C_Mem_Read+0x4e>
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e0ea      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a96:	f7ff fb29 	bl	80020ec <HAL_GetTick>
 8002a9a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	2319      	movs	r3, #25
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002aa8:	68f8      	ldr	r0, [r7, #12]
 8002aaa:	f000 f9af 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	e0d5      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2222      	movs	r2, #34	@ 0x22
 8002abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2240      	movs	r2, #64	@ 0x40
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	6a3a      	ldr	r2, [r7, #32]
 8002ad2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ad8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2200      	movs	r2, #0
 8002ade:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ae0:	88f8      	ldrh	r0, [r7, #6]
 8002ae2:	893a      	ldrh	r2, [r7, #8]
 8002ae4:	8979      	ldrh	r1, [r7, #10]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	9301      	str	r3, [sp, #4]
 8002aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002aec:	9300      	str	r3, [sp, #0]
 8002aee:	4603      	mov	r3, r0
 8002af0:	68f8      	ldr	r0, [r7, #12]
 8002af2:	f000 f913 	bl	8002d1c <I2C_RequestMemoryRead>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d005      	beq.n	8002b08 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e0ad      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	2bff      	cmp	r3, #255	@ 0xff
 8002b10:	d90e      	bls.n	8002b30 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	22ff      	movs	r2, #255	@ 0xff
 8002b16:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	8979      	ldrh	r1, [r7, #10]
 8002b20:	4b52      	ldr	r3, [pc, #328]	@ (8002c6c <HAL_I2C_Mem_Read+0x22c>)
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b28:	68f8      	ldr	r0, [r7, #12]
 8002b2a:	f000 fb33 	bl	8003194 <I2C_TransferConfig>
 8002b2e:	e00f      	b.n	8002b50 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b3e:	b2da      	uxtb	r2, r3
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	4b4a      	ldr	r3, [pc, #296]	@ (8002c6c <HAL_I2C_Mem_Read+0x22c>)
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b4a:	68f8      	ldr	r0, [r7, #12]
 8002b4c:	f000 fb22 	bl	8003194 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	9300      	str	r3, [sp, #0]
 8002b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b56:	2200      	movs	r2, #0
 8002b58:	2104      	movs	r1, #4
 8002b5a:	68f8      	ldr	r0, [r7, #12]
 8002b5c:	f000 f956 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e07c      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b74:	b2d2      	uxtb	r2, r2
 8002b76:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7c:	1c5a      	adds	r2, r3, #1
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b86:	3b01      	subs	r3, #1
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b92:	b29b      	uxth	r3, r3
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d034      	beq.n	8002c10 <HAL_I2C_Mem_Read+0x1d0>
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d130      	bne.n	8002c10 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2180      	movs	r1, #128	@ 0x80
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f927 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e04d      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bcc:	b29b      	uxth	r3, r3
 8002bce:	2bff      	cmp	r3, #255	@ 0xff
 8002bd0:	d90e      	bls.n	8002bf0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	22ff      	movs	r2, #255	@ 0xff
 8002bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	8979      	ldrh	r1, [r7, #10]
 8002be0:	2300      	movs	r3, #0
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 fad3 	bl	8003194 <I2C_TransferConfig>
 8002bee:	e00f      	b.n	8002c10 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf4:	b29a      	uxth	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	8979      	ldrh	r1, [r7, #10]
 8002c02:	2300      	movs	r3, #0
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c0a:	68f8      	ldr	r0, [r7, #12]
 8002c0c:	f000 fac2 	bl	8003194 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c14:	b29b      	uxth	r3, r3
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d19a      	bne.n	8002b50 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c1a:	697a      	ldr	r2, [r7, #20]
 8002c1c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f994 	bl	8002f4c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e01a      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2220      	movs	r2, #32
 8002c34:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	6859      	ldr	r1, [r3, #4]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	4b0b      	ldr	r3, [pc, #44]	@ (8002c70 <HAL_I2C_Mem_Read+0x230>)
 8002c42:	400b      	ands	r3, r1
 8002c44:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2220      	movs	r2, #32
 8002c4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	2200      	movs	r2, #0
 8002c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	e000      	b.n	8002c64 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002c62:	2302      	movs	r3, #2
  }
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	80002400 	.word	0x80002400
 8002c70:	fe00e800 	.word	0xfe00e800

08002c74 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af02      	add	r7, sp, #8
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	4608      	mov	r0, r1
 8002c7e:	4611      	mov	r1, r2
 8002c80:	461a      	mov	r2, r3
 8002c82:	4603      	mov	r3, r0
 8002c84:	817b      	strh	r3, [r7, #10]
 8002c86:	460b      	mov	r3, r1
 8002c88:	813b      	strh	r3, [r7, #8]
 8002c8a:	4613      	mov	r3, r2
 8002c8c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	b2da      	uxtb	r2, r3
 8002c92:	8979      	ldrh	r1, [r7, #10]
 8002c94:	4b20      	ldr	r3, [pc, #128]	@ (8002d18 <I2C_RequestMemoryWrite+0xa4>)
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c9c:	68f8      	ldr	r0, [r7, #12]
 8002c9e:	f000 fa79 	bl	8003194 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ca2:	69fa      	ldr	r2, [r7, #28]
 8002ca4:	69b9      	ldr	r1, [r7, #24]
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f909 	bl	8002ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e02c      	b.n	8002d10 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cb6:	88fb      	ldrh	r3, [r7, #6]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d105      	bne.n	8002cc8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cbc:	893b      	ldrh	r3, [r7, #8]
 8002cbe:	b2da      	uxtb	r2, r3
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cc6:	e015      	b.n	8002cf4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cc8:	893b      	ldrh	r3, [r7, #8]
 8002cca:	0a1b      	lsrs	r3, r3, #8
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd6:	69fa      	ldr	r2, [r7, #28]
 8002cd8:	69b9      	ldr	r1, [r7, #24]
 8002cda:	68f8      	ldr	r0, [r7, #12]
 8002cdc:	f000 f8ef 	bl	8002ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d001      	beq.n	8002cea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e012      	b.n	8002d10 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cea:	893b      	ldrh	r3, [r7, #8]
 8002cec:	b2da      	uxtb	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	69bb      	ldr	r3, [r7, #24]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	2180      	movs	r1, #128	@ 0x80
 8002cfe:	68f8      	ldr	r0, [r7, #12]
 8002d00:	f000 f884 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e000      	b.n	8002d10 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002d0e:	2300      	movs	r3, #0
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	80002000 	.word	0x80002000

08002d1c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af02      	add	r7, sp, #8
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	4608      	mov	r0, r1
 8002d26:	4611      	mov	r1, r2
 8002d28:	461a      	mov	r2, r3
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	817b      	strh	r3, [r7, #10]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	813b      	strh	r3, [r7, #8]
 8002d32:	4613      	mov	r3, r2
 8002d34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	b2da      	uxtb	r2, r3
 8002d3a:	8979      	ldrh	r1, [r7, #10]
 8002d3c:	4b20      	ldr	r3, [pc, #128]	@ (8002dc0 <I2C_RequestMemoryRead+0xa4>)
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	2300      	movs	r3, #0
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 fa26 	bl	8003194 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	69b9      	ldr	r1, [r7, #24]
 8002d4c:	68f8      	ldr	r0, [r7, #12]
 8002d4e:	f000 f8b6 	bl	8002ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8002d52:	4603      	mov	r3, r0
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e02c      	b.n	8002db6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d105      	bne.n	8002d6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d62:	893b      	ldrh	r3, [r7, #8]
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d6c:	e015      	b.n	8002d9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002d6e:	893b      	ldrh	r3, [r7, #8]
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d7c:	69fa      	ldr	r2, [r7, #28]
 8002d7e:	69b9      	ldr	r1, [r7, #24]
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f000 f89c 	bl	8002ebe <I2C_WaitOnTXISFlagUntilTimeout>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	e012      	b.n	8002db6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d90:	893b      	ldrh	r3, [r7, #8]
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002d9a:	69fb      	ldr	r3, [r7, #28]
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	2200      	movs	r2, #0
 8002da2:	2140      	movs	r1, #64	@ 0x40
 8002da4:	68f8      	ldr	r0, [r7, #12]
 8002da6:	f000 f831 	bl	8002e0c <I2C_WaitOnFlagUntilTimeout>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d001      	beq.n	8002db4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e000      	b.n	8002db6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3710      	adds	r7, #16
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	80002000 	.word	0x80002000

08002dc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	699b      	ldr	r3, [r3, #24]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d103      	bne.n	8002de2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2200      	movs	r2, #0
 8002de0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d007      	beq.n	8002e00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	699a      	ldr	r2, [r3, #24]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f042 0201 	orr.w	r2, r2, #1
 8002dfe:	619a      	str	r2, [r3, #24]
  }
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	603b      	str	r3, [r7, #0]
 8002e18:	4613      	mov	r3, r2
 8002e1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e1c:	e03b      	b.n	8002e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e1e:	69ba      	ldr	r2, [r7, #24]
 8002e20:	6839      	ldr	r1, [r7, #0]
 8002e22:	68f8      	ldr	r0, [r7, #12]
 8002e24:	f000 f8d6 	bl	8002fd4 <I2C_IsErrorOccurred>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	e041      	b.n	8002eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002e38:	d02d      	beq.n	8002e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e3a:	f7ff f957 	bl	80020ec <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	683a      	ldr	r2, [r7, #0]
 8002e46:	429a      	cmp	r2, r3
 8002e48:	d302      	bcc.n	8002e50 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d122      	bne.n	8002e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	699a      	ldr	r2, [r3, #24]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	68ba      	ldr	r2, [r7, #8]
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	bf0c      	ite	eq
 8002e60:	2301      	moveq	r3, #1
 8002e62:	2300      	movne	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	429a      	cmp	r2, r3
 8002e6c:	d113      	bne.n	8002e96 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e72:	f043 0220 	orr.w	r2, r3, #32
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2220      	movs	r2, #32
 8002e7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e00f      	b.n	8002eb6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	699a      	ldr	r2, [r3, #24]
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	bf0c      	ite	eq
 8002ea6:	2301      	moveq	r3, #1
 8002ea8:	2300      	movne	r3, #0
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	461a      	mov	r2, r3
 8002eae:	79fb      	ldrb	r3, [r7, #7]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d0b4      	beq.n	8002e1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}

08002ebe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ebe:	b580      	push	{r7, lr}
 8002ec0:	b084      	sub	sp, #16
 8002ec2:	af00      	add	r7, sp, #0
 8002ec4:	60f8      	str	r0, [r7, #12]
 8002ec6:	60b9      	str	r1, [r7, #8]
 8002ec8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002eca:	e033      	b.n	8002f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	68b9      	ldr	r1, [r7, #8]
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 f87f 	bl	8002fd4 <I2C_IsErrorOccurred>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d001      	beq.n	8002ee0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002edc:	2301      	movs	r3, #1
 8002ede:	e031      	b.n	8002f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ee6:	d025      	beq.n	8002f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ee8:	f7ff f900 	bl	80020ec <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	68ba      	ldr	r2, [r7, #8]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d302      	bcc.n	8002efe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d11a      	bne.n	8002f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	699b      	ldr	r3, [r3, #24]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b02      	cmp	r3, #2
 8002f0a:	d013      	beq.n	8002f34 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f10:	f043 0220 	orr.w	r2, r3, #32
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2220      	movs	r2, #32
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e007      	b.n	8002f44 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f003 0302 	and.w	r3, r3, #2
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d1c4      	bne.n	8002ecc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3710      	adds	r7, #16
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}

08002f4c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f58:	e02f      	b.n	8002fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 f838 	bl	8002fd4 <I2C_IsErrorOccurred>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e02d      	b.n	8002fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f6e:	f7ff f8bd 	bl	80020ec <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	68ba      	ldr	r2, [r7, #8]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d302      	bcc.n	8002f84 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d11a      	bne.n	8002fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	f003 0320 	and.w	r3, r3, #32
 8002f8e:	2b20      	cmp	r3, #32
 8002f90:	d013      	beq.n	8002fba <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f96:	f043 0220 	orr.w	r2, r3, #32
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2220      	movs	r2, #32
 8002fa2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e007      	b.n	8002fca <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	f003 0320 	and.w	r3, r3, #32
 8002fc4:	2b20      	cmp	r3, #32
 8002fc6:	d1c8      	bne.n	8002f5a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3710      	adds	r7, #16
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
	...

08002fd4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b08a      	sub	sp, #40	@ 0x28
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	60f8      	str	r0, [r7, #12]
 8002fdc:	60b9      	str	r1, [r7, #8]
 8002fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	f003 0310 	and.w	r3, r3, #16
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d068      	beq.n	80030d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2210      	movs	r2, #16
 8003006:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003008:	e049      	b.n	800309e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003010:	d045      	beq.n	800309e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003012:	f7ff f86b 	bl	80020ec <HAL_GetTick>
 8003016:	4602      	mov	r2, r0
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	1ad3      	subs	r3, r2, r3
 800301c:	68ba      	ldr	r2, [r7, #8]
 800301e:	429a      	cmp	r2, r3
 8003020:	d302      	bcc.n	8003028 <I2C_IsErrorOccurred+0x54>
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d13a      	bne.n	800309e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003032:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800303a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003046:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800304a:	d121      	bne.n	8003090 <I2C_IsErrorOccurred+0xbc>
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003052:	d01d      	beq.n	8003090 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003054:	7cfb      	ldrb	r3, [r7, #19]
 8003056:	2b20      	cmp	r3, #32
 8003058:	d01a      	beq.n	8003090 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003068:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800306a:	f7ff f83f 	bl	80020ec <HAL_GetTick>
 800306e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003070:	e00e      	b.n	8003090 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003072:	f7ff f83b 	bl	80020ec <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b19      	cmp	r3, #25
 800307e:	d907      	bls.n	8003090 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003080:	6a3b      	ldr	r3, [r7, #32]
 8003082:	f043 0320 	orr.w	r3, r3, #32
 8003086:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800308e:	e006      	b.n	800309e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	f003 0320 	and.w	r3, r3, #32
 800309a:	2b20      	cmp	r3, #32
 800309c:	d1e9      	bne.n	8003072 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	699b      	ldr	r3, [r3, #24]
 80030a4:	f003 0320 	and.w	r3, r3, #32
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d003      	beq.n	80030b4 <I2C_IsErrorOccurred+0xe0>
 80030ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0aa      	beq.n	800300a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80030b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d103      	bne.n	80030c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2220      	movs	r2, #32
 80030c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	f043 0304 	orr.w	r3, r3, #4
 80030ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d00b      	beq.n	80030fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80030e4:	6a3b      	ldr	r3, [r7, #32]
 80030e6:	f043 0301 	orr.w	r3, r3, #1
 80030ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80030f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003102:	2b00      	cmp	r3, #0
 8003104:	d00b      	beq.n	800311e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003106:	6a3b      	ldr	r3, [r7, #32]
 8003108:	f043 0308 	orr.w	r3, r3, #8
 800310c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003116:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800311e:	69bb      	ldr	r3, [r7, #24]
 8003120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00b      	beq.n	8003140 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003128:	6a3b      	ldr	r3, [r7, #32]
 800312a:	f043 0302 	orr.w	r3, r3, #2
 800312e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003138:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003140:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003144:	2b00      	cmp	r3, #0
 8003146:	d01c      	beq.n	8003182 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003148:	68f8      	ldr	r0, [r7, #12]
 800314a:	f7ff fe3b 	bl	8002dc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	4b0d      	ldr	r3, [pc, #52]	@ (8003190 <I2C_IsErrorOccurred+0x1bc>)
 800315a:	400b      	ands	r3, r1
 800315c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003162:	6a3b      	ldr	r3, [r7, #32]
 8003164:	431a      	orrs	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	2200      	movs	r2, #0
 800317e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003182:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003186:	4618      	mov	r0, r3
 8003188:	3728      	adds	r7, #40	@ 0x28
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	fe00e800 	.word	0xfe00e800

08003194 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003194:	b480      	push	{r7}
 8003196:	b087      	sub	sp, #28
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	607b      	str	r3, [r7, #4]
 800319e:	460b      	mov	r3, r1
 80031a0:	817b      	strh	r3, [r7, #10]
 80031a2:	4613      	mov	r3, r2
 80031a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031a6:	897b      	ldrh	r3, [r7, #10]
 80031a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031ac:	7a7b      	ldrb	r3, [r7, #9]
 80031ae:	041b      	lsls	r3, r3, #16
 80031b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	4313      	orrs	r3, r2
 80031be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	6a3b      	ldr	r3, [r7, #32]
 80031cc:	0d5b      	lsrs	r3, r3, #21
 80031ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80031d2:	4b08      	ldr	r3, [pc, #32]	@ (80031f4 <I2C_TransferConfig+0x60>)
 80031d4:	430b      	orrs	r3, r1
 80031d6:	43db      	mvns	r3, r3
 80031d8:	ea02 0103 	and.w	r1, r2, r3
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	697a      	ldr	r2, [r7, #20]
 80031e2:	430a      	orrs	r2, r1
 80031e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80031e6:	bf00      	nop
 80031e8:	371c      	adds	r7, #28
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	03ff63ff 	.word	0x03ff63ff

080031f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b20      	cmp	r3, #32
 800320c:	d138      	bne.n	8003280 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003214:	2b01      	cmp	r3, #1
 8003216:	d101      	bne.n	800321c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003218:	2302      	movs	r3, #2
 800321a:	e032      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2224      	movs	r2, #36	@ 0x24
 8003228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f022 0201 	bic.w	r2, r2, #1
 800323a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800324a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	6819      	ldr	r1, [r3, #0]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	430a      	orrs	r2, r1
 800325a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f042 0201 	orr.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	2220      	movs	r2, #32
 8003270:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2200      	movs	r2, #0
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800327c:	2300      	movs	r3, #0
 800327e:	e000      	b.n	8003282 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003280:	2302      	movs	r3, #2
  }
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr

0800328e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800328e:	b480      	push	{r7}
 8003290:	b085      	sub	sp, #20
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
 8003296:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b20      	cmp	r3, #32
 80032a2:	d139      	bne.n	8003318 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d101      	bne.n	80032b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032ae:	2302      	movs	r3, #2
 80032b0:	e033      	b.n	800331a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2201      	movs	r2, #1
 80032b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2224      	movs	r2, #36	@ 0x24
 80032be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f022 0201 	bic.w	r2, r2, #1
 80032d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	021b      	lsls	r3, r3, #8
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	4313      	orrs	r3, r2
 80032ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f042 0201 	orr.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2220      	movs	r2, #32
 8003308:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003314:	2300      	movs	r3, #0
 8003316:	e000      	b.n	800331a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003318:	2302      	movs	r3, #2
  }
}
 800331a:	4618      	mov	r0, r3
 800331c:	3714      	adds	r7, #20
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr
	...

08003328 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003328:	b480      	push	{r7}
 800332a:	b085      	sub	sp, #20
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d141      	bne.n	80033ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003336:	4b4b      	ldr	r3, [pc, #300]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800333e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003342:	d131      	bne.n	80033a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003344:	4b47      	ldr	r3, [pc, #284]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003346:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800334a:	4a46      	ldr	r2, [pc, #280]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800334c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003350:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003354:	4b43      	ldr	r3, [pc, #268]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800335c:	4a41      	ldr	r2, [pc, #260]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800335e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003362:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003364:	4b40      	ldr	r3, [pc, #256]	@ (8003468 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2232      	movs	r2, #50	@ 0x32
 800336a:	fb02 f303 	mul.w	r3, r2, r3
 800336e:	4a3f      	ldr	r2, [pc, #252]	@ (800346c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003370:	fba2 2303 	umull	r2, r3, r2, r3
 8003374:	0c9b      	lsrs	r3, r3, #18
 8003376:	3301      	adds	r3, #1
 8003378:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800337a:	e002      	b.n	8003382 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	3b01      	subs	r3, #1
 8003380:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003382:	4b38      	ldr	r3, [pc, #224]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800338a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800338e:	d102      	bne.n	8003396 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d1f2      	bne.n	800337c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003396:	4b33      	ldr	r3, [pc, #204]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800339e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033a2:	d158      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e057      	b.n	8003458 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033a8:	4b2e      	ldr	r3, [pc, #184]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033ae:	4a2d      	ldr	r2, [pc, #180]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80033b8:	e04d      	b.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033c0:	d141      	bne.n	8003446 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80033c2:	4b28      	ldr	r3, [pc, #160]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033ce:	d131      	bne.n	8003434 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80033d0:	4b24      	ldr	r3, [pc, #144]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80033d6:	4a23      	ldr	r2, [pc, #140]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033e0:	4b20      	ldr	r3, [pc, #128]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80033ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033f0:	4b1d      	ldr	r3, [pc, #116]	@ (8003468 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2232      	movs	r2, #50	@ 0x32
 80033f6:	fb02 f303 	mul.w	r3, r2, r3
 80033fa:	4a1c      	ldr	r2, [pc, #112]	@ (800346c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80033fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003400:	0c9b      	lsrs	r3, r3, #18
 8003402:	3301      	adds	r3, #1
 8003404:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003406:	e002      	b.n	800340e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	3b01      	subs	r3, #1
 800340c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800340e:	4b15      	ldr	r3, [pc, #84]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003410:	695b      	ldr	r3, [r3, #20]
 8003412:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341a:	d102      	bne.n	8003422 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f2      	bne.n	8003408 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003422:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800342a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800342e:	d112      	bne.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e011      	b.n	8003458 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003434:	4b0b      	ldr	r3, [pc, #44]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800343a:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800343c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003440:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003444:	e007      	b.n	8003456 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003446:	4b07      	ldr	r3, [pc, #28]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800344e:	4a05      	ldr	r2, [pc, #20]	@ (8003464 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003450:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003454:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	40007000 	.word	0x40007000
 8003468:	20000004 	.word	0x20000004
 800346c:	431bde83 	.word	0x431bde83

08003470 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003474:	4b05      	ldr	r3, [pc, #20]	@ (800348c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	4a04      	ldr	r2, [pc, #16]	@ (800348c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800347a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800347e:	6093      	str	r3, [r2, #8]
}
 8003480:	bf00      	nop
 8003482:	46bd      	mov	sp, r7
 8003484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	40007000 	.word	0x40007000

08003490 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b088      	sub	sp, #32
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e2fe      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d075      	beq.n	800359a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ae:	4b97      	ldr	r3, [pc, #604]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 030c 	and.w	r3, r3, #12
 80034b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034b8:	4b94      	ldr	r3, [pc, #592]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f003 0303 	and.w	r3, r3, #3
 80034c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80034c2:	69bb      	ldr	r3, [r7, #24]
 80034c4:	2b0c      	cmp	r3, #12
 80034c6:	d102      	bne.n	80034ce <HAL_RCC_OscConfig+0x3e>
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	2b03      	cmp	r3, #3
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_OscConfig+0x44>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d10b      	bne.n	80034ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d4:	4b8d      	ldr	r3, [pc, #564]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d05b      	beq.n	8003598 <HAL_RCC_OscConfig+0x108>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d157      	bne.n	8003598 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e2d9      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034f4:	d106      	bne.n	8003504 <HAL_RCC_OscConfig+0x74>
 80034f6:	4b85      	ldr	r3, [pc, #532]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a84      	ldr	r2, [pc, #528]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80034fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003500:	6013      	str	r3, [r2, #0]
 8003502:	e01d      	b.n	8003540 <HAL_RCC_OscConfig+0xb0>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800350c:	d10c      	bne.n	8003528 <HAL_RCC_OscConfig+0x98>
 800350e:	4b7f      	ldr	r3, [pc, #508]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a7e      	ldr	r2, [pc, #504]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003514:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003518:	6013      	str	r3, [r2, #0]
 800351a:	4b7c      	ldr	r3, [pc, #496]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a7b      	ldr	r2, [pc, #492]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003520:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	e00b      	b.n	8003540 <HAL_RCC_OscConfig+0xb0>
 8003528:	4b78      	ldr	r3, [pc, #480]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a77      	ldr	r2, [pc, #476]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800352e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003532:	6013      	str	r3, [r2, #0]
 8003534:	4b75      	ldr	r3, [pc, #468]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a74      	ldr	r2, [pc, #464]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800353a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800353e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d013      	beq.n	8003570 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fe fdd0 	bl	80020ec <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003550:	f7fe fdcc 	bl	80020ec <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	@ 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e29e      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003562:	4b6a      	ldr	r3, [pc, #424]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d0f0      	beq.n	8003550 <HAL_RCC_OscConfig+0xc0>
 800356e:	e014      	b.n	800359a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe fdbc 	bl	80020ec <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003578:	f7fe fdb8 	bl	80020ec <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e28a      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800358a:	4b60      	ldr	r3, [pc, #384]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f0      	bne.n	8003578 <HAL_RCC_OscConfig+0xe8>
 8003596:	e000      	b.n	800359a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003598:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d075      	beq.n	8003692 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035a6:	4b59      	ldr	r3, [pc, #356]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 030c 	and.w	r3, r3, #12
 80035ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035b0:	4b56      	ldr	r3, [pc, #344]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80035ba:	69bb      	ldr	r3, [r7, #24]
 80035bc:	2b0c      	cmp	r3, #12
 80035be:	d102      	bne.n	80035c6 <HAL_RCC_OscConfig+0x136>
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d002      	beq.n	80035cc <HAL_RCC_OscConfig+0x13c>
 80035c6:	69bb      	ldr	r3, [r7, #24]
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d11f      	bne.n	800360c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035cc:	4b4f      	ldr	r3, [pc, #316]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d005      	beq.n	80035e4 <HAL_RCC_OscConfig+0x154>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e25d      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035e4:	4b49      	ldr	r3, [pc, #292]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	061b      	lsls	r3, r3, #24
 80035f2:	4946      	ldr	r1, [pc, #280]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80035f8:	4b45      	ldr	r3, [pc, #276]	@ (8003710 <HAL_RCC_OscConfig+0x280>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7fe fd29 	bl	8002054 <HAL_InitTick>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d043      	beq.n	8003690 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e249      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d023      	beq.n	800365c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003614:	4b3d      	ldr	r3, [pc, #244]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a3c      	ldr	r2, [pc, #240]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800361a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800361e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003620:	f7fe fd64 	bl	80020ec <HAL_GetTick>
 8003624:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003626:	e008      	b.n	800363a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003628:	f7fe fd60 	bl	80020ec <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	2b02      	cmp	r3, #2
 8003634:	d901      	bls.n	800363a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e232      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800363a:	4b34      	ldr	r3, [pc, #208]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003642:	2b00      	cmp	r3, #0
 8003644:	d0f0      	beq.n	8003628 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003646:	4b31      	ldr	r3, [pc, #196]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	061b      	lsls	r3, r3, #24
 8003654:	492d      	ldr	r1, [pc, #180]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003656:	4313      	orrs	r3, r2
 8003658:	604b      	str	r3, [r1, #4]
 800365a:	e01a      	b.n	8003692 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800365c:	4b2b      	ldr	r3, [pc, #172]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a2a      	ldr	r2, [pc, #168]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003662:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003666:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003668:	f7fe fd40 	bl	80020ec <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003670:	f7fe fd3c 	bl	80020ec <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e20e      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003682:	4b22      	ldr	r3, [pc, #136]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x1e0>
 800368e:	e000      	b.n	8003692 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003690:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b00      	cmp	r3, #0
 800369c:	d041      	beq.n	8003722 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	695b      	ldr	r3, [r3, #20]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d01c      	beq.n	80036e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036a6:	4b19      	ldr	r3, [pc, #100]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80036a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036ac:	4a17      	ldr	r2, [pc, #92]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80036ae:	f043 0301 	orr.w	r3, r3, #1
 80036b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036b6:	f7fe fd19 	bl	80020ec <HAL_GetTick>
 80036ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036be:	f7fe fd15 	bl	80020ec <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b02      	cmp	r3, #2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e1e7      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036d0:	4b0e      	ldr	r3, [pc, #56]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80036d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0ef      	beq.n	80036be <HAL_RCC_OscConfig+0x22e>
 80036de:	e020      	b.n	8003722 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e0:	4b0a      	ldr	r3, [pc, #40]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80036e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036e6:	4a09      	ldr	r2, [pc, #36]	@ (800370c <HAL_RCC_OscConfig+0x27c>)
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f0:	f7fe fcfc 	bl	80020ec <HAL_GetTick>
 80036f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80036f6:	e00d      	b.n	8003714 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f8:	f7fe fcf8 	bl	80020ec <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b02      	cmp	r3, #2
 8003704:	d906      	bls.n	8003714 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e1ca      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
 800370a:	bf00      	nop
 800370c:	40021000 	.word	0x40021000
 8003710:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003714:	4b8c      	ldr	r3, [pc, #560]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003716:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800371a:	f003 0302 	and.w	r3, r3, #2
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1ea      	bne.n	80036f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0304 	and.w	r3, r3, #4
 800372a:	2b00      	cmp	r3, #0
 800372c:	f000 80a6 	beq.w	800387c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003730:	2300      	movs	r3, #0
 8003732:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003734:	4b84      	ldr	r3, [pc, #528]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003738:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_RCC_OscConfig+0x2b4>
 8003740:	2301      	movs	r3, #1
 8003742:	e000      	b.n	8003746 <HAL_RCC_OscConfig+0x2b6>
 8003744:	2300      	movs	r3, #0
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00d      	beq.n	8003766 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800374a:	4b7f      	ldr	r3, [pc, #508]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 800374c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800374e:	4a7e      	ldr	r2, [pc, #504]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003754:	6593      	str	r3, [r2, #88]	@ 0x58
 8003756:	4b7c      	ldr	r3, [pc, #496]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003762:	2301      	movs	r3, #1
 8003764:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003766:	4b79      	ldr	r3, [pc, #484]	@ (800394c <HAL_RCC_OscConfig+0x4bc>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d118      	bne.n	80037a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003772:	4b76      	ldr	r3, [pc, #472]	@ (800394c <HAL_RCC_OscConfig+0x4bc>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a75      	ldr	r2, [pc, #468]	@ (800394c <HAL_RCC_OscConfig+0x4bc>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7fe fcb5 	bl	80020ec <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7fe fcb1 	bl	80020ec <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e183      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003798:	4b6c      	ldr	r3, [pc, #432]	@ (800394c <HAL_RCC_OscConfig+0x4bc>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d108      	bne.n	80037be <HAL_RCC_OscConfig+0x32e>
 80037ac:	4b66      	ldr	r3, [pc, #408]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037b2:	4a65      	ldr	r2, [pc, #404]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037bc:	e024      	b.n	8003808 <HAL_RCC_OscConfig+0x378>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d110      	bne.n	80037e8 <HAL_RCC_OscConfig+0x358>
 80037c6:	4b60      	ldr	r3, [pc, #384]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037cc:	4a5e      	ldr	r2, [pc, #376]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037ce:	f043 0304 	orr.w	r3, r3, #4
 80037d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037d6:	4b5c      	ldr	r3, [pc, #368]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037dc:	4a5a      	ldr	r2, [pc, #360]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037de:	f043 0301 	orr.w	r3, r3, #1
 80037e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037e6:	e00f      	b.n	8003808 <HAL_RCC_OscConfig+0x378>
 80037e8:	4b57      	ldr	r3, [pc, #348]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ee:	4a56      	ldr	r2, [pc, #344]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037f0:	f023 0301 	bic.w	r3, r3, #1
 80037f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037f8:	4b53      	ldr	r3, [pc, #332]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80037fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fe:	4a52      	ldr	r2, [pc, #328]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003800:	f023 0304 	bic.w	r3, r3, #4
 8003804:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d016      	beq.n	800383e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003810:	f7fe fc6c 	bl	80020ec <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003816:	e00a      	b.n	800382e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003818:	f7fe fc68 	bl	80020ec <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003826:	4293      	cmp	r3, r2
 8003828:	d901      	bls.n	800382e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e138      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800382e:	4b46      	ldr	r3, [pc, #280]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003830:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d0ed      	beq.n	8003818 <HAL_RCC_OscConfig+0x388>
 800383c:	e015      	b.n	800386a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800383e:	f7fe fc55 	bl	80020ec <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003844:	e00a      	b.n	800385c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003846:	f7fe fc51 	bl	80020ec <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003854:	4293      	cmp	r3, r2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e121      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800385c:	4b3a      	ldr	r3, [pc, #232]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 800385e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003862:	f003 0302 	and.w	r3, r3, #2
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1ed      	bne.n	8003846 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800386a:	7ffb      	ldrb	r3, [r7, #31]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d105      	bne.n	800387c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003870:	4b35      	ldr	r3, [pc, #212]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003874:	4a34      	ldr	r2, [pc, #208]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800387a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0320 	and.w	r3, r3, #32
 8003884:	2b00      	cmp	r3, #0
 8003886:	d03c      	beq.n	8003902 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	699b      	ldr	r3, [r3, #24]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d01c      	beq.n	80038ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003890:	4b2d      	ldr	r3, [pc, #180]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003892:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003896:	4a2c      	ldr	r2, [pc, #176]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003898:	f043 0301 	orr.w	r3, r3, #1
 800389c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038a0:	f7fe fc24 	bl	80020ec <HAL_GetTick>
 80038a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038a6:	e008      	b.n	80038ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038a8:	f7fe fc20 	bl	80020ec <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	2b02      	cmp	r3, #2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e0f2      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038ba:	4b23      	ldr	r3, [pc, #140]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80038bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038c0:	f003 0302 	and.w	r3, r3, #2
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d0ef      	beq.n	80038a8 <HAL_RCC_OscConfig+0x418>
 80038c8:	e01b      	b.n	8003902 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038ca:	4b1f      	ldr	r3, [pc, #124]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80038cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038d0:	4a1d      	ldr	r2, [pc, #116]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80038d2:	f023 0301 	bic.w	r3, r3, #1
 80038d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038da:	f7fe fc07 	bl	80020ec <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038e2:	f7fe fc03 	bl	80020ec <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e0d5      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80038f4:	4b14      	ldr	r3, [pc, #80]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 80038f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1ef      	bne.n	80038e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	2b00      	cmp	r3, #0
 8003908:	f000 80c9 	beq.w	8003a9e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800390c:	4b0e      	ldr	r3, [pc, #56]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 030c 	and.w	r3, r3, #12
 8003914:	2b0c      	cmp	r3, #12
 8003916:	f000 8083 	beq.w	8003a20 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	69db      	ldr	r3, [r3, #28]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d15e      	bne.n	80039e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003922:	4b09      	ldr	r3, [pc, #36]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a08      	ldr	r2, [pc, #32]	@ (8003948 <HAL_RCC_OscConfig+0x4b8>)
 8003928:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800392c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392e:	f7fe fbdd 	bl	80020ec <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003934:	e00c      	b.n	8003950 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003936:	f7fe fbd9 	bl	80020ec <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d905      	bls.n	8003950 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e0ab      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
 8003948:	40021000 	.word	0x40021000
 800394c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003950:	4b55      	ldr	r3, [pc, #340]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1ec      	bne.n	8003936 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800395c:	4b52      	ldr	r3, [pc, #328]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 800395e:	68da      	ldr	r2, [r3, #12]
 8003960:	4b52      	ldr	r3, [pc, #328]	@ (8003aac <HAL_RCC_OscConfig+0x61c>)
 8003962:	4013      	ands	r3, r2
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6a11      	ldr	r1, [r2, #32]
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800396c:	3a01      	subs	r2, #1
 800396e:	0112      	lsls	r2, r2, #4
 8003970:	4311      	orrs	r1, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003976:	0212      	lsls	r2, r2, #8
 8003978:	4311      	orrs	r1, r2
 800397a:	687a      	ldr	r2, [r7, #4]
 800397c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800397e:	0852      	lsrs	r2, r2, #1
 8003980:	3a01      	subs	r2, #1
 8003982:	0552      	lsls	r2, r2, #21
 8003984:	4311      	orrs	r1, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800398a:	0852      	lsrs	r2, r2, #1
 800398c:	3a01      	subs	r2, #1
 800398e:	0652      	lsls	r2, r2, #25
 8003990:	4311      	orrs	r1, r2
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003996:	06d2      	lsls	r2, r2, #27
 8003998:	430a      	orrs	r2, r1
 800399a:	4943      	ldr	r1, [pc, #268]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 800399c:	4313      	orrs	r3, r2
 800399e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80039a0:	4b41      	ldr	r3, [pc, #260]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a40      	ldr	r2, [pc, #256]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80039ac:	4b3e      	ldr	r3, [pc, #248]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	4a3d      	ldr	r2, [pc, #244]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80039b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b8:	f7fe fb98 	bl	80020ec <HAL_GetTick>
 80039bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039be:	e008      	b.n	80039d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039c0:	f7fe fb94 	bl	80020ec <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	2b02      	cmp	r3, #2
 80039cc:	d901      	bls.n	80039d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80039ce:	2303      	movs	r3, #3
 80039d0:	e066      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80039d2:	4b35      	ldr	r3, [pc, #212]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0f0      	beq.n	80039c0 <HAL_RCC_OscConfig+0x530>
 80039de:	e05e      	b.n	8003a9e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039e0:	4b31      	ldr	r3, [pc, #196]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a30      	ldr	r2, [pc, #192]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 80039e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039ec:	f7fe fb7e 	bl	80020ec <HAL_GetTick>
 80039f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f2:	e008      	b.n	8003a06 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039f4:	f7fe fb7a 	bl	80020ec <HAL_GetTick>
 80039f8:	4602      	mov	r2, r0
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	2b02      	cmp	r3, #2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e04c      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a06:	4b28      	ldr	r3, [pc, #160]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1f0      	bne.n	80039f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003a12:	4b25      	ldr	r3, [pc, #148]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 8003a14:	68da      	ldr	r2, [r3, #12]
 8003a16:	4924      	ldr	r1, [pc, #144]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 8003a18:	4b25      	ldr	r3, [pc, #148]	@ (8003ab0 <HAL_RCC_OscConfig+0x620>)
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	60cb      	str	r3, [r1, #12]
 8003a1e:	e03e      	b.n	8003a9e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	69db      	ldr	r3, [r3, #28]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d101      	bne.n	8003a2c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e039      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003a2c:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa8 <HAL_RCC_OscConfig+0x618>)
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f003 0203 	and.w	r2, r3, #3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a1b      	ldr	r3, [r3, #32]
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d12c      	bne.n	8003a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d123      	bne.n	8003a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d11b      	bne.n	8003a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a6c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d113      	bne.n	8003a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7c:	085b      	lsrs	r3, r3, #1
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d109      	bne.n	8003a9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a90:	085b      	lsrs	r3, r3, #1
 8003a92:	3b01      	subs	r3, #1
 8003a94:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a96:	429a      	cmp	r2, r3
 8003a98:	d001      	beq.n	8003a9e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003a9e:	2300      	movs	r3, #0
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3720      	adds	r7, #32
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	019f800c 	.word	0x019f800c
 8003ab0:	feeefffc 	.word	0xfeeefffc

08003ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e11e      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003acc:	4b91      	ldr	r3, [pc, #580]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 030f 	and.w	r3, r3, #15
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d910      	bls.n	8003afc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b8e      	ldr	r3, [pc, #568]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 020f 	bic.w	r2, r3, #15
 8003ae2:	498c      	ldr	r1, [pc, #560]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aea:	4b8a      	ldr	r3, [pc, #552]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 030f 	and.w	r3, r3, #15
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e106      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0301 	and.w	r3, r3, #1
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d073      	beq.n	8003bf0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b03      	cmp	r3, #3
 8003b0e:	d129      	bne.n	8003b64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b10:	4b81      	ldr	r3, [pc, #516]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e0f4      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003b20:	f000 f99e 	bl	8003e60 <RCC_GetSysClockFreqFromPLLSource>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	4a7c      	ldr	r2, [pc, #496]	@ (8003d1c <HAL_RCC_ClockConfig+0x268>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d93f      	bls.n	8003bae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b2e:	4b7a      	ldr	r3, [pc, #488]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d033      	beq.n	8003bae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d12f      	bne.n	8003bae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b4e:	4b72      	ldr	r3, [pc, #456]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003b56:	4a70      	ldr	r2, [pc, #448]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003b5e:	2380      	movs	r3, #128	@ 0x80
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	e024      	b.n	8003bae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d107      	bne.n	8003b7c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b6c:	4b6a      	ldr	r3, [pc, #424]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d109      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	e0c6      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003b7c:	4b66      	ldr	r3, [pc, #408]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d101      	bne.n	8003b8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e0be      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003b8c:	f000 f8ce 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 8003b90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003b92:	693b      	ldr	r3, [r7, #16]
 8003b94:	4a61      	ldr	r2, [pc, #388]	@ (8003d1c <HAL_RCC_ClockConfig+0x268>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d909      	bls.n	8003bae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003b9a:	4b5f      	ldr	r3, [pc, #380]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ba2:	4a5d      	ldr	r2, [pc, #372]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003ba4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ba8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003baa:	2380      	movs	r3, #128	@ 0x80
 8003bac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003bae:	4b5a      	ldr	r3, [pc, #360]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f023 0203 	bic.w	r2, r3, #3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	4957      	ldr	r1, [pc, #348]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bc0:	f7fe fa94 	bl	80020ec <HAL_GetTick>
 8003bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bc6:	e00a      	b.n	8003bde <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003bc8:	f7fe fa90 	bl	80020ec <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d901      	bls.n	8003bde <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003bda:	2303      	movs	r3, #3
 8003bdc:	e095      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003bde:	4b4e      	ldr	r3, [pc, #312]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 020c 	and.w	r2, r3, #12
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d1eb      	bne.n	8003bc8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d023      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d005      	beq.n	8003c14 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c08:	4b43      	ldr	r3, [pc, #268]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	4a42      	ldr	r2, [pc, #264]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c12:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0308 	and.w	r3, r3, #8
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d007      	beq.n	8003c30 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003c20:	4b3d      	ldr	r3, [pc, #244]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003c28:	4a3b      	ldr	r2, [pc, #236]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c2e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c30:	4b39      	ldr	r3, [pc, #228]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	4936      	ldr	r1, [pc, #216]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	608b      	str	r3, [r1, #8]
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	2b80      	cmp	r3, #128	@ 0x80
 8003c48:	d105      	bne.n	8003c56 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003c4a:	4b33      	ldr	r3, [pc, #204]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c4c:	689b      	ldr	r3, [r3, #8]
 8003c4e:	4a32      	ldr	r2, [pc, #200]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003c50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c54:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003c56:	4b2f      	ldr	r3, [pc, #188]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 030f 	and.w	r3, r3, #15
 8003c5e:	683a      	ldr	r2, [r7, #0]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d21d      	bcs.n	8003ca0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c64:	4b2b      	ldr	r3, [pc, #172]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f023 020f 	bic.w	r2, r3, #15
 8003c6c:	4929      	ldr	r1, [pc, #164]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003c74:	f7fe fa3a 	bl	80020ec <HAL_GetTick>
 8003c78:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c7a:	e00a      	b.n	8003c92 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c7c:	f7fe fa36 	bl	80020ec <HAL_GetTick>
 8003c80:	4602      	mov	r2, r0
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	1ad3      	subs	r3, r2, r3
 8003c86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c8a:	4293      	cmp	r3, r2
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e03b      	b.n	8003d0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c92:	4b20      	ldr	r3, [pc, #128]	@ (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	683a      	ldr	r2, [r7, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d1ed      	bne.n	8003c7c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0304 	and.w	r3, r3, #4
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d008      	beq.n	8003cbe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cac:	4b1a      	ldr	r3, [pc, #104]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	4917      	ldr	r1, [pc, #92]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0308 	and.w	r3, r3, #8
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d009      	beq.n	8003cde <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cca:	4b13      	ldr	r3, [pc, #76]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	490f      	ldr	r1, [pc, #60]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cde:	f000 f825 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8003d18 <HAL_RCC_ClockConfig+0x264>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	091b      	lsrs	r3, r3, #4
 8003cea:	f003 030f 	and.w	r3, r3, #15
 8003cee:	490c      	ldr	r1, [pc, #48]	@ (8003d20 <HAL_RCC_ClockConfig+0x26c>)
 8003cf0:	5ccb      	ldrb	r3, [r1, r3]
 8003cf2:	f003 031f 	and.w	r3, r3, #31
 8003cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8003cfa:	4a0a      	ldr	r2, [pc, #40]	@ (8003d24 <HAL_RCC_ClockConfig+0x270>)
 8003cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003d28 <HAL_RCC_ClockConfig+0x274>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe f9a6 	bl	8002054 <HAL_InitTick>
 8003d08:	4603      	mov	r3, r0
}
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	3718      	adds	r7, #24
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40022000 	.word	0x40022000
 8003d18:	40021000 	.word	0x40021000
 8003d1c:	04c4b400 	.word	0x04c4b400
 8003d20:	08008c90 	.word	0x08008c90
 8003d24:	20000004 	.word	0x20000004
 8003d28:	20000008 	.word	0x20000008

08003d2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b087      	sub	sp, #28
 8003d30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003d32:	4b2c      	ldr	r3, [pc, #176]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	f003 030c 	and.w	r3, r3, #12
 8003d3a:	2b04      	cmp	r3, #4
 8003d3c:	d102      	bne.n	8003d44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d40:	613b      	str	r3, [r7, #16]
 8003d42:	e047      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d44:	4b27      	ldr	r3, [pc, #156]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b08      	cmp	r3, #8
 8003d4e:	d102      	bne.n	8003d56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003d50:	4b26      	ldr	r3, [pc, #152]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d52:	613b      	str	r3, [r7, #16]
 8003d54:	e03e      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003d56:	4b23      	ldr	r3, [pc, #140]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 030c 	and.w	r3, r3, #12
 8003d5e:	2b0c      	cmp	r3, #12
 8003d60:	d136      	bne.n	8003dd0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003d62:	4b20      	ldr	r3, [pc, #128]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f003 0303 	and.w	r3, r3, #3
 8003d6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d6e:	68db      	ldr	r3, [r3, #12]
 8003d70:	091b      	lsrs	r3, r3, #4
 8003d72:	f003 030f 	and.w	r3, r3, #15
 8003d76:	3301      	adds	r3, #1
 8003d78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2b03      	cmp	r3, #3
 8003d7e:	d10c      	bne.n	8003d9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d80:	4a1a      	ldr	r2, [pc, #104]	@ (8003dec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d88:	4a16      	ldr	r2, [pc, #88]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003d8a:	68d2      	ldr	r2, [r2, #12]
 8003d8c:	0a12      	lsrs	r2, r2, #8
 8003d8e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d92:	fb02 f303 	mul.w	r3, r2, r3
 8003d96:	617b      	str	r3, [r7, #20]
      break;
 8003d98:	e00c      	b.n	8003db4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003d9a:	4a13      	ldr	r2, [pc, #76]	@ (8003de8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003da2:	4a10      	ldr	r2, [pc, #64]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003da4:	68d2      	ldr	r2, [r2, #12]
 8003da6:	0a12      	lsrs	r2, r2, #8
 8003da8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003dac:	fb02 f303 	mul.w	r3, r2, r3
 8003db0:	617b      	str	r3, [r7, #20]
      break;
 8003db2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003db4:	4b0b      	ldr	r3, [pc, #44]	@ (8003de4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	0e5b      	lsrs	r3, r3, #25
 8003dba:	f003 0303 	and.w	r3, r3, #3
 8003dbe:	3301      	adds	r3, #1
 8003dc0:	005b      	lsls	r3, r3, #1
 8003dc2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dcc:	613b      	str	r3, [r7, #16]
 8003dce:	e001      	b.n	8003dd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003dd4:	693b      	ldr	r3, [r7, #16]
}
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	00f42400 	.word	0x00f42400
 8003dec:	016e3600 	.word	0x016e3600

08003df0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003df4:	4b03      	ldr	r3, [pc, #12]	@ (8003e04 <HAL_RCC_GetHCLKFreq+0x14>)
 8003df6:	681b      	ldr	r3, [r3, #0]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	20000004 	.word	0x20000004

08003e08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003e0c:	f7ff fff0 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e10:	4602      	mov	r2, r0
 8003e12:	4b06      	ldr	r3, [pc, #24]	@ (8003e2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	0a1b      	lsrs	r3, r3, #8
 8003e18:	f003 0307 	and.w	r3, r3, #7
 8003e1c:	4904      	ldr	r1, [pc, #16]	@ (8003e30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003e1e:	5ccb      	ldrb	r3, [r1, r3]
 8003e20:	f003 031f 	and.w	r3, r3, #31
 8003e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	08008ca0 	.word	0x08008ca0

08003e34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003e38:	f7ff ffda 	bl	8003df0 <HAL_RCC_GetHCLKFreq>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	4b06      	ldr	r3, [pc, #24]	@ (8003e58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	0adb      	lsrs	r3, r3, #11
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	4904      	ldr	r1, [pc, #16]	@ (8003e5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003e4a:	5ccb      	ldrb	r3, [r1, r3]
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	bd80      	pop	{r7, pc}
 8003e58:	40021000 	.word	0x40021000
 8003e5c:	08008ca0 	.word	0x08008ca0

08003e60 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e66:	4b1e      	ldr	r3, [pc, #120]	@ (8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	f003 0303 	and.w	r3, r3, #3
 8003e6e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e70:	4b1b      	ldr	r3, [pc, #108]	@ (8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	091b      	lsrs	r3, r3, #4
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	2b03      	cmp	r3, #3
 8003e82:	d10c      	bne.n	8003e9e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e84:	4a17      	ldr	r2, [pc, #92]	@ (8003ee4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e8c:	4a14      	ldr	r2, [pc, #80]	@ (8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003e8e:	68d2      	ldr	r2, [r2, #12]
 8003e90:	0a12      	lsrs	r2, r2, #8
 8003e92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003e96:	fb02 f303 	mul.w	r3, r2, r3
 8003e9a:	617b      	str	r3, [r7, #20]
    break;
 8003e9c:	e00c      	b.n	8003eb8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003e9e:	4a12      	ldr	r2, [pc, #72]	@ (8003ee8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea6:	4a0e      	ldr	r2, [pc, #56]	@ (8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ea8:	68d2      	ldr	r2, [r2, #12]
 8003eaa:	0a12      	lsrs	r2, r2, #8
 8003eac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003eb0:	fb02 f303 	mul.w	r3, r2, r3
 8003eb4:	617b      	str	r3, [r7, #20]
    break;
 8003eb6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003eb8:	4b09      	ldr	r3, [pc, #36]	@ (8003ee0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	0e5b      	lsrs	r3, r3, #25
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003ec8:	697a      	ldr	r2, [r7, #20]
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ed0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003ed2:	687b      	ldr	r3, [r7, #4]
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	371c      	adds	r7, #28
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	40021000 	.word	0x40021000
 8003ee4:	016e3600 	.word	0x016e3600
 8003ee8:	00f42400 	.word	0x00f42400

08003eec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ef8:	2300      	movs	r3, #0
 8003efa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	f000 8098 	beq.w	800403a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f0e:	4b43      	ldr	r3, [pc, #268]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d10d      	bne.n	8003f36 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f1a:	4b40      	ldr	r3, [pc, #256]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f1e:	4a3f      	ldr	r2, [pc, #252]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f26:	4b3d      	ldr	r3, [pc, #244]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	60bb      	str	r3, [r7, #8]
 8003f30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f32:	2301      	movs	r3, #1
 8003f34:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f36:	4b3a      	ldr	r3, [pc, #232]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a39      	ldr	r2, [pc, #228]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f42:	f7fe f8d3 	bl	80020ec <HAL_GetTick>
 8003f46:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f48:	e009      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f4a:	f7fe f8cf 	bl	80020ec <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	2b02      	cmp	r3, #2
 8003f56:	d902      	bls.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	74fb      	strb	r3, [r7, #19]
        break;
 8003f5c:	e005      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f5e:	4b30      	ldr	r3, [pc, #192]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0ef      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003f6a:	7cfb      	ldrb	r3, [r7, #19]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d159      	bne.n	8004024 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003f70:	4b2a      	ldr	r3, [pc, #168]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f7a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d01e      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d019      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003f8c:	4b23      	ldr	r3, [pc, #140]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f98:	4b20      	ldr	r3, [pc, #128]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003f9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fa8:	4b1c      	ldr	r3, [pc, #112]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fae:	4a1b      	ldr	r2, [pc, #108]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003fb8:	4a18      	ldr	r2, [pc, #96]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	f003 0301 	and.w	r3, r3, #1
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d016      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fca:	f7fe f88f 	bl	80020ec <HAL_GetTick>
 8003fce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fd0:	e00b      	b.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fd2:	f7fe f88b 	bl	80020ec <HAL_GetTick>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	1ad3      	subs	r3, r2, r3
 8003fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d902      	bls.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	74fb      	strb	r3, [r7, #19]
            break;
 8003fe8:	e006      	b.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fea:	4b0c      	ldr	r3, [pc, #48]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ff0:	f003 0302 	and.w	r3, r3, #2
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d0ec      	beq.n	8003fd2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003ff8:	7cfb      	ldrb	r3, [r7, #19]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10b      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ffe:	4b07      	ldr	r3, [pc, #28]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004004:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800400c:	4903      	ldr	r1, [pc, #12]	@ (800401c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800400e:	4313      	orrs	r3, r2
 8004010:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004014:	e008      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004016:	7cfb      	ldrb	r3, [r7, #19]
 8004018:	74bb      	strb	r3, [r7, #18]
 800401a:	e005      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800401c:	40021000 	.word	0x40021000
 8004020:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004024:	7cfb      	ldrb	r3, [r7, #19]
 8004026:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004028:	7c7b      	ldrb	r3, [r7, #17]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d105      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800402e:	4ba7      	ldr	r3, [pc, #668]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004032:	4aa6      	ldr	r2, [pc, #664]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004034:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004038:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00a      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004046:	4ba1      	ldr	r3, [pc, #644]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800404c:	f023 0203 	bic.w	r2, r3, #3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	499d      	ldr	r1, [pc, #628]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004056:	4313      	orrs	r3, r2
 8004058:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f003 0302 	and.w	r3, r3, #2
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004068:	4b98      	ldr	r3, [pc, #608]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800406a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800406e:	f023 020c 	bic.w	r2, r3, #12
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	4995      	ldr	r1, [pc, #596]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004078:	4313      	orrs	r3, r2
 800407a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b00      	cmp	r3, #0
 8004088:	d00a      	beq.n	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800408a:	4b90      	ldr	r3, [pc, #576]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800408c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004090:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	68db      	ldr	r3, [r3, #12]
 8004098:	498c      	ldr	r1, [pc, #560]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800409a:	4313      	orrs	r3, r2
 800409c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0308 	and.w	r3, r3, #8
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d00a      	beq.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80040ac:	4b87      	ldr	r3, [pc, #540]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	4984      	ldr	r1, [pc, #528]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040bc:	4313      	orrs	r3, r2
 80040be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f003 0310 	and.w	r3, r3, #16
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d00a      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80040ce:	4b7f      	ldr	r3, [pc, #508]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	695b      	ldr	r3, [r3, #20]
 80040dc:	497b      	ldr	r1, [pc, #492]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040de:	4313      	orrs	r3, r2
 80040e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00a      	beq.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040f0:	4b76      	ldr	r3, [pc, #472]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80040f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	699b      	ldr	r3, [r3, #24]
 80040fe:	4973      	ldr	r1, [pc, #460]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004100:	4313      	orrs	r3, r2
 8004102:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800410e:	2b00      	cmp	r3, #0
 8004110:	d00a      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004112:	4b6e      	ldr	r3, [pc, #440]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004114:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004118:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	69db      	ldr	r3, [r3, #28]
 8004120:	496a      	ldr	r1, [pc, #424]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004122:	4313      	orrs	r3, r2
 8004124:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00a      	beq.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004134:	4b65      	ldr	r3, [pc, #404]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800413a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a1b      	ldr	r3, [r3, #32]
 8004142:	4962      	ldr	r1, [pc, #392]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004144:	4313      	orrs	r3, r2
 8004146:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00a      	beq.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004156:	4b5d      	ldr	r3, [pc, #372]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800415c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004164:	4959      	ldr	r1, [pc, #356]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00a      	beq.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004178:	4b54      	ldr	r3, [pc, #336]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800417a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800417e:	f023 0203 	bic.w	r2, r3, #3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004186:	4951      	ldr	r1, [pc, #324]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004188:	4313      	orrs	r3, r2
 800418a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004196:	2b00      	cmp	r3, #0
 8004198:	d00a      	beq.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800419a:	4b4c      	ldr	r3, [pc, #304]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800419c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a8:	4948      	ldr	r1, [pc, #288]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041aa:	4313      	orrs	r3, r2
 80041ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d015      	beq.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041bc:	4b43      	ldr	r3, [pc, #268]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ca:	4940      	ldr	r1, [pc, #256]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80041da:	d105      	bne.n	80041e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80041dc:	4b3b      	ldr	r3, [pc, #236]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4a3a      	ldr	r2, [pc, #232]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041e6:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d015      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041f4:	4b35      	ldr	r3, [pc, #212]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004202:	4932      	ldr	r1, [pc, #200]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004204:	4313      	orrs	r3, r2
 8004206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800420e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004212:	d105      	bne.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004214:	4b2d      	ldr	r3, [pc, #180]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	4a2c      	ldr	r2, [pc, #176]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800421a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800421e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d015      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800422c:	4b27      	ldr	r3, [pc, #156]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800422e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004232:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800423a:	4924      	ldr	r1, [pc, #144]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800423c:	4313      	orrs	r3, r2
 800423e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004246:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800424a:	d105      	bne.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800424c:	4b1f      	ldr	r3, [pc, #124]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	4a1e      	ldr	r2, [pc, #120]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004252:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004256:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004260:	2b00      	cmp	r3, #0
 8004262:	d015      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004264:	4b19      	ldr	r3, [pc, #100]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800426a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004272:	4916      	ldr	r1, [pc, #88]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004274:	4313      	orrs	r3, r2
 8004276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004282:	d105      	bne.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004284:	4b11      	ldr	r3, [pc, #68]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	4a10      	ldr	r2, [pc, #64]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800428e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d019      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800429c:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	4908      	ldr	r1, [pc, #32]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042ba:	d109      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80042bc:	4b03      	ldr	r3, [pc, #12]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	4a02      	ldr	r2, [pc, #8]	@ (80042cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042c6:	60d3      	str	r3, [r2, #12]
 80042c8:	e002      	b.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80042ca:	bf00      	nop
 80042cc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d015      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80042dc:	4b29      	ldr	r3, [pc, #164]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ea:	4926      	ldr	r1, [pc, #152]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80042fa:	d105      	bne.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80042fc:	4b21      	ldr	r3, [pc, #132]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	4a20      	ldr	r2, [pc, #128]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004302:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004306:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d015      	beq.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004314:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800431a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004322:	4918      	ldr	r1, [pc, #96]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800432e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004332:	d105      	bne.n	8004340 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004334:	4b13      	ldr	r3, [pc, #76]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	4a12      	ldr	r2, [pc, #72]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800433a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d015      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800434c:	4b0d      	ldr	r3, [pc, #52]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800434e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004352:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800435a:	490a      	ldr	r1, [pc, #40]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800435c:	4313      	orrs	r3, r2
 800435e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004366:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800436a:	d105      	bne.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800436c:	4b05      	ldr	r3, [pc, #20]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800436e:	68db      	ldr	r3, [r3, #12]
 8004370:	4a04      	ldr	r2, [pc, #16]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004372:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004376:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004378:	7cbb      	ldrb	r3, [r7, #18]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40021000 	.word	0x40021000

08004388 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b082      	sub	sp, #8
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e049      	b.n	800442e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d106      	bne.n	80043b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2200      	movs	r2, #0
 80043aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7fd fd46 	bl	8001e40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f000 fb3c 	bl	8004a44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2201      	movs	r2, #1
 8004410:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800442c:	2300      	movs	r3, #0
}
 800442e:	4618      	mov	r0, r3
 8004430:	3708      	adds	r7, #8
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004438:	b480      	push	{r7}
 800443a:	b085      	sub	sp, #20
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004446:	b2db      	uxtb	r3, r3
 8004448:	2b01      	cmp	r3, #1
 800444a:	d001      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e054      	b.n	80044fa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f042 0201 	orr.w	r2, r2, #1
 8004466:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a26      	ldr	r2, [pc, #152]	@ (8004508 <HAL_TIM_Base_Start_IT+0xd0>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d022      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800447a:	d01d      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a22      	ldr	r2, [pc, #136]	@ (800450c <HAL_TIM_Base_Start_IT+0xd4>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d018      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a21      	ldr	r2, [pc, #132]	@ (8004510 <HAL_TIM_Base_Start_IT+0xd8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d013      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a1f      	ldr	r2, [pc, #124]	@ (8004514 <HAL_TIM_Base_Start_IT+0xdc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d00e      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1e      	ldr	r2, [pc, #120]	@ (8004518 <HAL_TIM_Base_Start_IT+0xe0>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d009      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a1c      	ldr	r2, [pc, #112]	@ (800451c <HAL_TIM_Base_Start_IT+0xe4>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d004      	beq.n	80044b8 <HAL_TIM_Base_Start_IT+0x80>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a1b      	ldr	r2, [pc, #108]	@ (8004520 <HAL_TIM_Base_Start_IT+0xe8>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d115      	bne.n	80044e4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	4b19      	ldr	r3, [pc, #100]	@ (8004524 <HAL_TIM_Base_Start_IT+0xec>)
 80044c0:	4013      	ands	r3, r2
 80044c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b06      	cmp	r3, #6
 80044c8:	d015      	beq.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d0:	d011      	beq.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044e2:	e008      	b.n	80044f6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	681a      	ldr	r2, [r3, #0]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f042 0201 	orr.w	r2, r2, #1
 80044f2:	601a      	str	r2, [r3, #0]
 80044f4:	e000      	b.n	80044f8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80044f8:	2300      	movs	r3, #0
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	3714      	adds	r7, #20
 80044fe:	46bd      	mov	sp, r7
 8004500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004504:	4770      	bx	lr
 8004506:	bf00      	nop
 8004508:	40012c00 	.word	0x40012c00
 800450c:	40000400 	.word	0x40000400
 8004510:	40000800 	.word	0x40000800
 8004514:	40000c00 	.word	0x40000c00
 8004518:	40013400 	.word	0x40013400
 800451c:	40014000 	.word	0x40014000
 8004520:	40015000 	.word	0x40015000
 8004524:	00010007 	.word	0x00010007

08004528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d020      	beq.n	800458c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f003 0302 	and.w	r3, r3, #2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d01b      	beq.n	800458c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f06f 0202 	mvn.w	r2, #2
 800455c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2201      	movs	r2, #1
 8004562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	f003 0303 	and.w	r3, r3, #3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d003      	beq.n	800457a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 fa48 	bl	8004a08 <HAL_TIM_IC_CaptureCallback>
 8004578:	e005      	b.n	8004586 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 fa3a 	bl	80049f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 fa4b 	bl	8004a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	f003 0304 	and.w	r3, r3, #4
 8004592:	2b00      	cmp	r3, #0
 8004594:	d020      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f003 0304 	and.w	r3, r3, #4
 800459c:	2b00      	cmp	r3, #0
 800459e:	d01b      	beq.n	80045d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f06f 0204 	mvn.w	r2, #4
 80045a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2202      	movs	r2, #2
 80045ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	699b      	ldr	r3, [r3, #24]
 80045b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d003      	beq.n	80045c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fa22 	bl	8004a08 <HAL_TIM_IC_CaptureCallback>
 80045c4:	e005      	b.n	80045d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f000 fa14 	bl	80049f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045cc:	6878      	ldr	r0, [r7, #4]
 80045ce:	f000 fa25 	bl	8004a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d020      	beq.n	8004624 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d01b      	beq.n	8004624 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f06f 0208 	mvn.w	r2, #8
 80045f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2204      	movs	r2, #4
 80045fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f003 0303 	and.w	r3, r3, #3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d003      	beq.n	8004612 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f9fc 	bl	8004a08 <HAL_TIM_IC_CaptureCallback>
 8004610:	e005      	b.n	800461e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	f000 f9ee 	bl	80049f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f000 f9ff 	bl	8004a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	f003 0310 	and.w	r3, r3, #16
 800462a:	2b00      	cmp	r3, #0
 800462c:	d020      	beq.n	8004670 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f003 0310 	and.w	r3, r3, #16
 8004634:	2b00      	cmp	r3, #0
 8004636:	d01b      	beq.n	8004670 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f06f 0210 	mvn.w	r2, #16
 8004640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2208      	movs	r2, #8
 8004646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	69db      	ldr	r3, [r3, #28]
 800464e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f9d6 	bl	8004a08 <HAL_TIM_IC_CaptureCallback>
 800465c:	e005      	b.n	800466a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f000 f9c8 	bl	80049f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004664:	6878      	ldr	r0, [r7, #4]
 8004666:	f000 f9d9 	bl	8004a1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	2200      	movs	r2, #0
 800466e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	2b00      	cmp	r3, #0
 8004678:	d00c      	beq.n	8004694 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d007      	beq.n	8004694 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f06f 0201 	mvn.w	r2, #1
 800468c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fd fa1e 	bl	8001ad0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800469a:	2b00      	cmp	r3, #0
 800469c:	d104      	bne.n	80046a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00c      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d007      	beq.n	80046c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80046ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80046bc:	6878      	ldr	r0, [r7, #4]
 80046be:	f000 fbb1 	bl	8004e24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d00c      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d007      	beq.n	80046e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80046de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 fba9 	bl	8004e38 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d00c      	beq.n	800470a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d007      	beq.n	800470a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004702:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f993 	bl	8004a30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f003 0320 	and.w	r3, r3, #32
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00c      	beq.n	800472e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	f003 0320 	and.w	r3, r3, #32
 800471a:	2b00      	cmp	r3, #0
 800471c:	d007      	beq.n	800472e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f06f 0220 	mvn.w	r2, #32
 8004726:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f000 fb71 	bl	8004e10 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d00c      	beq.n	8004752 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d007      	beq.n	8004752 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800474a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 fb7d 	bl	8004e4c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d00c      	beq.n	8004776 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d007      	beq.n	8004776 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800476e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 fb75 	bl	8004e60 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00c      	beq.n	800479a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004786:	2b00      	cmp	r3, #0
 8004788:	d007      	beq.n	800479a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8004792:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f000 fb6d 	bl	8004e74 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800479a:	68bb      	ldr	r3, [r7, #8]
 800479c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00c      	beq.n	80047be <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d007      	beq.n	80047be <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80047b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80047b8:	6878      	ldr	r0, [r7, #4]
 80047ba:	f000 fb65 	bl	8004e88 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80047be:	bf00      	nop
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
	...

080047c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047d2:	2300      	movs	r3, #0
 80047d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d101      	bne.n	80047e4 <HAL_TIM_ConfigClockSource+0x1c>
 80047e0:	2302      	movs	r3, #2
 80047e2:	e0f6      	b.n	80049d2 <HAL_TIM_ConfigClockSource+0x20a>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2202      	movs	r2, #2
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800480e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a6f      	ldr	r2, [pc, #444]	@ (80049dc <HAL_TIM_ConfigClockSource+0x214>)
 800481e:	4293      	cmp	r3, r2
 8004820:	f000 80c1 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004824:	4a6d      	ldr	r2, [pc, #436]	@ (80049dc <HAL_TIM_ConfigClockSource+0x214>)
 8004826:	4293      	cmp	r3, r2
 8004828:	f200 80c6 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800482c:	4a6c      	ldr	r2, [pc, #432]	@ (80049e0 <HAL_TIM_ConfigClockSource+0x218>)
 800482e:	4293      	cmp	r3, r2
 8004830:	f000 80b9 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004834:	4a6a      	ldr	r2, [pc, #424]	@ (80049e0 <HAL_TIM_ConfigClockSource+0x218>)
 8004836:	4293      	cmp	r3, r2
 8004838:	f200 80be 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800483c:	4a69      	ldr	r2, [pc, #420]	@ (80049e4 <HAL_TIM_ConfigClockSource+0x21c>)
 800483e:	4293      	cmp	r3, r2
 8004840:	f000 80b1 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004844:	4a67      	ldr	r2, [pc, #412]	@ (80049e4 <HAL_TIM_ConfigClockSource+0x21c>)
 8004846:	4293      	cmp	r3, r2
 8004848:	f200 80b6 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800484c:	4a66      	ldr	r2, [pc, #408]	@ (80049e8 <HAL_TIM_ConfigClockSource+0x220>)
 800484e:	4293      	cmp	r3, r2
 8004850:	f000 80a9 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004854:	4a64      	ldr	r2, [pc, #400]	@ (80049e8 <HAL_TIM_ConfigClockSource+0x220>)
 8004856:	4293      	cmp	r3, r2
 8004858:	f200 80ae 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800485c:	4a63      	ldr	r2, [pc, #396]	@ (80049ec <HAL_TIM_ConfigClockSource+0x224>)
 800485e:	4293      	cmp	r3, r2
 8004860:	f000 80a1 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004864:	4a61      	ldr	r2, [pc, #388]	@ (80049ec <HAL_TIM_ConfigClockSource+0x224>)
 8004866:	4293      	cmp	r3, r2
 8004868:	f200 80a6 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800486c:	4a60      	ldr	r2, [pc, #384]	@ (80049f0 <HAL_TIM_ConfigClockSource+0x228>)
 800486e:	4293      	cmp	r3, r2
 8004870:	f000 8099 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004874:	4a5e      	ldr	r2, [pc, #376]	@ (80049f0 <HAL_TIM_ConfigClockSource+0x228>)
 8004876:	4293      	cmp	r3, r2
 8004878:	f200 809e 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800487c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004880:	f000 8091 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004884:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004888:	f200 8096 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800488c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004890:	f000 8089 	beq.w	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 8004894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004898:	f200 808e 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 800489c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048a0:	d03e      	beq.n	8004920 <HAL_TIM_ConfigClockSource+0x158>
 80048a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048a6:	f200 8087 	bhi.w	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ae:	f000 8086 	beq.w	80049be <HAL_TIM_ConfigClockSource+0x1f6>
 80048b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048b6:	d87f      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048b8:	2b70      	cmp	r3, #112	@ 0x70
 80048ba:	d01a      	beq.n	80048f2 <HAL_TIM_ConfigClockSource+0x12a>
 80048bc:	2b70      	cmp	r3, #112	@ 0x70
 80048be:	d87b      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048c0:	2b60      	cmp	r3, #96	@ 0x60
 80048c2:	d050      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0x19e>
 80048c4:	2b60      	cmp	r3, #96	@ 0x60
 80048c6:	d877      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048c8:	2b50      	cmp	r3, #80	@ 0x50
 80048ca:	d03c      	beq.n	8004946 <HAL_TIM_ConfigClockSource+0x17e>
 80048cc:	2b50      	cmp	r3, #80	@ 0x50
 80048ce:	d873      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048d0:	2b40      	cmp	r3, #64	@ 0x40
 80048d2:	d058      	beq.n	8004986 <HAL_TIM_ConfigClockSource+0x1be>
 80048d4:	2b40      	cmp	r3, #64	@ 0x40
 80048d6:	d86f      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048d8:	2b30      	cmp	r3, #48	@ 0x30
 80048da:	d064      	beq.n	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 80048dc:	2b30      	cmp	r3, #48	@ 0x30
 80048de:	d86b      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048e0:	2b20      	cmp	r3, #32
 80048e2:	d060      	beq.n	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 80048e4:	2b20      	cmp	r3, #32
 80048e6:	d867      	bhi.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d05c      	beq.n	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 80048ec:	2b10      	cmp	r3, #16
 80048ee:	d05a      	beq.n	80049a6 <HAL_TIM_ConfigClockSource+0x1de>
 80048f0:	e062      	b.n	80049b8 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004902:	f000 f9cf 	bl	8004ca4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004914:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68ba      	ldr	r2, [r7, #8]
 800491c:	609a      	str	r2, [r3, #8]
      break;
 800491e:	e04f      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004930:	f000 f9b8 	bl	8004ca4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	689a      	ldr	r2, [r3, #8]
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004942:	609a      	str	r2, [r3, #8]
      break;
 8004944:	e03c      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004952:	461a      	mov	r2, r3
 8004954:	f000 f92a 	bl	8004bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2150      	movs	r1, #80	@ 0x50
 800495e:	4618      	mov	r0, r3
 8004960:	f000 f983 	bl	8004c6a <TIM_ITRx_SetConfig>
      break;
 8004964:	e02c      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004972:	461a      	mov	r2, r3
 8004974:	f000 f949 	bl	8004c0a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2160      	movs	r1, #96	@ 0x60
 800497e:	4618      	mov	r0, r3
 8004980:	f000 f973 	bl	8004c6a <TIM_ITRx_SetConfig>
      break;
 8004984:	e01c      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004992:	461a      	mov	r2, r3
 8004994:	f000 f90a 	bl	8004bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	2140      	movs	r1, #64	@ 0x40
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 f963 	bl	8004c6a <TIM_ITRx_SetConfig>
      break;
 80049a4:	e00c      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4619      	mov	r1, r3
 80049b0:	4610      	mov	r0, r2
 80049b2:	f000 f95a 	bl	8004c6a <TIM_ITRx_SetConfig>
      break;
 80049b6:	e003      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	73fb      	strb	r3, [r7, #15]
      break;
 80049bc:	e000      	b.n	80049c0 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80049be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}
 80049da:	bf00      	nop
 80049dc:	00100070 	.word	0x00100070
 80049e0:	00100060 	.word	0x00100060
 80049e4:	00100050 	.word	0x00100050
 80049e8:	00100040 	.word	0x00100040
 80049ec:	00100030 	.word	0x00100030
 80049f0:	00100020 	.word	0x00100020

080049f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b083      	sub	sp, #12
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049fc:	bf00      	nop
 80049fe:	370c      	adds	r7, #12
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a10:	bf00      	nop
 8004a12:	370c      	adds	r7, #12
 8004a14:	46bd      	mov	sp, r7
 8004a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1a:	4770      	bx	lr

08004a1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	b083      	sub	sp, #12
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a24:	bf00      	nop
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a38:	bf00      	nop
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a4c      	ldr	r2, [pc, #304]	@ (8004b88 <TIM_Base_SetConfig+0x144>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d017      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a62:	d013      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a49      	ldr	r2, [pc, #292]	@ (8004b8c <TIM_Base_SetConfig+0x148>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d00f      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	4a48      	ldr	r2, [pc, #288]	@ (8004b90 <TIM_Base_SetConfig+0x14c>)
 8004a70:	4293      	cmp	r3, r2
 8004a72:	d00b      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	4a47      	ldr	r2, [pc, #284]	@ (8004b94 <TIM_Base_SetConfig+0x150>)
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d007      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	4a46      	ldr	r2, [pc, #280]	@ (8004b98 <TIM_Base_SetConfig+0x154>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d003      	beq.n	8004a8c <TIM_Base_SetConfig+0x48>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	4a45      	ldr	r2, [pc, #276]	@ (8004b9c <TIM_Base_SetConfig+0x158>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d108      	bne.n	8004a9e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	4a39      	ldr	r2, [pc, #228]	@ (8004b88 <TIM_Base_SetConfig+0x144>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d023      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aac:	d01f      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a36      	ldr	r2, [pc, #216]	@ (8004b8c <TIM_Base_SetConfig+0x148>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d01b      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	4a35      	ldr	r2, [pc, #212]	@ (8004b90 <TIM_Base_SetConfig+0x14c>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d017      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	4a34      	ldr	r2, [pc, #208]	@ (8004b94 <TIM_Base_SetConfig+0x150>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d013      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	4a33      	ldr	r2, [pc, #204]	@ (8004b98 <TIM_Base_SetConfig+0x154>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d00f      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4a33      	ldr	r2, [pc, #204]	@ (8004ba0 <TIM_Base_SetConfig+0x15c>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d00b      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a32      	ldr	r2, [pc, #200]	@ (8004ba4 <TIM_Base_SetConfig+0x160>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d007      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	4a31      	ldr	r2, [pc, #196]	@ (8004ba8 <TIM_Base_SetConfig+0x164>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d003      	beq.n	8004aee <TIM_Base_SetConfig+0xaa>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a2c      	ldr	r2, [pc, #176]	@ (8004b9c <TIM_Base_SetConfig+0x158>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d108      	bne.n	8004b00 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4313      	orrs	r3, r2
 8004afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	695b      	ldr	r3, [r3, #20]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	68fa      	ldr	r2, [r7, #12]
 8004b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	689a      	ldr	r2, [r3, #8]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <TIM_Base_SetConfig+0x144>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d013      	beq.n	8004b54 <TIM_Base_SetConfig+0x110>
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004b98 <TIM_Base_SetConfig+0x154>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00f      	beq.n	8004b54 <TIM_Base_SetConfig+0x110>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	4a1a      	ldr	r2, [pc, #104]	@ (8004ba0 <TIM_Base_SetConfig+0x15c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d00b      	beq.n	8004b54 <TIM_Base_SetConfig+0x110>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a19      	ldr	r2, [pc, #100]	@ (8004ba4 <TIM_Base_SetConfig+0x160>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d007      	beq.n	8004b54 <TIM_Base_SetConfig+0x110>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a18      	ldr	r2, [pc, #96]	@ (8004ba8 <TIM_Base_SetConfig+0x164>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d003      	beq.n	8004b54 <TIM_Base_SetConfig+0x110>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a13      	ldr	r2, [pc, #76]	@ (8004b9c <TIM_Base_SetConfig+0x158>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d103      	bne.n	8004b5c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	691b      	ldr	r3, [r3, #16]
 8004b66:	f003 0301 	and.w	r3, r3, #1
 8004b6a:	2b01      	cmp	r3, #1
 8004b6c:	d105      	bne.n	8004b7a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	f023 0201 	bic.w	r2, r3, #1
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	611a      	str	r2, [r3, #16]
  }
}
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40012c00 	.word	0x40012c00
 8004b8c:	40000400 	.word	0x40000400
 8004b90:	40000800 	.word	0x40000800
 8004b94:	40000c00 	.word	0x40000c00
 8004b98:	40013400 	.word	0x40013400
 8004b9c:	40015000 	.word	0x40015000
 8004ba0:	40014000 	.word	0x40014000
 8004ba4:	40014400 	.word	0x40014400
 8004ba8:	40014800 	.word	0x40014800

08004bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b087      	sub	sp, #28
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	60f8      	str	r0, [r7, #12]
 8004bb4:	60b9      	str	r1, [r7, #8]
 8004bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	6a1b      	ldr	r3, [r3, #32]
 8004bc2:	f023 0201 	bic.w	r2, r3, #1
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	011b      	lsls	r3, r3, #4
 8004bdc:	693a      	ldr	r2, [r7, #16]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	f023 030a 	bic.w	r3, r3, #10
 8004be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	693a      	ldr	r2, [r7, #16]
 8004bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	621a      	str	r2, [r3, #32]
}
 8004bfe:	bf00      	nop
 8004c00:	371c      	adds	r7, #28
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr

08004c0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c0a:	b480      	push	{r7}
 8004c0c:	b087      	sub	sp, #28
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6a1b      	ldr	r3, [r3, #32]
 8004c20:	f023 0210 	bic.w	r2, r3, #16
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c2e:	693b      	ldr	r3, [r7, #16]
 8004c30:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	031b      	lsls	r3, r3, #12
 8004c3a:	693a      	ldr	r2, [r7, #16]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c46:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	011b      	lsls	r3, r3, #4
 8004c4c:	697a      	ldr	r2, [r7, #20]
 8004c4e:	4313      	orrs	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	693a      	ldr	r2, [r7, #16]
 8004c56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	697a      	ldr	r2, [r7, #20]
 8004c5c:	621a      	str	r2, [r3, #32]
}
 8004c5e:	bf00      	nop
 8004c60:	371c      	adds	r7, #28
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr

08004c6a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b085      	sub	sp, #20
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
 8004c72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004c80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c86:	683a      	ldr	r2, [r7, #0]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f043 0307 	orr.w	r3, r3, #7
 8004c90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	609a      	str	r2, [r3, #8]
}
 8004c98:	bf00      	nop
 8004c9a:	3714      	adds	r7, #20
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr

08004ca4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ca4:	b480      	push	{r7}
 8004ca6:	b087      	sub	sp, #28
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	60f8      	str	r0, [r7, #12]
 8004cac:	60b9      	str	r1, [r7, #8]
 8004cae:	607a      	str	r2, [r7, #4]
 8004cb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	021a      	lsls	r2, r3, #8
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	609a      	str	r2, [r3, #8]
}
 8004cd8:	bf00      	nop
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	e074      	b.n	8004de6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2202      	movs	r2, #2
 8004d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a34      	ldr	r2, [pc, #208]	@ (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d009      	beq.n	8004d3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a33      	ldr	r2, [pc, #204]	@ (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d004      	beq.n	8004d3a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a31      	ldr	r2, [pc, #196]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d108      	bne.n	8004d4c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d40:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	68fa      	ldr	r2, [r7, #12]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a21      	ldr	r2, [pc, #132]	@ (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d022      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d7c:	d01d      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a1f      	ldr	r2, [pc, #124]	@ (8004e00 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d018      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e04 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d013      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a1c      	ldr	r2, [pc, #112]	@ (8004e08 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d00e      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a15      	ldr	r2, [pc, #84]	@ (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d009      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a18      	ldr	r2, [pc, #96]	@ (8004e0c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d004      	beq.n	8004dba <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a11      	ldr	r2, [pc, #68]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d10c      	bne.n	8004dd4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004dc0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68ba      	ldr	r2, [r7, #8]
 8004dd2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004de4:	2300      	movs	r3, #0
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40012c00 	.word	0x40012c00
 8004df8:	40013400 	.word	0x40013400
 8004dfc:	40015000 	.word	0x40015000
 8004e00:	40000400 	.word	0x40000400
 8004e04:	40000800 	.word	0x40000800
 8004e08:	40000c00 	.word	0x40000c00
 8004e0c:	40014000 	.word	0x40014000

08004e10 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b083      	sub	sp, #12
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e40:	bf00      	nop
 8004e42:	370c      	adds	r7, #12
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr

08004e4c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b083      	sub	sp, #12
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004e7c:	bf00      	nop
 8004e7e:	370c      	adds	r7, #12
 8004e80:	46bd      	mov	sp, r7
 8004e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e86:	4770      	bx	lr

08004e88 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b083      	sub	sp, #12
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004e90:	bf00      	nop
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	b082      	sub	sp, #8
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d101      	bne.n	8004eae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e042      	b.n	8004f34 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d106      	bne.n	8004ec6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f7fd f82d 	bl	8001f20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2224      	movs	r2, #36	@ 0x24
 8004eca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0201 	bic.w	r2, r2, #1
 8004edc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d002      	beq.n	8004eec <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fbb2 	bl	8005650 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004eec:	6878      	ldr	r0, [r7, #4]
 8004eee:	f000 f8b3 	bl	8005058 <UART_SetConfig>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e01b      	b.n	8004f34 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f0a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689a      	ldr	r2, [r3, #8]
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f1a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0201 	orr.w	r2, r2, #1
 8004f2a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 fc31 	bl	8005794 <UART_CheckIdleState>
 8004f32:	4603      	mov	r3, r0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b08a      	sub	sp, #40	@ 0x28
 8004f40:	af02      	add	r7, sp, #8
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	603b      	str	r3, [r7, #0]
 8004f48:	4613      	mov	r3, r2
 8004f4a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f52:	2b20      	cmp	r3, #32
 8004f54:	d17b      	bne.n	800504e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <HAL_UART_Transmit+0x26>
 8004f5c:	88fb      	ldrh	r3, [r7, #6]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d101      	bne.n	8004f66 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e074      	b.n	8005050 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2221      	movs	r2, #33	@ 0x21
 8004f72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f76:	f7fd f8b9 	bl	80020ec <HAL_GetTick>
 8004f7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	88fa      	ldrh	r2, [r7, #6]
 8004f80:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	88fa      	ldrh	r2, [r7, #6]
 8004f88:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f94:	d108      	bne.n	8004fa8 <HAL_UART_Transmit+0x6c>
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	691b      	ldr	r3, [r3, #16]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d104      	bne.n	8004fa8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	61bb      	str	r3, [r7, #24]
 8004fa6:	e003      	b.n	8004fb0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fac:	2300      	movs	r3, #0
 8004fae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fb0:	e030      	b.n	8005014 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	9300      	str	r3, [sp, #0]
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2200      	movs	r2, #0
 8004fba:	2180      	movs	r1, #128	@ 0x80
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 fc93 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d005      	beq.n	8004fd4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2220      	movs	r2, #32
 8004fcc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e03d      	b.n	8005050 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004fd4:	69fb      	ldr	r3, [r7, #28]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10b      	bne.n	8004ff2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	881b      	ldrh	r3, [r3, #0]
 8004fde:	461a      	mov	r2, r3
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004fe8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	3302      	adds	r3, #2
 8004fee:	61bb      	str	r3, [r7, #24]
 8004ff0:	e007      	b.n	8005002 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	781a      	ldrb	r2, [r3, #0]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	3301      	adds	r3, #1
 8005000:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005008:	b29b      	uxth	r3, r3
 800500a:	3b01      	subs	r3, #1
 800500c:	b29a      	uxth	r2, r3
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800501a:	b29b      	uxth	r3, r3
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1c8      	bne.n	8004fb2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	2200      	movs	r2, #0
 8005028:	2140      	movs	r1, #64	@ 0x40
 800502a:	68f8      	ldr	r0, [r7, #12]
 800502c:	f000 fc5c 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d005      	beq.n	8005042 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2220      	movs	r2, #32
 800503a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800503e:	2303      	movs	r3, #3
 8005040:	e006      	b.n	8005050 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2220      	movs	r2, #32
 8005046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	e000      	b.n	8005050 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800504e:	2302      	movs	r3, #2
  }
}
 8005050:	4618      	mov	r0, r3
 8005052:	3720      	adds	r7, #32
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005058:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800505c:	b08c      	sub	sp, #48	@ 0x30
 800505e:	af00      	add	r7, sp, #0
 8005060:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005062:	2300      	movs	r3, #0
 8005064:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	431a      	orrs	r2, r3
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	431a      	orrs	r2, r3
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	69db      	ldr	r3, [r3, #28]
 800507c:	4313      	orrs	r3, r2
 800507e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	4baa      	ldr	r3, [pc, #680]	@ (8005330 <UART_SetConfig+0x2d8>)
 8005088:	4013      	ands	r3, r2
 800508a:	697a      	ldr	r2, [r7, #20]
 800508c:	6812      	ldr	r2, [r2, #0]
 800508e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005090:	430b      	orrs	r3, r1
 8005092:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	685b      	ldr	r3, [r3, #4]
 800509a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800509e:	697b      	ldr	r3, [r7, #20]
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	430a      	orrs	r2, r1
 80050a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4a9f      	ldr	r2, [pc, #636]	@ (8005334 <UART_SetConfig+0x2dc>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d004      	beq.n	80050c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c0:	4313      	orrs	r3, r2
 80050c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80050ce:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80050d2:	697a      	ldr	r2, [r7, #20]
 80050d4:	6812      	ldr	r2, [r2, #0]
 80050d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050d8:	430b      	orrs	r3, r1
 80050da:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050e2:	f023 010f 	bic.w	r1, r3, #15
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	430a      	orrs	r2, r1
 80050f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	4a90      	ldr	r2, [pc, #576]	@ (8005338 <UART_SetConfig+0x2e0>)
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d125      	bne.n	8005148 <UART_SetConfig+0xf0>
 80050fc:	4b8f      	ldr	r3, [pc, #572]	@ (800533c <UART_SetConfig+0x2e4>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005102:	f003 0303 	and.w	r3, r3, #3
 8005106:	2b03      	cmp	r3, #3
 8005108:	d81a      	bhi.n	8005140 <UART_SetConfig+0xe8>
 800510a:	a201      	add	r2, pc, #4	@ (adr r2, 8005110 <UART_SetConfig+0xb8>)
 800510c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005110:	08005121 	.word	0x08005121
 8005114:	08005131 	.word	0x08005131
 8005118:	08005129 	.word	0x08005129
 800511c:	08005139 	.word	0x08005139
 8005120:	2301      	movs	r3, #1
 8005122:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005126:	e116      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005128:	2302      	movs	r3, #2
 800512a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800512e:	e112      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005130:	2304      	movs	r3, #4
 8005132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005136:	e10e      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005138:	2308      	movs	r3, #8
 800513a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513e:	e10a      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005140:	2310      	movs	r3, #16
 8005142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005146:	e106      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a7c      	ldr	r2, [pc, #496]	@ (8005340 <UART_SetConfig+0x2e8>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d138      	bne.n	80051c4 <UART_SetConfig+0x16c>
 8005152:	4b7a      	ldr	r3, [pc, #488]	@ (800533c <UART_SetConfig+0x2e4>)
 8005154:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005158:	f003 030c 	and.w	r3, r3, #12
 800515c:	2b0c      	cmp	r3, #12
 800515e:	d82d      	bhi.n	80051bc <UART_SetConfig+0x164>
 8005160:	a201      	add	r2, pc, #4	@ (adr r2, 8005168 <UART_SetConfig+0x110>)
 8005162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005166:	bf00      	nop
 8005168:	0800519d 	.word	0x0800519d
 800516c:	080051bd 	.word	0x080051bd
 8005170:	080051bd 	.word	0x080051bd
 8005174:	080051bd 	.word	0x080051bd
 8005178:	080051ad 	.word	0x080051ad
 800517c:	080051bd 	.word	0x080051bd
 8005180:	080051bd 	.word	0x080051bd
 8005184:	080051bd 	.word	0x080051bd
 8005188:	080051a5 	.word	0x080051a5
 800518c:	080051bd 	.word	0x080051bd
 8005190:	080051bd 	.word	0x080051bd
 8005194:	080051bd 	.word	0x080051bd
 8005198:	080051b5 	.word	0x080051b5
 800519c:	2300      	movs	r3, #0
 800519e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051a2:	e0d8      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051a4:	2302      	movs	r3, #2
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	e0d4      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051ac:	2304      	movs	r3, #4
 80051ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051b2:	e0d0      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051b4:	2308      	movs	r3, #8
 80051b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ba:	e0cc      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051bc:	2310      	movs	r3, #16
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c2:	e0c8      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a5e      	ldr	r2, [pc, #376]	@ (8005344 <UART_SetConfig+0x2ec>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d125      	bne.n	800521a <UART_SetConfig+0x1c2>
 80051ce:	4b5b      	ldr	r3, [pc, #364]	@ (800533c <UART_SetConfig+0x2e4>)
 80051d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051d8:	2b30      	cmp	r3, #48	@ 0x30
 80051da:	d016      	beq.n	800520a <UART_SetConfig+0x1b2>
 80051dc:	2b30      	cmp	r3, #48	@ 0x30
 80051de:	d818      	bhi.n	8005212 <UART_SetConfig+0x1ba>
 80051e0:	2b20      	cmp	r3, #32
 80051e2:	d00a      	beq.n	80051fa <UART_SetConfig+0x1a2>
 80051e4:	2b20      	cmp	r3, #32
 80051e6:	d814      	bhi.n	8005212 <UART_SetConfig+0x1ba>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d002      	beq.n	80051f2 <UART_SetConfig+0x19a>
 80051ec:	2b10      	cmp	r3, #16
 80051ee:	d008      	beq.n	8005202 <UART_SetConfig+0x1aa>
 80051f0:	e00f      	b.n	8005212 <UART_SetConfig+0x1ba>
 80051f2:	2300      	movs	r3, #0
 80051f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051f8:	e0ad      	b.n	8005356 <UART_SetConfig+0x2fe>
 80051fa:	2302      	movs	r3, #2
 80051fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005200:	e0a9      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005202:	2304      	movs	r3, #4
 8005204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005208:	e0a5      	b.n	8005356 <UART_SetConfig+0x2fe>
 800520a:	2308      	movs	r3, #8
 800520c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005210:	e0a1      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005212:	2310      	movs	r3, #16
 8005214:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005218:	e09d      	b.n	8005356 <UART_SetConfig+0x2fe>
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a4a      	ldr	r2, [pc, #296]	@ (8005348 <UART_SetConfig+0x2f0>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d125      	bne.n	8005270 <UART_SetConfig+0x218>
 8005224:	4b45      	ldr	r3, [pc, #276]	@ (800533c <UART_SetConfig+0x2e4>)
 8005226:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800522a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800522e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005230:	d016      	beq.n	8005260 <UART_SetConfig+0x208>
 8005232:	2bc0      	cmp	r3, #192	@ 0xc0
 8005234:	d818      	bhi.n	8005268 <UART_SetConfig+0x210>
 8005236:	2b80      	cmp	r3, #128	@ 0x80
 8005238:	d00a      	beq.n	8005250 <UART_SetConfig+0x1f8>
 800523a:	2b80      	cmp	r3, #128	@ 0x80
 800523c:	d814      	bhi.n	8005268 <UART_SetConfig+0x210>
 800523e:	2b00      	cmp	r3, #0
 8005240:	d002      	beq.n	8005248 <UART_SetConfig+0x1f0>
 8005242:	2b40      	cmp	r3, #64	@ 0x40
 8005244:	d008      	beq.n	8005258 <UART_SetConfig+0x200>
 8005246:	e00f      	b.n	8005268 <UART_SetConfig+0x210>
 8005248:	2300      	movs	r3, #0
 800524a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800524e:	e082      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005250:	2302      	movs	r3, #2
 8005252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005256:	e07e      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005258:	2304      	movs	r3, #4
 800525a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525e:	e07a      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005260:	2308      	movs	r3, #8
 8005262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005266:	e076      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005268:	2310      	movs	r3, #16
 800526a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800526e:	e072      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a35      	ldr	r2, [pc, #212]	@ (800534c <UART_SetConfig+0x2f4>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d12a      	bne.n	80052d0 <UART_SetConfig+0x278>
 800527a:	4b30      	ldr	r3, [pc, #192]	@ (800533c <UART_SetConfig+0x2e4>)
 800527c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005280:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005284:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005288:	d01a      	beq.n	80052c0 <UART_SetConfig+0x268>
 800528a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800528e:	d81b      	bhi.n	80052c8 <UART_SetConfig+0x270>
 8005290:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005294:	d00c      	beq.n	80052b0 <UART_SetConfig+0x258>
 8005296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800529a:	d815      	bhi.n	80052c8 <UART_SetConfig+0x270>
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <UART_SetConfig+0x250>
 80052a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052a4:	d008      	beq.n	80052b8 <UART_SetConfig+0x260>
 80052a6:	e00f      	b.n	80052c8 <UART_SetConfig+0x270>
 80052a8:	2300      	movs	r3, #0
 80052aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ae:	e052      	b.n	8005356 <UART_SetConfig+0x2fe>
 80052b0:	2302      	movs	r3, #2
 80052b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b6:	e04e      	b.n	8005356 <UART_SetConfig+0x2fe>
 80052b8:	2304      	movs	r3, #4
 80052ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052be:	e04a      	b.n	8005356 <UART_SetConfig+0x2fe>
 80052c0:	2308      	movs	r3, #8
 80052c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052c6:	e046      	b.n	8005356 <UART_SetConfig+0x2fe>
 80052c8:	2310      	movs	r3, #16
 80052ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ce:	e042      	b.n	8005356 <UART_SetConfig+0x2fe>
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a17      	ldr	r2, [pc, #92]	@ (8005334 <UART_SetConfig+0x2dc>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d13a      	bne.n	8005350 <UART_SetConfig+0x2f8>
 80052da:	4b18      	ldr	r3, [pc, #96]	@ (800533c <UART_SetConfig+0x2e4>)
 80052dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80052e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052e8:	d01a      	beq.n	8005320 <UART_SetConfig+0x2c8>
 80052ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80052ee:	d81b      	bhi.n	8005328 <UART_SetConfig+0x2d0>
 80052f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052f4:	d00c      	beq.n	8005310 <UART_SetConfig+0x2b8>
 80052f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052fa:	d815      	bhi.n	8005328 <UART_SetConfig+0x2d0>
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d003      	beq.n	8005308 <UART_SetConfig+0x2b0>
 8005300:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005304:	d008      	beq.n	8005318 <UART_SetConfig+0x2c0>
 8005306:	e00f      	b.n	8005328 <UART_SetConfig+0x2d0>
 8005308:	2300      	movs	r3, #0
 800530a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800530e:	e022      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005310:	2302      	movs	r3, #2
 8005312:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005316:	e01e      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005318:	2304      	movs	r3, #4
 800531a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800531e:	e01a      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005320:	2308      	movs	r3, #8
 8005322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005326:	e016      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005328:	2310      	movs	r3, #16
 800532a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800532e:	e012      	b.n	8005356 <UART_SetConfig+0x2fe>
 8005330:	cfff69f3 	.word	0xcfff69f3
 8005334:	40008000 	.word	0x40008000
 8005338:	40013800 	.word	0x40013800
 800533c:	40021000 	.word	0x40021000
 8005340:	40004400 	.word	0x40004400
 8005344:	40004800 	.word	0x40004800
 8005348:	40004c00 	.word	0x40004c00
 800534c:	40005000 	.word	0x40005000
 8005350:	2310      	movs	r3, #16
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4aae      	ldr	r2, [pc, #696]	@ (8005614 <UART_SetConfig+0x5bc>)
 800535c:	4293      	cmp	r3, r2
 800535e:	f040 8097 	bne.w	8005490 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005362:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005366:	2b08      	cmp	r3, #8
 8005368:	d823      	bhi.n	80053b2 <UART_SetConfig+0x35a>
 800536a:	a201      	add	r2, pc, #4	@ (adr r2, 8005370 <UART_SetConfig+0x318>)
 800536c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005370:	08005395 	.word	0x08005395
 8005374:	080053b3 	.word	0x080053b3
 8005378:	0800539d 	.word	0x0800539d
 800537c:	080053b3 	.word	0x080053b3
 8005380:	080053a3 	.word	0x080053a3
 8005384:	080053b3 	.word	0x080053b3
 8005388:	080053b3 	.word	0x080053b3
 800538c:	080053b3 	.word	0x080053b3
 8005390:	080053ab 	.word	0x080053ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005394:	f7fe fd38 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 8005398:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800539a:	e010      	b.n	80053be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800539c:	4b9e      	ldr	r3, [pc, #632]	@ (8005618 <UART_SetConfig+0x5c0>)
 800539e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053a0:	e00d      	b.n	80053be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053a2:	f7fe fcc3 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 80053a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80053a8:	e009      	b.n	80053be <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80053b0:	e005      	b.n	80053be <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80053b2:	2300      	movs	r3, #0
 80053b4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80053bc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80053be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	f000 8130 	beq.w	8005626 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ca:	4a94      	ldr	r2, [pc, #592]	@ (800561c <UART_SetConfig+0x5c4>)
 80053cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053d0:	461a      	mov	r2, r3
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80053d8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	685a      	ldr	r2, [r3, #4]
 80053de:	4613      	mov	r3, r2
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	4413      	add	r3, r2
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	d305      	bcc.n	80053f6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	429a      	cmp	r2, r3
 80053f4:	d903      	bls.n	80053fe <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053fc:	e113      	b.n	8005626 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	2200      	movs	r2, #0
 8005402:	60bb      	str	r3, [r7, #8]
 8005404:	60fa      	str	r2, [r7, #12]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800540a:	4a84      	ldr	r2, [pc, #528]	@ (800561c <UART_SetConfig+0x5c4>)
 800540c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005410:	b29b      	uxth	r3, r3
 8005412:	2200      	movs	r2, #0
 8005414:	603b      	str	r3, [r7, #0]
 8005416:	607a      	str	r2, [r7, #4]
 8005418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800541c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005420:	f7fb fc3a 	bl	8000c98 <__aeabi_uldivmod>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
 8005428:	4610      	mov	r0, r2
 800542a:	4619      	mov	r1, r3
 800542c:	f04f 0200 	mov.w	r2, #0
 8005430:	f04f 0300 	mov.w	r3, #0
 8005434:	020b      	lsls	r3, r1, #8
 8005436:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800543a:	0202      	lsls	r2, r0, #8
 800543c:	6979      	ldr	r1, [r7, #20]
 800543e:	6849      	ldr	r1, [r1, #4]
 8005440:	0849      	lsrs	r1, r1, #1
 8005442:	2000      	movs	r0, #0
 8005444:	460c      	mov	r4, r1
 8005446:	4605      	mov	r5, r0
 8005448:	eb12 0804 	adds.w	r8, r2, r4
 800544c:	eb43 0905 	adc.w	r9, r3, r5
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	2200      	movs	r2, #0
 8005456:	469a      	mov	sl, r3
 8005458:	4693      	mov	fp, r2
 800545a:	4652      	mov	r2, sl
 800545c:	465b      	mov	r3, fp
 800545e:	4640      	mov	r0, r8
 8005460:	4649      	mov	r1, r9
 8005462:	f7fb fc19 	bl	8000c98 <__aeabi_uldivmod>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4613      	mov	r3, r2
 800546c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005474:	d308      	bcc.n	8005488 <UART_SetConfig+0x430>
 8005476:	6a3b      	ldr	r3, [r7, #32]
 8005478:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800547c:	d204      	bcs.n	8005488 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	6a3a      	ldr	r2, [r7, #32]
 8005484:	60da      	str	r2, [r3, #12]
 8005486:	e0ce      	b.n	8005626 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800548e:	e0ca      	b.n	8005626 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	69db      	ldr	r3, [r3, #28]
 8005494:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005498:	d166      	bne.n	8005568 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800549a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800549e:	2b08      	cmp	r3, #8
 80054a0:	d827      	bhi.n	80054f2 <UART_SetConfig+0x49a>
 80054a2:	a201      	add	r2, pc, #4	@ (adr r2, 80054a8 <UART_SetConfig+0x450>)
 80054a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a8:	080054cd 	.word	0x080054cd
 80054ac:	080054d5 	.word	0x080054d5
 80054b0:	080054dd 	.word	0x080054dd
 80054b4:	080054f3 	.word	0x080054f3
 80054b8:	080054e3 	.word	0x080054e3
 80054bc:	080054f3 	.word	0x080054f3
 80054c0:	080054f3 	.word	0x080054f3
 80054c4:	080054f3 	.word	0x080054f3
 80054c8:	080054eb 	.word	0x080054eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054cc:	f7fe fc9c 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 80054d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054d2:	e014      	b.n	80054fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054d4:	f7fe fcae 	bl	8003e34 <HAL_RCC_GetPCLK2Freq>
 80054d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054da:	e010      	b.n	80054fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054dc:	4b4e      	ldr	r3, [pc, #312]	@ (8005618 <UART_SetConfig+0x5c0>)
 80054de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054e0:	e00d      	b.n	80054fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054e2:	f7fe fc23 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 80054e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80054e8:	e009      	b.n	80054fe <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80054f0:	e005      	b.n	80054fe <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054fc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005500:	2b00      	cmp	r3, #0
 8005502:	f000 8090 	beq.w	8005626 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005506:	697b      	ldr	r3, [r7, #20]
 8005508:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550a:	4a44      	ldr	r2, [pc, #272]	@ (800561c <UART_SetConfig+0x5c4>)
 800550c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005510:	461a      	mov	r2, r3
 8005512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005514:	fbb3 f3f2 	udiv	r3, r3, r2
 8005518:	005a      	lsls	r2, r3, #1
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	085b      	lsrs	r3, r3, #1
 8005520:	441a      	add	r2, r3
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	685b      	ldr	r3, [r3, #4]
 8005526:	fbb2 f3f3 	udiv	r3, r2, r3
 800552a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800552c:	6a3b      	ldr	r3, [r7, #32]
 800552e:	2b0f      	cmp	r3, #15
 8005530:	d916      	bls.n	8005560 <UART_SetConfig+0x508>
 8005532:	6a3b      	ldr	r3, [r7, #32]
 8005534:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005538:	d212      	bcs.n	8005560 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800553a:	6a3b      	ldr	r3, [r7, #32]
 800553c:	b29b      	uxth	r3, r3
 800553e:	f023 030f 	bic.w	r3, r3, #15
 8005542:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005544:	6a3b      	ldr	r3, [r7, #32]
 8005546:	085b      	lsrs	r3, r3, #1
 8005548:	b29b      	uxth	r3, r3
 800554a:	f003 0307 	and.w	r3, r3, #7
 800554e:	b29a      	uxth	r2, r3
 8005550:	8bfb      	ldrh	r3, [r7, #30]
 8005552:	4313      	orrs	r3, r2
 8005554:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	8bfa      	ldrh	r2, [r7, #30]
 800555c:	60da      	str	r2, [r3, #12]
 800555e:	e062      	b.n	8005626 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005566:	e05e      	b.n	8005626 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005568:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800556c:	2b08      	cmp	r3, #8
 800556e:	d828      	bhi.n	80055c2 <UART_SetConfig+0x56a>
 8005570:	a201      	add	r2, pc, #4	@ (adr r2, 8005578 <UART_SetConfig+0x520>)
 8005572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005576:	bf00      	nop
 8005578:	0800559d 	.word	0x0800559d
 800557c:	080055a5 	.word	0x080055a5
 8005580:	080055ad 	.word	0x080055ad
 8005584:	080055c3 	.word	0x080055c3
 8005588:	080055b3 	.word	0x080055b3
 800558c:	080055c3 	.word	0x080055c3
 8005590:	080055c3 	.word	0x080055c3
 8005594:	080055c3 	.word	0x080055c3
 8005598:	080055bb 	.word	0x080055bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800559c:	f7fe fc34 	bl	8003e08 <HAL_RCC_GetPCLK1Freq>
 80055a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055a2:	e014      	b.n	80055ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055a4:	f7fe fc46 	bl	8003e34 <HAL_RCC_GetPCLK2Freq>
 80055a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055aa:	e010      	b.n	80055ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055ac:	4b1a      	ldr	r3, [pc, #104]	@ (8005618 <UART_SetConfig+0x5c0>)
 80055ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055b0:	e00d      	b.n	80055ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055b2:	f7fe fbbb 	bl	8003d2c <HAL_RCC_GetSysClockFreq>
 80055b6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80055b8:	e009      	b.n	80055ce <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80055c0:	e005      	b.n	80055ce <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80055c2:	2300      	movs	r3, #0
 80055c4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
 80055c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80055cc:	bf00      	nop
    }

    if (pclk != 0U)
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d028      	beq.n	8005626 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055d8:	4a10      	ldr	r2, [pc, #64]	@ (800561c <UART_SetConfig+0x5c4>)
 80055da:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055de:	461a      	mov	r2, r3
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	fbb3 f2f2 	udiv	r2, r3, r2
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	085b      	lsrs	r3, r3, #1
 80055ec:	441a      	add	r2, r3
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	2b0f      	cmp	r3, #15
 80055fc:	d910      	bls.n	8005620 <UART_SetConfig+0x5c8>
 80055fe:	6a3b      	ldr	r3, [r7, #32]
 8005600:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005604:	d20c      	bcs.n	8005620 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005606:	6a3b      	ldr	r3, [r7, #32]
 8005608:	b29a      	uxth	r2, r3
 800560a:	697b      	ldr	r3, [r7, #20]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	60da      	str	r2, [r3, #12]
 8005610:	e009      	b.n	8005626 <UART_SetConfig+0x5ce>
 8005612:	bf00      	nop
 8005614:	40008000 	.word	0x40008000
 8005618:	00f42400 	.word	0x00f42400
 800561c:	08008ca8 	.word	0x08008ca8
      }
      else
      {
        ret = HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2201      	movs	r2, #1
 800562a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2201      	movs	r2, #1
 8005632:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	2200      	movs	r2, #0
 800563a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	2200      	movs	r2, #0
 8005640:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005642:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005646:	4618      	mov	r0, r3
 8005648:	3730      	adds	r7, #48	@ 0x30
 800564a:	46bd      	mov	sp, r7
 800564c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005650 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800565c:	f003 0308 	and.w	r3, r3, #8
 8005660:	2b00      	cmp	r3, #0
 8005662:	d00a      	beq.n	800567a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	430a      	orrs	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	430a      	orrs	r2, r1
 800569a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056a0:	f003 0302 	and.w	r3, r3, #2
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d00a      	beq.n	80056be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	430a      	orrs	r2, r1
 80056bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056c2:	f003 0304 	and.w	r3, r3, #4
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00a      	beq.n	80056e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	430a      	orrs	r2, r1
 80056de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e4:	f003 0310 	and.w	r3, r3, #16
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d00a      	beq.n	8005702 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	430a      	orrs	r2, r1
 8005700:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005706:	f003 0320 	and.w	r3, r3, #32
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00a      	beq.n	8005724 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	689b      	ldr	r3, [r3, #8]
 8005714:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	430a      	orrs	r2, r1
 8005722:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b00      	cmp	r3, #0
 800572e:	d01a      	beq.n	8005766 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800574a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800574e:	d10a      	bne.n	8005766 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	685b      	ldr	r3, [r3, #4]
 8005756:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	430a      	orrs	r2, r1
 8005764:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800576a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576e:	2b00      	cmp	r3, #0
 8005770:	d00a      	beq.n	8005788 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	430a      	orrs	r2, r1
 8005786:	605a      	str	r2, [r3, #4]
  }
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b098      	sub	sp, #96	@ 0x60
 8005798:	af02      	add	r7, sp, #8
 800579a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057a4:	f7fc fca2 	bl	80020ec <HAL_GetTick>
 80057a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0308 	and.w	r3, r3, #8
 80057b4:	2b08      	cmp	r3, #8
 80057b6:	d12f      	bne.n	8005818 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057bc:	9300      	str	r3, [sp, #0]
 80057be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057c0:	2200      	movs	r2, #0
 80057c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f88e 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d022      	beq.n	8005818 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057da:	e853 3f00 	ldrex	r3, [r3]
 80057de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	461a      	mov	r2, r3
 80057ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057f8:	e841 2300 	strex	r3, r2, [r1]
 80057fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1e6      	bne.n	80057d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2220      	movs	r2, #32
 8005808:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005814:	2303      	movs	r3, #3
 8005816:	e063      	b.n	80058e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0304 	and.w	r3, r3, #4
 8005822:	2b04      	cmp	r3, #4
 8005824:	d149      	bne.n	80058ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005826:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800582e:	2200      	movs	r2, #0
 8005830:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 f857 	bl	80058e8 <UART_WaitOnFlagUntilTimeout>
 800583a:	4603      	mov	r3, r0
 800583c:	2b00      	cmp	r3, #0
 800583e:	d03c      	beq.n	80058ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005848:	e853 3f00 	ldrex	r3, [r3]
 800584c:	623b      	str	r3, [r7, #32]
   return(result);
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005854:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	461a      	mov	r2, r3
 800585c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800585e:	633b      	str	r3, [r7, #48]	@ 0x30
 8005860:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005864:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005866:	e841 2300 	strex	r3, r2, [r1]
 800586a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800586c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586e:	2b00      	cmp	r3, #0
 8005870:	d1e6      	bne.n	8005840 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	3308      	adds	r3, #8
 8005878:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	e853 3f00 	ldrex	r3, [r3]
 8005880:	60fb      	str	r3, [r7, #12]
   return(result);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f023 0301 	bic.w	r3, r3, #1
 8005888:	64bb      	str	r3, [r7, #72]	@ 0x48
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	3308      	adds	r3, #8
 8005890:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005892:	61fa      	str	r2, [r7, #28]
 8005894:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	69b9      	ldr	r1, [r7, #24]
 8005898:	69fa      	ldr	r2, [r7, #28]
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	617b      	str	r3, [r7, #20]
   return(result);
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e5      	bne.n	8005872 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e012      	b.n	80058e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2220      	movs	r2, #32
 80058be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2220      	movs	r2, #32
 80058c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058de:	2300      	movs	r3, #0
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3758      	adds	r7, #88	@ 0x58
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b084      	sub	sp, #16
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	4613      	mov	r3, r2
 80058f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058f8:	e04f      	b.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058fa:	69bb      	ldr	r3, [r7, #24]
 80058fc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005900:	d04b      	beq.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005902:	f7fc fbf3 	bl	80020ec <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	69ba      	ldr	r2, [r7, #24]
 800590e:	429a      	cmp	r2, r3
 8005910:	d302      	bcc.n	8005918 <UART_WaitOnFlagUntilTimeout+0x30>
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e04e      	b.n	80059ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0304 	and.w	r3, r3, #4
 8005926:	2b00      	cmp	r3, #0
 8005928:	d037      	beq.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	2b80      	cmp	r3, #128	@ 0x80
 800592e:	d034      	beq.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b40      	cmp	r3, #64	@ 0x40
 8005934:	d031      	beq.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	f003 0308 	and.w	r3, r3, #8
 8005940:	2b08      	cmp	r3, #8
 8005942:	d110      	bne.n	8005966 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2208      	movs	r2, #8
 800594a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800594c:	68f8      	ldr	r0, [r7, #12]
 800594e:	f000 f838 	bl	80059c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2208      	movs	r2, #8
 8005956:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e029      	b.n	80059ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	69db      	ldr	r3, [r3, #28]
 800596c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005970:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005974:	d111      	bne.n	800599a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800597e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 f81e 	bl	80059c2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2220      	movs	r2, #32
 800598a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e00f      	b.n	80059ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	69da      	ldr	r2, [r3, #28]
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	4013      	ands	r3, r2
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	429a      	cmp	r2, r3
 80059a8:	bf0c      	ite	eq
 80059aa:	2301      	moveq	r3, #1
 80059ac:	2300      	movne	r3, #0
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	461a      	mov	r2, r3
 80059b2:	79fb      	ldrb	r3, [r7, #7]
 80059b4:	429a      	cmp	r2, r3
 80059b6:	d0a0      	beq.n	80058fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059c2:	b480      	push	{r7}
 80059c4:	b095      	sub	sp, #84	@ 0x54
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d2:	e853 3f00 	ldrex	r3, [r3]
 80059d6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80059d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059da:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	461a      	mov	r2, r3
 80059e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80059e8:	643b      	str	r3, [r7, #64]	@ 0x40
 80059ea:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ec:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80059ee:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80059f0:	e841 2300 	strex	r3, r2, [r1]
 80059f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80059f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1e6      	bne.n	80059ca <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3308      	adds	r3, #8
 8005a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a04:	6a3b      	ldr	r3, [r7, #32]
 8005a06:	e853 3f00 	ldrex	r3, [r3]
 8005a0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a12:	f023 0301 	bic.w	r3, r3, #1
 8005a16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3308      	adds	r3, #8
 8005a1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a20:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a22:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a26:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a28:	e841 2300 	strex	r3, r2, [r1]
 8005a2c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1e3      	bne.n	80059fc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d118      	bne.n	8005a6e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	e853 3f00 	ldrex	r3, [r3]
 8005a48:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	f023 0310 	bic.w	r3, r3, #16
 8005a50:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	461a      	mov	r2, r3
 8005a58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a5a:	61bb      	str	r3, [r7, #24]
 8005a5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5e:	6979      	ldr	r1, [r7, #20]
 8005a60:	69ba      	ldr	r2, [r7, #24]
 8005a62:	e841 2300 	strex	r3, r2, [r1]
 8005a66:	613b      	str	r3, [r7, #16]
   return(result);
 8005a68:	693b      	ldr	r3, [r7, #16]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d1e6      	bne.n	8005a3c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a82:	bf00      	nop
 8005a84:	3754      	adds	r7, #84	@ 0x54
 8005a86:	46bd      	mov	sp, r7
 8005a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8c:	4770      	bx	lr

08005a8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b085      	sub	sp, #20
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_UARTEx_DisableFifoMode+0x16>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e027      	b.n	8005af4 <HAL_UARTEx_DisableFifoMode+0x66>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2224      	movs	r2, #36	@ 0x24
 8005ab0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f022 0201 	bic.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005ad2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68fa      	ldr	r2, [r7, #12]
 8005ae0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2220      	movs	r2, #32
 8005ae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2200      	movs	r2, #0
 8005aee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3714      	adds	r7, #20
 8005af8:	46bd      	mov	sp, r7
 8005afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afe:	4770      	bx	lr

08005b00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
 8005b08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d101      	bne.n	8005b18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005b14:	2302      	movs	r3, #2
 8005b16:	e02d      	b.n	8005b74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2224      	movs	r2, #36	@ 0x24
 8005b24:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f022 0201 	bic.w	r2, r2, #1
 8005b3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	683a      	ldr	r2, [r7, #0]
 8005b50:	430a      	orrs	r2, r1
 8005b52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f84f 	bl	8005bf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2220      	movs	r2, #32
 8005b66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b72:	2300      	movs	r3, #0
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3710      	adds	r7, #16
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b8c:	2b01      	cmp	r3, #1
 8005b8e:	d101      	bne.n	8005b94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b90:	2302      	movs	r3, #2
 8005b92:	e02d      	b.n	8005bf0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2224      	movs	r2, #36	@ 0x24
 8005ba0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f022 0201 	bic.w	r2, r2, #1
 8005bba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	689b      	ldr	r3, [r3, #8]
 8005bc2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	683a      	ldr	r2, [r7, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f000 f811 	bl	8005bf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2220      	movs	r2, #32
 8005be2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005bee:	2300      	movs	r3, #0
}
 8005bf0:	4618      	mov	r0, r3
 8005bf2:	3710      	adds	r7, #16
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bd80      	pop	{r7, pc}

08005bf8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b085      	sub	sp, #20
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d108      	bne.n	8005c1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005c18:	e031      	b.n	8005c7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005c1a:	2308      	movs	r3, #8
 8005c1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005c1e:	2308      	movs	r3, #8
 8005c20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	0e5b      	lsrs	r3, r3, #25
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	f003 0307 	and.w	r3, r3, #7
 8005c30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	689b      	ldr	r3, [r3, #8]
 8005c38:	0f5b      	lsrs	r3, r3, #29
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 0307 	and.w	r3, r3, #7
 8005c40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c42:	7bbb      	ldrb	r3, [r7, #14]
 8005c44:	7b3a      	ldrb	r2, [r7, #12]
 8005c46:	4911      	ldr	r1, [pc, #68]	@ (8005c8c <UARTEx_SetNbDataToProcess+0x94>)
 8005c48:	5c8a      	ldrb	r2, [r1, r2]
 8005c4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005c4e:	7b3a      	ldrb	r2, [r7, #12]
 8005c50:	490f      	ldr	r1, [pc, #60]	@ (8005c90 <UARTEx_SetNbDataToProcess+0x98>)
 8005c52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005c54:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c58:	b29a      	uxth	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c60:	7bfb      	ldrb	r3, [r7, #15]
 8005c62:	7b7a      	ldrb	r2, [r7, #13]
 8005c64:	4909      	ldr	r1, [pc, #36]	@ (8005c8c <UARTEx_SetNbDataToProcess+0x94>)
 8005c66:	5c8a      	ldrb	r2, [r1, r2]
 8005c68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c6c:	7b7a      	ldrb	r2, [r7, #13]
 8005c6e:	4908      	ldr	r1, [pc, #32]	@ (8005c90 <UARTEx_SetNbDataToProcess+0x98>)
 8005c70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c72:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005c7e:	bf00      	nop
 8005c80:	3714      	adds	r7, #20
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	08008cc0 	.word	0x08008cc0
 8005c90:	08008cc8 	.word	0x08008cc8

08005c94 <__cvt>:
 8005c94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c98:	ec57 6b10 	vmov	r6, r7, d0
 8005c9c:	2f00      	cmp	r7, #0
 8005c9e:	460c      	mov	r4, r1
 8005ca0:	4619      	mov	r1, r3
 8005ca2:	463b      	mov	r3, r7
 8005ca4:	bfbb      	ittet	lt
 8005ca6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005caa:	461f      	movlt	r7, r3
 8005cac:	2300      	movge	r3, #0
 8005cae:	232d      	movlt	r3, #45	@ 0x2d
 8005cb0:	700b      	strb	r3, [r1, #0]
 8005cb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005cb4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005cb8:	4691      	mov	r9, r2
 8005cba:	f023 0820 	bic.w	r8, r3, #32
 8005cbe:	bfbc      	itt	lt
 8005cc0:	4632      	movlt	r2, r6
 8005cc2:	4616      	movlt	r6, r2
 8005cc4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005cc8:	d005      	beq.n	8005cd6 <__cvt+0x42>
 8005cca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005cce:	d100      	bne.n	8005cd2 <__cvt+0x3e>
 8005cd0:	3401      	adds	r4, #1
 8005cd2:	2102      	movs	r1, #2
 8005cd4:	e000      	b.n	8005cd8 <__cvt+0x44>
 8005cd6:	2103      	movs	r1, #3
 8005cd8:	ab03      	add	r3, sp, #12
 8005cda:	9301      	str	r3, [sp, #4]
 8005cdc:	ab02      	add	r3, sp, #8
 8005cde:	9300      	str	r3, [sp, #0]
 8005ce0:	ec47 6b10 	vmov	d0, r6, r7
 8005ce4:	4653      	mov	r3, sl
 8005ce6:	4622      	mov	r2, r4
 8005ce8:	f000 fe5a 	bl	80069a0 <_dtoa_r>
 8005cec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005cf0:	4605      	mov	r5, r0
 8005cf2:	d119      	bne.n	8005d28 <__cvt+0x94>
 8005cf4:	f019 0f01 	tst.w	r9, #1
 8005cf8:	d00e      	beq.n	8005d18 <__cvt+0x84>
 8005cfa:	eb00 0904 	add.w	r9, r0, r4
 8005cfe:	2200      	movs	r2, #0
 8005d00:	2300      	movs	r3, #0
 8005d02:	4630      	mov	r0, r6
 8005d04:	4639      	mov	r1, r7
 8005d06:	f7fa ff07 	bl	8000b18 <__aeabi_dcmpeq>
 8005d0a:	b108      	cbz	r0, 8005d10 <__cvt+0x7c>
 8005d0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d10:	2230      	movs	r2, #48	@ 0x30
 8005d12:	9b03      	ldr	r3, [sp, #12]
 8005d14:	454b      	cmp	r3, r9
 8005d16:	d31e      	bcc.n	8005d56 <__cvt+0xc2>
 8005d18:	9b03      	ldr	r3, [sp, #12]
 8005d1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005d1c:	1b5b      	subs	r3, r3, r5
 8005d1e:	4628      	mov	r0, r5
 8005d20:	6013      	str	r3, [r2, #0]
 8005d22:	b004      	add	sp, #16
 8005d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005d2c:	eb00 0904 	add.w	r9, r0, r4
 8005d30:	d1e5      	bne.n	8005cfe <__cvt+0x6a>
 8005d32:	7803      	ldrb	r3, [r0, #0]
 8005d34:	2b30      	cmp	r3, #48	@ 0x30
 8005d36:	d10a      	bne.n	8005d4e <__cvt+0xba>
 8005d38:	2200      	movs	r2, #0
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	4639      	mov	r1, r7
 8005d40:	f7fa feea 	bl	8000b18 <__aeabi_dcmpeq>
 8005d44:	b918      	cbnz	r0, 8005d4e <__cvt+0xba>
 8005d46:	f1c4 0401 	rsb	r4, r4, #1
 8005d4a:	f8ca 4000 	str.w	r4, [sl]
 8005d4e:	f8da 3000 	ldr.w	r3, [sl]
 8005d52:	4499      	add	r9, r3
 8005d54:	e7d3      	b.n	8005cfe <__cvt+0x6a>
 8005d56:	1c59      	adds	r1, r3, #1
 8005d58:	9103      	str	r1, [sp, #12]
 8005d5a:	701a      	strb	r2, [r3, #0]
 8005d5c:	e7d9      	b.n	8005d12 <__cvt+0x7e>

08005d5e <__exponent>:
 8005d5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005d60:	2900      	cmp	r1, #0
 8005d62:	bfba      	itte	lt
 8005d64:	4249      	neglt	r1, r1
 8005d66:	232d      	movlt	r3, #45	@ 0x2d
 8005d68:	232b      	movge	r3, #43	@ 0x2b
 8005d6a:	2909      	cmp	r1, #9
 8005d6c:	7002      	strb	r2, [r0, #0]
 8005d6e:	7043      	strb	r3, [r0, #1]
 8005d70:	dd29      	ble.n	8005dc6 <__exponent+0x68>
 8005d72:	f10d 0307 	add.w	r3, sp, #7
 8005d76:	461d      	mov	r5, r3
 8005d78:	270a      	movs	r7, #10
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005d80:	fb07 1416 	mls	r4, r7, r6, r1
 8005d84:	3430      	adds	r4, #48	@ 0x30
 8005d86:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	2c63      	cmp	r4, #99	@ 0x63
 8005d8e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005d92:	4631      	mov	r1, r6
 8005d94:	dcf1      	bgt.n	8005d7a <__exponent+0x1c>
 8005d96:	3130      	adds	r1, #48	@ 0x30
 8005d98:	1e94      	subs	r4, r2, #2
 8005d9a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005d9e:	1c41      	adds	r1, r0, #1
 8005da0:	4623      	mov	r3, r4
 8005da2:	42ab      	cmp	r3, r5
 8005da4:	d30a      	bcc.n	8005dbc <__exponent+0x5e>
 8005da6:	f10d 0309 	add.w	r3, sp, #9
 8005daa:	1a9b      	subs	r3, r3, r2
 8005dac:	42ac      	cmp	r4, r5
 8005dae:	bf88      	it	hi
 8005db0:	2300      	movhi	r3, #0
 8005db2:	3302      	adds	r3, #2
 8005db4:	4403      	add	r3, r0
 8005db6:	1a18      	subs	r0, r3, r0
 8005db8:	b003      	add	sp, #12
 8005dba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005dbc:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005dc0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005dc4:	e7ed      	b.n	8005da2 <__exponent+0x44>
 8005dc6:	2330      	movs	r3, #48	@ 0x30
 8005dc8:	3130      	adds	r1, #48	@ 0x30
 8005dca:	7083      	strb	r3, [r0, #2]
 8005dcc:	70c1      	strb	r1, [r0, #3]
 8005dce:	1d03      	adds	r3, r0, #4
 8005dd0:	e7f1      	b.n	8005db6 <__exponent+0x58>
	...

08005dd4 <_printf_float>:
 8005dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd8:	b08d      	sub	sp, #52	@ 0x34
 8005dda:	460c      	mov	r4, r1
 8005ddc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005de0:	4616      	mov	r6, r2
 8005de2:	461f      	mov	r7, r3
 8005de4:	4605      	mov	r5, r0
 8005de6:	f000 fcdb 	bl	80067a0 <_localeconv_r>
 8005dea:	6803      	ldr	r3, [r0, #0]
 8005dec:	9304      	str	r3, [sp, #16]
 8005dee:	4618      	mov	r0, r3
 8005df0:	f7fa fa66 	bl	80002c0 <strlen>
 8005df4:	2300      	movs	r3, #0
 8005df6:	930a      	str	r3, [sp, #40]	@ 0x28
 8005df8:	f8d8 3000 	ldr.w	r3, [r8]
 8005dfc:	9005      	str	r0, [sp, #20]
 8005dfe:	3307      	adds	r3, #7
 8005e00:	f023 0307 	bic.w	r3, r3, #7
 8005e04:	f103 0208 	add.w	r2, r3, #8
 8005e08:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005e0c:	f8d4 b000 	ldr.w	fp, [r4]
 8005e10:	f8c8 2000 	str.w	r2, [r8]
 8005e14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005e18:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005e1c:	9307      	str	r3, [sp, #28]
 8005e1e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005e22:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005e26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e2a:	4b9c      	ldr	r3, [pc, #624]	@ (800609c <_printf_float+0x2c8>)
 8005e2c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e30:	f7fa fea4 	bl	8000b7c <__aeabi_dcmpun>
 8005e34:	bb70      	cbnz	r0, 8005e94 <_printf_float+0xc0>
 8005e36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005e3a:	4b98      	ldr	r3, [pc, #608]	@ (800609c <_printf_float+0x2c8>)
 8005e3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e40:	f7fa fe7e 	bl	8000b40 <__aeabi_dcmple>
 8005e44:	bb30      	cbnz	r0, 8005e94 <_printf_float+0xc0>
 8005e46:	2200      	movs	r2, #0
 8005e48:	2300      	movs	r3, #0
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	4649      	mov	r1, r9
 8005e4e:	f7fa fe6d 	bl	8000b2c <__aeabi_dcmplt>
 8005e52:	b110      	cbz	r0, 8005e5a <_printf_float+0x86>
 8005e54:	232d      	movs	r3, #45	@ 0x2d
 8005e56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e5a:	4a91      	ldr	r2, [pc, #580]	@ (80060a0 <_printf_float+0x2cc>)
 8005e5c:	4b91      	ldr	r3, [pc, #580]	@ (80060a4 <_printf_float+0x2d0>)
 8005e5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005e62:	bf8c      	ite	hi
 8005e64:	4690      	movhi	r8, r2
 8005e66:	4698      	movls	r8, r3
 8005e68:	2303      	movs	r3, #3
 8005e6a:	6123      	str	r3, [r4, #16]
 8005e6c:	f02b 0304 	bic.w	r3, fp, #4
 8005e70:	6023      	str	r3, [r4, #0]
 8005e72:	f04f 0900 	mov.w	r9, #0
 8005e76:	9700      	str	r7, [sp, #0]
 8005e78:	4633      	mov	r3, r6
 8005e7a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005e7c:	4621      	mov	r1, r4
 8005e7e:	4628      	mov	r0, r5
 8005e80:	f000 f9d2 	bl	8006228 <_printf_common>
 8005e84:	3001      	adds	r0, #1
 8005e86:	f040 808d 	bne.w	8005fa4 <_printf_float+0x1d0>
 8005e8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e8e:	b00d      	add	sp, #52	@ 0x34
 8005e90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e94:	4642      	mov	r2, r8
 8005e96:	464b      	mov	r3, r9
 8005e98:	4640      	mov	r0, r8
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	f7fa fe6e 	bl	8000b7c <__aeabi_dcmpun>
 8005ea0:	b140      	cbz	r0, 8005eb4 <_printf_float+0xe0>
 8005ea2:	464b      	mov	r3, r9
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	bfbc      	itt	lt
 8005ea8:	232d      	movlt	r3, #45	@ 0x2d
 8005eaa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005eae:	4a7e      	ldr	r2, [pc, #504]	@ (80060a8 <_printf_float+0x2d4>)
 8005eb0:	4b7e      	ldr	r3, [pc, #504]	@ (80060ac <_printf_float+0x2d8>)
 8005eb2:	e7d4      	b.n	8005e5e <_printf_float+0x8a>
 8005eb4:	6863      	ldr	r3, [r4, #4]
 8005eb6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005eba:	9206      	str	r2, [sp, #24]
 8005ebc:	1c5a      	adds	r2, r3, #1
 8005ebe:	d13b      	bne.n	8005f38 <_printf_float+0x164>
 8005ec0:	2306      	movs	r3, #6
 8005ec2:	6063      	str	r3, [r4, #4]
 8005ec4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005ec8:	2300      	movs	r3, #0
 8005eca:	6022      	str	r2, [r4, #0]
 8005ecc:	9303      	str	r3, [sp, #12]
 8005ece:	ab0a      	add	r3, sp, #40	@ 0x28
 8005ed0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005ed4:	ab09      	add	r3, sp, #36	@ 0x24
 8005ed6:	9300      	str	r3, [sp, #0]
 8005ed8:	6861      	ldr	r1, [r4, #4]
 8005eda:	ec49 8b10 	vmov	d0, r8, r9
 8005ede:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005ee2:	4628      	mov	r0, r5
 8005ee4:	f7ff fed6 	bl	8005c94 <__cvt>
 8005ee8:	9b06      	ldr	r3, [sp, #24]
 8005eea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005eec:	2b47      	cmp	r3, #71	@ 0x47
 8005eee:	4680      	mov	r8, r0
 8005ef0:	d129      	bne.n	8005f46 <_printf_float+0x172>
 8005ef2:	1cc8      	adds	r0, r1, #3
 8005ef4:	db02      	blt.n	8005efc <_printf_float+0x128>
 8005ef6:	6863      	ldr	r3, [r4, #4]
 8005ef8:	4299      	cmp	r1, r3
 8005efa:	dd41      	ble.n	8005f80 <_printf_float+0x1ac>
 8005efc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005f00:	fa5f fa8a 	uxtb.w	sl, sl
 8005f04:	3901      	subs	r1, #1
 8005f06:	4652      	mov	r2, sl
 8005f08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005f0c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f0e:	f7ff ff26 	bl	8005d5e <__exponent>
 8005f12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f14:	1813      	adds	r3, r2, r0
 8005f16:	2a01      	cmp	r2, #1
 8005f18:	4681      	mov	r9, r0
 8005f1a:	6123      	str	r3, [r4, #16]
 8005f1c:	dc02      	bgt.n	8005f24 <_printf_float+0x150>
 8005f1e:	6822      	ldr	r2, [r4, #0]
 8005f20:	07d2      	lsls	r2, r2, #31
 8005f22:	d501      	bpl.n	8005f28 <_printf_float+0x154>
 8005f24:	3301      	adds	r3, #1
 8005f26:	6123      	str	r3, [r4, #16]
 8005f28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d0a2      	beq.n	8005e76 <_printf_float+0xa2>
 8005f30:	232d      	movs	r3, #45	@ 0x2d
 8005f32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f36:	e79e      	b.n	8005e76 <_printf_float+0xa2>
 8005f38:	9a06      	ldr	r2, [sp, #24]
 8005f3a:	2a47      	cmp	r2, #71	@ 0x47
 8005f3c:	d1c2      	bne.n	8005ec4 <_printf_float+0xf0>
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1c0      	bne.n	8005ec4 <_printf_float+0xf0>
 8005f42:	2301      	movs	r3, #1
 8005f44:	e7bd      	b.n	8005ec2 <_printf_float+0xee>
 8005f46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005f4a:	d9db      	bls.n	8005f04 <_printf_float+0x130>
 8005f4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005f50:	d118      	bne.n	8005f84 <_printf_float+0x1b0>
 8005f52:	2900      	cmp	r1, #0
 8005f54:	6863      	ldr	r3, [r4, #4]
 8005f56:	dd0b      	ble.n	8005f70 <_printf_float+0x19c>
 8005f58:	6121      	str	r1, [r4, #16]
 8005f5a:	b913      	cbnz	r3, 8005f62 <_printf_float+0x18e>
 8005f5c:	6822      	ldr	r2, [r4, #0]
 8005f5e:	07d0      	lsls	r0, r2, #31
 8005f60:	d502      	bpl.n	8005f68 <_printf_float+0x194>
 8005f62:	3301      	adds	r3, #1
 8005f64:	440b      	add	r3, r1
 8005f66:	6123      	str	r3, [r4, #16]
 8005f68:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005f6a:	f04f 0900 	mov.w	r9, #0
 8005f6e:	e7db      	b.n	8005f28 <_printf_float+0x154>
 8005f70:	b913      	cbnz	r3, 8005f78 <_printf_float+0x1a4>
 8005f72:	6822      	ldr	r2, [r4, #0]
 8005f74:	07d2      	lsls	r2, r2, #31
 8005f76:	d501      	bpl.n	8005f7c <_printf_float+0x1a8>
 8005f78:	3302      	adds	r3, #2
 8005f7a:	e7f4      	b.n	8005f66 <_printf_float+0x192>
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	e7f2      	b.n	8005f66 <_printf_float+0x192>
 8005f80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005f84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f86:	4299      	cmp	r1, r3
 8005f88:	db05      	blt.n	8005f96 <_printf_float+0x1c2>
 8005f8a:	6823      	ldr	r3, [r4, #0]
 8005f8c:	6121      	str	r1, [r4, #16]
 8005f8e:	07d8      	lsls	r0, r3, #31
 8005f90:	d5ea      	bpl.n	8005f68 <_printf_float+0x194>
 8005f92:	1c4b      	adds	r3, r1, #1
 8005f94:	e7e7      	b.n	8005f66 <_printf_float+0x192>
 8005f96:	2900      	cmp	r1, #0
 8005f98:	bfd4      	ite	le
 8005f9a:	f1c1 0202 	rsble	r2, r1, #2
 8005f9e:	2201      	movgt	r2, #1
 8005fa0:	4413      	add	r3, r2
 8005fa2:	e7e0      	b.n	8005f66 <_printf_float+0x192>
 8005fa4:	6823      	ldr	r3, [r4, #0]
 8005fa6:	055a      	lsls	r2, r3, #21
 8005fa8:	d407      	bmi.n	8005fba <_printf_float+0x1e6>
 8005faa:	6923      	ldr	r3, [r4, #16]
 8005fac:	4642      	mov	r2, r8
 8005fae:	4631      	mov	r1, r6
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	47b8      	blx	r7
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d12b      	bne.n	8006010 <_printf_float+0x23c>
 8005fb8:	e767      	b.n	8005e8a <_printf_float+0xb6>
 8005fba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005fbe:	f240 80dd 	bls.w	800617c <_printf_float+0x3a8>
 8005fc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2300      	movs	r3, #0
 8005fca:	f7fa fda5 	bl	8000b18 <__aeabi_dcmpeq>
 8005fce:	2800      	cmp	r0, #0
 8005fd0:	d033      	beq.n	800603a <_printf_float+0x266>
 8005fd2:	4a37      	ldr	r2, [pc, #220]	@ (80060b0 <_printf_float+0x2dc>)
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	4631      	mov	r1, r6
 8005fd8:	4628      	mov	r0, r5
 8005fda:	47b8      	blx	r7
 8005fdc:	3001      	adds	r0, #1
 8005fde:	f43f af54 	beq.w	8005e8a <_printf_float+0xb6>
 8005fe2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005fe6:	4543      	cmp	r3, r8
 8005fe8:	db02      	blt.n	8005ff0 <_printf_float+0x21c>
 8005fea:	6823      	ldr	r3, [r4, #0]
 8005fec:	07d8      	lsls	r0, r3, #31
 8005fee:	d50f      	bpl.n	8006010 <_printf_float+0x23c>
 8005ff0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ff4:	4631      	mov	r1, r6
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	47b8      	blx	r7
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	f43f af45 	beq.w	8005e8a <_printf_float+0xb6>
 8006000:	f04f 0900 	mov.w	r9, #0
 8006004:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006008:	f104 0a1a 	add.w	sl, r4, #26
 800600c:	45c8      	cmp	r8, r9
 800600e:	dc09      	bgt.n	8006024 <_printf_float+0x250>
 8006010:	6823      	ldr	r3, [r4, #0]
 8006012:	079b      	lsls	r3, r3, #30
 8006014:	f100 8103 	bmi.w	800621e <_printf_float+0x44a>
 8006018:	68e0      	ldr	r0, [r4, #12]
 800601a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800601c:	4298      	cmp	r0, r3
 800601e:	bfb8      	it	lt
 8006020:	4618      	movlt	r0, r3
 8006022:	e734      	b.n	8005e8e <_printf_float+0xba>
 8006024:	2301      	movs	r3, #1
 8006026:	4652      	mov	r2, sl
 8006028:	4631      	mov	r1, r6
 800602a:	4628      	mov	r0, r5
 800602c:	47b8      	blx	r7
 800602e:	3001      	adds	r0, #1
 8006030:	f43f af2b 	beq.w	8005e8a <_printf_float+0xb6>
 8006034:	f109 0901 	add.w	r9, r9, #1
 8006038:	e7e8      	b.n	800600c <_printf_float+0x238>
 800603a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800603c:	2b00      	cmp	r3, #0
 800603e:	dc39      	bgt.n	80060b4 <_printf_float+0x2e0>
 8006040:	4a1b      	ldr	r2, [pc, #108]	@ (80060b0 <_printf_float+0x2dc>)
 8006042:	2301      	movs	r3, #1
 8006044:	4631      	mov	r1, r6
 8006046:	4628      	mov	r0, r5
 8006048:	47b8      	blx	r7
 800604a:	3001      	adds	r0, #1
 800604c:	f43f af1d 	beq.w	8005e8a <_printf_float+0xb6>
 8006050:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006054:	ea59 0303 	orrs.w	r3, r9, r3
 8006058:	d102      	bne.n	8006060 <_printf_float+0x28c>
 800605a:	6823      	ldr	r3, [r4, #0]
 800605c:	07d9      	lsls	r1, r3, #31
 800605e:	d5d7      	bpl.n	8006010 <_printf_float+0x23c>
 8006060:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006064:	4631      	mov	r1, r6
 8006066:	4628      	mov	r0, r5
 8006068:	47b8      	blx	r7
 800606a:	3001      	adds	r0, #1
 800606c:	f43f af0d 	beq.w	8005e8a <_printf_float+0xb6>
 8006070:	f04f 0a00 	mov.w	sl, #0
 8006074:	f104 0b1a 	add.w	fp, r4, #26
 8006078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800607a:	425b      	negs	r3, r3
 800607c:	4553      	cmp	r3, sl
 800607e:	dc01      	bgt.n	8006084 <_printf_float+0x2b0>
 8006080:	464b      	mov	r3, r9
 8006082:	e793      	b.n	8005fac <_printf_float+0x1d8>
 8006084:	2301      	movs	r3, #1
 8006086:	465a      	mov	r2, fp
 8006088:	4631      	mov	r1, r6
 800608a:	4628      	mov	r0, r5
 800608c:	47b8      	blx	r7
 800608e:	3001      	adds	r0, #1
 8006090:	f43f aefb 	beq.w	8005e8a <_printf_float+0xb6>
 8006094:	f10a 0a01 	add.w	sl, sl, #1
 8006098:	e7ee      	b.n	8006078 <_printf_float+0x2a4>
 800609a:	bf00      	nop
 800609c:	7fefffff 	.word	0x7fefffff
 80060a0:	08008cd4 	.word	0x08008cd4
 80060a4:	08008cd0 	.word	0x08008cd0
 80060a8:	08008cdc 	.word	0x08008cdc
 80060ac:	08008cd8 	.word	0x08008cd8
 80060b0:	08008ce0 	.word	0x08008ce0
 80060b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80060ba:	4553      	cmp	r3, sl
 80060bc:	bfa8      	it	ge
 80060be:	4653      	movge	r3, sl
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	4699      	mov	r9, r3
 80060c4:	dc36      	bgt.n	8006134 <_printf_float+0x360>
 80060c6:	f04f 0b00 	mov.w	fp, #0
 80060ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80060ce:	f104 021a 	add.w	r2, r4, #26
 80060d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80060d4:	9306      	str	r3, [sp, #24]
 80060d6:	eba3 0309 	sub.w	r3, r3, r9
 80060da:	455b      	cmp	r3, fp
 80060dc:	dc31      	bgt.n	8006142 <_printf_float+0x36e>
 80060de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e0:	459a      	cmp	sl, r3
 80060e2:	dc3a      	bgt.n	800615a <_printf_float+0x386>
 80060e4:	6823      	ldr	r3, [r4, #0]
 80060e6:	07da      	lsls	r2, r3, #31
 80060e8:	d437      	bmi.n	800615a <_printf_float+0x386>
 80060ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ec:	ebaa 0903 	sub.w	r9, sl, r3
 80060f0:	9b06      	ldr	r3, [sp, #24]
 80060f2:	ebaa 0303 	sub.w	r3, sl, r3
 80060f6:	4599      	cmp	r9, r3
 80060f8:	bfa8      	it	ge
 80060fa:	4699      	movge	r9, r3
 80060fc:	f1b9 0f00 	cmp.w	r9, #0
 8006100:	dc33      	bgt.n	800616a <_printf_float+0x396>
 8006102:	f04f 0800 	mov.w	r8, #0
 8006106:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800610a:	f104 0b1a 	add.w	fp, r4, #26
 800610e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006110:	ebaa 0303 	sub.w	r3, sl, r3
 8006114:	eba3 0309 	sub.w	r3, r3, r9
 8006118:	4543      	cmp	r3, r8
 800611a:	f77f af79 	ble.w	8006010 <_printf_float+0x23c>
 800611e:	2301      	movs	r3, #1
 8006120:	465a      	mov	r2, fp
 8006122:	4631      	mov	r1, r6
 8006124:	4628      	mov	r0, r5
 8006126:	47b8      	blx	r7
 8006128:	3001      	adds	r0, #1
 800612a:	f43f aeae 	beq.w	8005e8a <_printf_float+0xb6>
 800612e:	f108 0801 	add.w	r8, r8, #1
 8006132:	e7ec      	b.n	800610e <_printf_float+0x33a>
 8006134:	4642      	mov	r2, r8
 8006136:	4631      	mov	r1, r6
 8006138:	4628      	mov	r0, r5
 800613a:	47b8      	blx	r7
 800613c:	3001      	adds	r0, #1
 800613e:	d1c2      	bne.n	80060c6 <_printf_float+0x2f2>
 8006140:	e6a3      	b.n	8005e8a <_printf_float+0xb6>
 8006142:	2301      	movs	r3, #1
 8006144:	4631      	mov	r1, r6
 8006146:	4628      	mov	r0, r5
 8006148:	9206      	str	r2, [sp, #24]
 800614a:	47b8      	blx	r7
 800614c:	3001      	adds	r0, #1
 800614e:	f43f ae9c 	beq.w	8005e8a <_printf_float+0xb6>
 8006152:	9a06      	ldr	r2, [sp, #24]
 8006154:	f10b 0b01 	add.w	fp, fp, #1
 8006158:	e7bb      	b.n	80060d2 <_printf_float+0x2fe>
 800615a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800615e:	4631      	mov	r1, r6
 8006160:	4628      	mov	r0, r5
 8006162:	47b8      	blx	r7
 8006164:	3001      	adds	r0, #1
 8006166:	d1c0      	bne.n	80060ea <_printf_float+0x316>
 8006168:	e68f      	b.n	8005e8a <_printf_float+0xb6>
 800616a:	9a06      	ldr	r2, [sp, #24]
 800616c:	464b      	mov	r3, r9
 800616e:	4442      	add	r2, r8
 8006170:	4631      	mov	r1, r6
 8006172:	4628      	mov	r0, r5
 8006174:	47b8      	blx	r7
 8006176:	3001      	adds	r0, #1
 8006178:	d1c3      	bne.n	8006102 <_printf_float+0x32e>
 800617a:	e686      	b.n	8005e8a <_printf_float+0xb6>
 800617c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006180:	f1ba 0f01 	cmp.w	sl, #1
 8006184:	dc01      	bgt.n	800618a <_printf_float+0x3b6>
 8006186:	07db      	lsls	r3, r3, #31
 8006188:	d536      	bpl.n	80061f8 <_printf_float+0x424>
 800618a:	2301      	movs	r3, #1
 800618c:	4642      	mov	r2, r8
 800618e:	4631      	mov	r1, r6
 8006190:	4628      	mov	r0, r5
 8006192:	47b8      	blx	r7
 8006194:	3001      	adds	r0, #1
 8006196:	f43f ae78 	beq.w	8005e8a <_printf_float+0xb6>
 800619a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800619e:	4631      	mov	r1, r6
 80061a0:	4628      	mov	r0, r5
 80061a2:	47b8      	blx	r7
 80061a4:	3001      	adds	r0, #1
 80061a6:	f43f ae70 	beq.w	8005e8a <_printf_float+0xb6>
 80061aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80061ae:	2200      	movs	r2, #0
 80061b0:	2300      	movs	r3, #0
 80061b2:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80061b6:	f7fa fcaf 	bl	8000b18 <__aeabi_dcmpeq>
 80061ba:	b9c0      	cbnz	r0, 80061ee <_printf_float+0x41a>
 80061bc:	4653      	mov	r3, sl
 80061be:	f108 0201 	add.w	r2, r8, #1
 80061c2:	4631      	mov	r1, r6
 80061c4:	4628      	mov	r0, r5
 80061c6:	47b8      	blx	r7
 80061c8:	3001      	adds	r0, #1
 80061ca:	d10c      	bne.n	80061e6 <_printf_float+0x412>
 80061cc:	e65d      	b.n	8005e8a <_printf_float+0xb6>
 80061ce:	2301      	movs	r3, #1
 80061d0:	465a      	mov	r2, fp
 80061d2:	4631      	mov	r1, r6
 80061d4:	4628      	mov	r0, r5
 80061d6:	47b8      	blx	r7
 80061d8:	3001      	adds	r0, #1
 80061da:	f43f ae56 	beq.w	8005e8a <_printf_float+0xb6>
 80061de:	f108 0801 	add.w	r8, r8, #1
 80061e2:	45d0      	cmp	r8, sl
 80061e4:	dbf3      	blt.n	80061ce <_printf_float+0x3fa>
 80061e6:	464b      	mov	r3, r9
 80061e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80061ec:	e6df      	b.n	8005fae <_printf_float+0x1da>
 80061ee:	f04f 0800 	mov.w	r8, #0
 80061f2:	f104 0b1a 	add.w	fp, r4, #26
 80061f6:	e7f4      	b.n	80061e2 <_printf_float+0x40e>
 80061f8:	2301      	movs	r3, #1
 80061fa:	4642      	mov	r2, r8
 80061fc:	e7e1      	b.n	80061c2 <_printf_float+0x3ee>
 80061fe:	2301      	movs	r3, #1
 8006200:	464a      	mov	r2, r9
 8006202:	4631      	mov	r1, r6
 8006204:	4628      	mov	r0, r5
 8006206:	47b8      	blx	r7
 8006208:	3001      	adds	r0, #1
 800620a:	f43f ae3e 	beq.w	8005e8a <_printf_float+0xb6>
 800620e:	f108 0801 	add.w	r8, r8, #1
 8006212:	68e3      	ldr	r3, [r4, #12]
 8006214:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006216:	1a5b      	subs	r3, r3, r1
 8006218:	4543      	cmp	r3, r8
 800621a:	dcf0      	bgt.n	80061fe <_printf_float+0x42a>
 800621c:	e6fc      	b.n	8006018 <_printf_float+0x244>
 800621e:	f04f 0800 	mov.w	r8, #0
 8006222:	f104 0919 	add.w	r9, r4, #25
 8006226:	e7f4      	b.n	8006212 <_printf_float+0x43e>

08006228 <_printf_common>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	4616      	mov	r6, r2
 800622e:	4698      	mov	r8, r3
 8006230:	688a      	ldr	r2, [r1, #8]
 8006232:	690b      	ldr	r3, [r1, #16]
 8006234:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006238:	4293      	cmp	r3, r2
 800623a:	bfb8      	it	lt
 800623c:	4613      	movlt	r3, r2
 800623e:	6033      	str	r3, [r6, #0]
 8006240:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006244:	4607      	mov	r7, r0
 8006246:	460c      	mov	r4, r1
 8006248:	b10a      	cbz	r2, 800624e <_printf_common+0x26>
 800624a:	3301      	adds	r3, #1
 800624c:	6033      	str	r3, [r6, #0]
 800624e:	6823      	ldr	r3, [r4, #0]
 8006250:	0699      	lsls	r1, r3, #26
 8006252:	bf42      	ittt	mi
 8006254:	6833      	ldrmi	r3, [r6, #0]
 8006256:	3302      	addmi	r3, #2
 8006258:	6033      	strmi	r3, [r6, #0]
 800625a:	6825      	ldr	r5, [r4, #0]
 800625c:	f015 0506 	ands.w	r5, r5, #6
 8006260:	d106      	bne.n	8006270 <_printf_common+0x48>
 8006262:	f104 0a19 	add.w	sl, r4, #25
 8006266:	68e3      	ldr	r3, [r4, #12]
 8006268:	6832      	ldr	r2, [r6, #0]
 800626a:	1a9b      	subs	r3, r3, r2
 800626c:	42ab      	cmp	r3, r5
 800626e:	dc26      	bgt.n	80062be <_printf_common+0x96>
 8006270:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006274:	6822      	ldr	r2, [r4, #0]
 8006276:	3b00      	subs	r3, #0
 8006278:	bf18      	it	ne
 800627a:	2301      	movne	r3, #1
 800627c:	0692      	lsls	r2, r2, #26
 800627e:	d42b      	bmi.n	80062d8 <_printf_common+0xb0>
 8006280:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006284:	4641      	mov	r1, r8
 8006286:	4638      	mov	r0, r7
 8006288:	47c8      	blx	r9
 800628a:	3001      	adds	r0, #1
 800628c:	d01e      	beq.n	80062cc <_printf_common+0xa4>
 800628e:	6823      	ldr	r3, [r4, #0]
 8006290:	6922      	ldr	r2, [r4, #16]
 8006292:	f003 0306 	and.w	r3, r3, #6
 8006296:	2b04      	cmp	r3, #4
 8006298:	bf02      	ittt	eq
 800629a:	68e5      	ldreq	r5, [r4, #12]
 800629c:	6833      	ldreq	r3, [r6, #0]
 800629e:	1aed      	subeq	r5, r5, r3
 80062a0:	68a3      	ldr	r3, [r4, #8]
 80062a2:	bf0c      	ite	eq
 80062a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80062a8:	2500      	movne	r5, #0
 80062aa:	4293      	cmp	r3, r2
 80062ac:	bfc4      	itt	gt
 80062ae:	1a9b      	subgt	r3, r3, r2
 80062b0:	18ed      	addgt	r5, r5, r3
 80062b2:	2600      	movs	r6, #0
 80062b4:	341a      	adds	r4, #26
 80062b6:	42b5      	cmp	r5, r6
 80062b8:	d11a      	bne.n	80062f0 <_printf_common+0xc8>
 80062ba:	2000      	movs	r0, #0
 80062bc:	e008      	b.n	80062d0 <_printf_common+0xa8>
 80062be:	2301      	movs	r3, #1
 80062c0:	4652      	mov	r2, sl
 80062c2:	4641      	mov	r1, r8
 80062c4:	4638      	mov	r0, r7
 80062c6:	47c8      	blx	r9
 80062c8:	3001      	adds	r0, #1
 80062ca:	d103      	bne.n	80062d4 <_printf_common+0xac>
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	3501      	adds	r5, #1
 80062d6:	e7c6      	b.n	8006266 <_printf_common+0x3e>
 80062d8:	18e1      	adds	r1, r4, r3
 80062da:	1c5a      	adds	r2, r3, #1
 80062dc:	2030      	movs	r0, #48	@ 0x30
 80062de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80062e2:	4422      	add	r2, r4
 80062e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80062e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80062ec:	3302      	adds	r3, #2
 80062ee:	e7c7      	b.n	8006280 <_printf_common+0x58>
 80062f0:	2301      	movs	r3, #1
 80062f2:	4622      	mov	r2, r4
 80062f4:	4641      	mov	r1, r8
 80062f6:	4638      	mov	r0, r7
 80062f8:	47c8      	blx	r9
 80062fa:	3001      	adds	r0, #1
 80062fc:	d0e6      	beq.n	80062cc <_printf_common+0xa4>
 80062fe:	3601      	adds	r6, #1
 8006300:	e7d9      	b.n	80062b6 <_printf_common+0x8e>
	...

08006304 <_printf_i>:
 8006304:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006308:	7e0f      	ldrb	r7, [r1, #24]
 800630a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800630c:	2f78      	cmp	r7, #120	@ 0x78
 800630e:	4691      	mov	r9, r2
 8006310:	4680      	mov	r8, r0
 8006312:	460c      	mov	r4, r1
 8006314:	469a      	mov	sl, r3
 8006316:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800631a:	d807      	bhi.n	800632c <_printf_i+0x28>
 800631c:	2f62      	cmp	r7, #98	@ 0x62
 800631e:	d80a      	bhi.n	8006336 <_printf_i+0x32>
 8006320:	2f00      	cmp	r7, #0
 8006322:	f000 80d1 	beq.w	80064c8 <_printf_i+0x1c4>
 8006326:	2f58      	cmp	r7, #88	@ 0x58
 8006328:	f000 80b8 	beq.w	800649c <_printf_i+0x198>
 800632c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006330:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006334:	e03a      	b.n	80063ac <_printf_i+0xa8>
 8006336:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800633a:	2b15      	cmp	r3, #21
 800633c:	d8f6      	bhi.n	800632c <_printf_i+0x28>
 800633e:	a101      	add	r1, pc, #4	@ (adr r1, 8006344 <_printf_i+0x40>)
 8006340:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006344:	0800639d 	.word	0x0800639d
 8006348:	080063b1 	.word	0x080063b1
 800634c:	0800632d 	.word	0x0800632d
 8006350:	0800632d 	.word	0x0800632d
 8006354:	0800632d 	.word	0x0800632d
 8006358:	0800632d 	.word	0x0800632d
 800635c:	080063b1 	.word	0x080063b1
 8006360:	0800632d 	.word	0x0800632d
 8006364:	0800632d 	.word	0x0800632d
 8006368:	0800632d 	.word	0x0800632d
 800636c:	0800632d 	.word	0x0800632d
 8006370:	080064af 	.word	0x080064af
 8006374:	080063db 	.word	0x080063db
 8006378:	08006469 	.word	0x08006469
 800637c:	0800632d 	.word	0x0800632d
 8006380:	0800632d 	.word	0x0800632d
 8006384:	080064d1 	.word	0x080064d1
 8006388:	0800632d 	.word	0x0800632d
 800638c:	080063db 	.word	0x080063db
 8006390:	0800632d 	.word	0x0800632d
 8006394:	0800632d 	.word	0x0800632d
 8006398:	08006471 	.word	0x08006471
 800639c:	6833      	ldr	r3, [r6, #0]
 800639e:	1d1a      	adds	r2, r3, #4
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6032      	str	r2, [r6, #0]
 80063a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80063a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80063ac:	2301      	movs	r3, #1
 80063ae:	e09c      	b.n	80064ea <_printf_i+0x1e6>
 80063b0:	6833      	ldr	r3, [r6, #0]
 80063b2:	6820      	ldr	r0, [r4, #0]
 80063b4:	1d19      	adds	r1, r3, #4
 80063b6:	6031      	str	r1, [r6, #0]
 80063b8:	0606      	lsls	r6, r0, #24
 80063ba:	d501      	bpl.n	80063c0 <_printf_i+0xbc>
 80063bc:	681d      	ldr	r5, [r3, #0]
 80063be:	e003      	b.n	80063c8 <_printf_i+0xc4>
 80063c0:	0645      	lsls	r5, r0, #25
 80063c2:	d5fb      	bpl.n	80063bc <_printf_i+0xb8>
 80063c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	da03      	bge.n	80063d4 <_printf_i+0xd0>
 80063cc:	232d      	movs	r3, #45	@ 0x2d
 80063ce:	426d      	negs	r5, r5
 80063d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063d4:	4858      	ldr	r0, [pc, #352]	@ (8006538 <_printf_i+0x234>)
 80063d6:	230a      	movs	r3, #10
 80063d8:	e011      	b.n	80063fe <_printf_i+0xfa>
 80063da:	6821      	ldr	r1, [r4, #0]
 80063dc:	6833      	ldr	r3, [r6, #0]
 80063de:	0608      	lsls	r0, r1, #24
 80063e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80063e4:	d402      	bmi.n	80063ec <_printf_i+0xe8>
 80063e6:	0649      	lsls	r1, r1, #25
 80063e8:	bf48      	it	mi
 80063ea:	b2ad      	uxthmi	r5, r5
 80063ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80063ee:	4852      	ldr	r0, [pc, #328]	@ (8006538 <_printf_i+0x234>)
 80063f0:	6033      	str	r3, [r6, #0]
 80063f2:	bf14      	ite	ne
 80063f4:	230a      	movne	r3, #10
 80063f6:	2308      	moveq	r3, #8
 80063f8:	2100      	movs	r1, #0
 80063fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80063fe:	6866      	ldr	r6, [r4, #4]
 8006400:	60a6      	str	r6, [r4, #8]
 8006402:	2e00      	cmp	r6, #0
 8006404:	db05      	blt.n	8006412 <_printf_i+0x10e>
 8006406:	6821      	ldr	r1, [r4, #0]
 8006408:	432e      	orrs	r6, r5
 800640a:	f021 0104 	bic.w	r1, r1, #4
 800640e:	6021      	str	r1, [r4, #0]
 8006410:	d04b      	beq.n	80064aa <_printf_i+0x1a6>
 8006412:	4616      	mov	r6, r2
 8006414:	fbb5 f1f3 	udiv	r1, r5, r3
 8006418:	fb03 5711 	mls	r7, r3, r1, r5
 800641c:	5dc7      	ldrb	r7, [r0, r7]
 800641e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006422:	462f      	mov	r7, r5
 8006424:	42bb      	cmp	r3, r7
 8006426:	460d      	mov	r5, r1
 8006428:	d9f4      	bls.n	8006414 <_printf_i+0x110>
 800642a:	2b08      	cmp	r3, #8
 800642c:	d10b      	bne.n	8006446 <_printf_i+0x142>
 800642e:	6823      	ldr	r3, [r4, #0]
 8006430:	07df      	lsls	r7, r3, #31
 8006432:	d508      	bpl.n	8006446 <_printf_i+0x142>
 8006434:	6923      	ldr	r3, [r4, #16]
 8006436:	6861      	ldr	r1, [r4, #4]
 8006438:	4299      	cmp	r1, r3
 800643a:	bfde      	ittt	le
 800643c:	2330      	movle	r3, #48	@ 0x30
 800643e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006442:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006446:	1b92      	subs	r2, r2, r6
 8006448:	6122      	str	r2, [r4, #16]
 800644a:	f8cd a000 	str.w	sl, [sp]
 800644e:	464b      	mov	r3, r9
 8006450:	aa03      	add	r2, sp, #12
 8006452:	4621      	mov	r1, r4
 8006454:	4640      	mov	r0, r8
 8006456:	f7ff fee7 	bl	8006228 <_printf_common>
 800645a:	3001      	adds	r0, #1
 800645c:	d14a      	bne.n	80064f4 <_printf_i+0x1f0>
 800645e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006462:	b004      	add	sp, #16
 8006464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006468:	6823      	ldr	r3, [r4, #0]
 800646a:	f043 0320 	orr.w	r3, r3, #32
 800646e:	6023      	str	r3, [r4, #0]
 8006470:	4832      	ldr	r0, [pc, #200]	@ (800653c <_printf_i+0x238>)
 8006472:	2778      	movs	r7, #120	@ 0x78
 8006474:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	6831      	ldr	r1, [r6, #0]
 800647c:	061f      	lsls	r7, r3, #24
 800647e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006482:	d402      	bmi.n	800648a <_printf_i+0x186>
 8006484:	065f      	lsls	r7, r3, #25
 8006486:	bf48      	it	mi
 8006488:	b2ad      	uxthmi	r5, r5
 800648a:	6031      	str	r1, [r6, #0]
 800648c:	07d9      	lsls	r1, r3, #31
 800648e:	bf44      	itt	mi
 8006490:	f043 0320 	orrmi.w	r3, r3, #32
 8006494:	6023      	strmi	r3, [r4, #0]
 8006496:	b11d      	cbz	r5, 80064a0 <_printf_i+0x19c>
 8006498:	2310      	movs	r3, #16
 800649a:	e7ad      	b.n	80063f8 <_printf_i+0xf4>
 800649c:	4826      	ldr	r0, [pc, #152]	@ (8006538 <_printf_i+0x234>)
 800649e:	e7e9      	b.n	8006474 <_printf_i+0x170>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	f023 0320 	bic.w	r3, r3, #32
 80064a6:	6023      	str	r3, [r4, #0]
 80064a8:	e7f6      	b.n	8006498 <_printf_i+0x194>
 80064aa:	4616      	mov	r6, r2
 80064ac:	e7bd      	b.n	800642a <_printf_i+0x126>
 80064ae:	6833      	ldr	r3, [r6, #0]
 80064b0:	6825      	ldr	r5, [r4, #0]
 80064b2:	6961      	ldr	r1, [r4, #20]
 80064b4:	1d18      	adds	r0, r3, #4
 80064b6:	6030      	str	r0, [r6, #0]
 80064b8:	062e      	lsls	r6, r5, #24
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	d501      	bpl.n	80064c2 <_printf_i+0x1be>
 80064be:	6019      	str	r1, [r3, #0]
 80064c0:	e002      	b.n	80064c8 <_printf_i+0x1c4>
 80064c2:	0668      	lsls	r0, r5, #25
 80064c4:	d5fb      	bpl.n	80064be <_printf_i+0x1ba>
 80064c6:	8019      	strh	r1, [r3, #0]
 80064c8:	2300      	movs	r3, #0
 80064ca:	6123      	str	r3, [r4, #16]
 80064cc:	4616      	mov	r6, r2
 80064ce:	e7bc      	b.n	800644a <_printf_i+0x146>
 80064d0:	6833      	ldr	r3, [r6, #0]
 80064d2:	1d1a      	adds	r2, r3, #4
 80064d4:	6032      	str	r2, [r6, #0]
 80064d6:	681e      	ldr	r6, [r3, #0]
 80064d8:	6862      	ldr	r2, [r4, #4]
 80064da:	2100      	movs	r1, #0
 80064dc:	4630      	mov	r0, r6
 80064de:	f7f9 fe9f 	bl	8000220 <memchr>
 80064e2:	b108      	cbz	r0, 80064e8 <_printf_i+0x1e4>
 80064e4:	1b80      	subs	r0, r0, r6
 80064e6:	6060      	str	r0, [r4, #4]
 80064e8:	6863      	ldr	r3, [r4, #4]
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	2300      	movs	r3, #0
 80064ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064f2:	e7aa      	b.n	800644a <_printf_i+0x146>
 80064f4:	6923      	ldr	r3, [r4, #16]
 80064f6:	4632      	mov	r2, r6
 80064f8:	4649      	mov	r1, r9
 80064fa:	4640      	mov	r0, r8
 80064fc:	47d0      	blx	sl
 80064fe:	3001      	adds	r0, #1
 8006500:	d0ad      	beq.n	800645e <_printf_i+0x15a>
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	079b      	lsls	r3, r3, #30
 8006506:	d413      	bmi.n	8006530 <_printf_i+0x22c>
 8006508:	68e0      	ldr	r0, [r4, #12]
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	4298      	cmp	r0, r3
 800650e:	bfb8      	it	lt
 8006510:	4618      	movlt	r0, r3
 8006512:	e7a6      	b.n	8006462 <_printf_i+0x15e>
 8006514:	2301      	movs	r3, #1
 8006516:	4632      	mov	r2, r6
 8006518:	4649      	mov	r1, r9
 800651a:	4640      	mov	r0, r8
 800651c:	47d0      	blx	sl
 800651e:	3001      	adds	r0, #1
 8006520:	d09d      	beq.n	800645e <_printf_i+0x15a>
 8006522:	3501      	adds	r5, #1
 8006524:	68e3      	ldr	r3, [r4, #12]
 8006526:	9903      	ldr	r1, [sp, #12]
 8006528:	1a5b      	subs	r3, r3, r1
 800652a:	42ab      	cmp	r3, r5
 800652c:	dcf2      	bgt.n	8006514 <_printf_i+0x210>
 800652e:	e7eb      	b.n	8006508 <_printf_i+0x204>
 8006530:	2500      	movs	r5, #0
 8006532:	f104 0619 	add.w	r6, r4, #25
 8006536:	e7f5      	b.n	8006524 <_printf_i+0x220>
 8006538:	08008ce2 	.word	0x08008ce2
 800653c:	08008cf3 	.word	0x08008cf3

08006540 <std>:
 8006540:	2300      	movs	r3, #0
 8006542:	b510      	push	{r4, lr}
 8006544:	4604      	mov	r4, r0
 8006546:	e9c0 3300 	strd	r3, r3, [r0]
 800654a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800654e:	6083      	str	r3, [r0, #8]
 8006550:	8181      	strh	r1, [r0, #12]
 8006552:	6643      	str	r3, [r0, #100]	@ 0x64
 8006554:	81c2      	strh	r2, [r0, #14]
 8006556:	6183      	str	r3, [r0, #24]
 8006558:	4619      	mov	r1, r3
 800655a:	2208      	movs	r2, #8
 800655c:	305c      	adds	r0, #92	@ 0x5c
 800655e:	f000 f916 	bl	800678e <memset>
 8006562:	4b0d      	ldr	r3, [pc, #52]	@ (8006598 <std+0x58>)
 8006564:	6263      	str	r3, [r4, #36]	@ 0x24
 8006566:	4b0d      	ldr	r3, [pc, #52]	@ (800659c <std+0x5c>)
 8006568:	62a3      	str	r3, [r4, #40]	@ 0x28
 800656a:	4b0d      	ldr	r3, [pc, #52]	@ (80065a0 <std+0x60>)
 800656c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800656e:	4b0d      	ldr	r3, [pc, #52]	@ (80065a4 <std+0x64>)
 8006570:	6323      	str	r3, [r4, #48]	@ 0x30
 8006572:	4b0d      	ldr	r3, [pc, #52]	@ (80065a8 <std+0x68>)
 8006574:	6224      	str	r4, [r4, #32]
 8006576:	429c      	cmp	r4, r3
 8006578:	d006      	beq.n	8006588 <std+0x48>
 800657a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800657e:	4294      	cmp	r4, r2
 8006580:	d002      	beq.n	8006588 <std+0x48>
 8006582:	33d0      	adds	r3, #208	@ 0xd0
 8006584:	429c      	cmp	r4, r3
 8006586:	d105      	bne.n	8006594 <std+0x54>
 8006588:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800658c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006590:	f000 b97a 	b.w	8006888 <__retarget_lock_init_recursive>
 8006594:	bd10      	pop	{r4, pc}
 8006596:	bf00      	nop
 8006598:	08006709 	.word	0x08006709
 800659c:	0800672b 	.word	0x0800672b
 80065a0:	08006763 	.word	0x08006763
 80065a4:	08006787 	.word	0x08006787
 80065a8:	200003f4 	.word	0x200003f4

080065ac <stdio_exit_handler>:
 80065ac:	4a02      	ldr	r2, [pc, #8]	@ (80065b8 <stdio_exit_handler+0xc>)
 80065ae:	4903      	ldr	r1, [pc, #12]	@ (80065bc <stdio_exit_handler+0x10>)
 80065b0:	4803      	ldr	r0, [pc, #12]	@ (80065c0 <stdio_exit_handler+0x14>)
 80065b2:	f000 b869 	b.w	8006688 <_fwalk_sglue>
 80065b6:	bf00      	nop
 80065b8:	20000010 	.word	0x20000010
 80065bc:	080081ed 	.word	0x080081ed
 80065c0:	20000020 	.word	0x20000020

080065c4 <cleanup_stdio>:
 80065c4:	6841      	ldr	r1, [r0, #4]
 80065c6:	4b0c      	ldr	r3, [pc, #48]	@ (80065f8 <cleanup_stdio+0x34>)
 80065c8:	4299      	cmp	r1, r3
 80065ca:	b510      	push	{r4, lr}
 80065cc:	4604      	mov	r4, r0
 80065ce:	d001      	beq.n	80065d4 <cleanup_stdio+0x10>
 80065d0:	f001 fe0c 	bl	80081ec <_fflush_r>
 80065d4:	68a1      	ldr	r1, [r4, #8]
 80065d6:	4b09      	ldr	r3, [pc, #36]	@ (80065fc <cleanup_stdio+0x38>)
 80065d8:	4299      	cmp	r1, r3
 80065da:	d002      	beq.n	80065e2 <cleanup_stdio+0x1e>
 80065dc:	4620      	mov	r0, r4
 80065de:	f001 fe05 	bl	80081ec <_fflush_r>
 80065e2:	68e1      	ldr	r1, [r4, #12]
 80065e4:	4b06      	ldr	r3, [pc, #24]	@ (8006600 <cleanup_stdio+0x3c>)
 80065e6:	4299      	cmp	r1, r3
 80065e8:	d004      	beq.n	80065f4 <cleanup_stdio+0x30>
 80065ea:	4620      	mov	r0, r4
 80065ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065f0:	f001 bdfc 	b.w	80081ec <_fflush_r>
 80065f4:	bd10      	pop	{r4, pc}
 80065f6:	bf00      	nop
 80065f8:	200003f4 	.word	0x200003f4
 80065fc:	2000045c 	.word	0x2000045c
 8006600:	200004c4 	.word	0x200004c4

08006604 <global_stdio_init.part.0>:
 8006604:	b510      	push	{r4, lr}
 8006606:	4b0b      	ldr	r3, [pc, #44]	@ (8006634 <global_stdio_init.part.0+0x30>)
 8006608:	4c0b      	ldr	r4, [pc, #44]	@ (8006638 <global_stdio_init.part.0+0x34>)
 800660a:	4a0c      	ldr	r2, [pc, #48]	@ (800663c <global_stdio_init.part.0+0x38>)
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	4620      	mov	r0, r4
 8006610:	2200      	movs	r2, #0
 8006612:	2104      	movs	r1, #4
 8006614:	f7ff ff94 	bl	8006540 <std>
 8006618:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800661c:	2201      	movs	r2, #1
 800661e:	2109      	movs	r1, #9
 8006620:	f7ff ff8e 	bl	8006540 <std>
 8006624:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006628:	2202      	movs	r2, #2
 800662a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800662e:	2112      	movs	r1, #18
 8006630:	f7ff bf86 	b.w	8006540 <std>
 8006634:	2000052c 	.word	0x2000052c
 8006638:	200003f4 	.word	0x200003f4
 800663c:	080065ad 	.word	0x080065ad

08006640 <__sfp_lock_acquire>:
 8006640:	4801      	ldr	r0, [pc, #4]	@ (8006648 <__sfp_lock_acquire+0x8>)
 8006642:	f000 b922 	b.w	800688a <__retarget_lock_acquire_recursive>
 8006646:	bf00      	nop
 8006648:	20000535 	.word	0x20000535

0800664c <__sfp_lock_release>:
 800664c:	4801      	ldr	r0, [pc, #4]	@ (8006654 <__sfp_lock_release+0x8>)
 800664e:	f000 b91d 	b.w	800688c <__retarget_lock_release_recursive>
 8006652:	bf00      	nop
 8006654:	20000535 	.word	0x20000535

08006658 <__sinit>:
 8006658:	b510      	push	{r4, lr}
 800665a:	4604      	mov	r4, r0
 800665c:	f7ff fff0 	bl	8006640 <__sfp_lock_acquire>
 8006660:	6a23      	ldr	r3, [r4, #32]
 8006662:	b11b      	cbz	r3, 800666c <__sinit+0x14>
 8006664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006668:	f7ff bff0 	b.w	800664c <__sfp_lock_release>
 800666c:	4b04      	ldr	r3, [pc, #16]	@ (8006680 <__sinit+0x28>)
 800666e:	6223      	str	r3, [r4, #32]
 8006670:	4b04      	ldr	r3, [pc, #16]	@ (8006684 <__sinit+0x2c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1f5      	bne.n	8006664 <__sinit+0xc>
 8006678:	f7ff ffc4 	bl	8006604 <global_stdio_init.part.0>
 800667c:	e7f2      	b.n	8006664 <__sinit+0xc>
 800667e:	bf00      	nop
 8006680:	080065c5 	.word	0x080065c5
 8006684:	2000052c 	.word	0x2000052c

08006688 <_fwalk_sglue>:
 8006688:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800668c:	4607      	mov	r7, r0
 800668e:	4688      	mov	r8, r1
 8006690:	4614      	mov	r4, r2
 8006692:	2600      	movs	r6, #0
 8006694:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006698:	f1b9 0901 	subs.w	r9, r9, #1
 800669c:	d505      	bpl.n	80066aa <_fwalk_sglue+0x22>
 800669e:	6824      	ldr	r4, [r4, #0]
 80066a0:	2c00      	cmp	r4, #0
 80066a2:	d1f7      	bne.n	8006694 <_fwalk_sglue+0xc>
 80066a4:	4630      	mov	r0, r6
 80066a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066aa:	89ab      	ldrh	r3, [r5, #12]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d907      	bls.n	80066c0 <_fwalk_sglue+0x38>
 80066b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066b4:	3301      	adds	r3, #1
 80066b6:	d003      	beq.n	80066c0 <_fwalk_sglue+0x38>
 80066b8:	4629      	mov	r1, r5
 80066ba:	4638      	mov	r0, r7
 80066bc:	47c0      	blx	r8
 80066be:	4306      	orrs	r6, r0
 80066c0:	3568      	adds	r5, #104	@ 0x68
 80066c2:	e7e9      	b.n	8006698 <_fwalk_sglue+0x10>

080066c4 <siprintf>:
 80066c4:	b40e      	push	{r1, r2, r3}
 80066c6:	b510      	push	{r4, lr}
 80066c8:	b09d      	sub	sp, #116	@ 0x74
 80066ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 80066cc:	9002      	str	r0, [sp, #8]
 80066ce:	9006      	str	r0, [sp, #24]
 80066d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80066d4:	480a      	ldr	r0, [pc, #40]	@ (8006700 <siprintf+0x3c>)
 80066d6:	9107      	str	r1, [sp, #28]
 80066d8:	9104      	str	r1, [sp, #16]
 80066da:	490a      	ldr	r1, [pc, #40]	@ (8006704 <siprintf+0x40>)
 80066dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80066e0:	9105      	str	r1, [sp, #20]
 80066e2:	2400      	movs	r4, #0
 80066e4:	a902      	add	r1, sp, #8
 80066e6:	6800      	ldr	r0, [r0, #0]
 80066e8:	9301      	str	r3, [sp, #4]
 80066ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80066ec:	f001 fbfe 	bl	8007eec <_svfiprintf_r>
 80066f0:	9b02      	ldr	r3, [sp, #8]
 80066f2:	701c      	strb	r4, [r3, #0]
 80066f4:	b01d      	add	sp, #116	@ 0x74
 80066f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066fa:	b003      	add	sp, #12
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	2000001c 	.word	0x2000001c
 8006704:	ffff0208 	.word	0xffff0208

08006708 <__sread>:
 8006708:	b510      	push	{r4, lr}
 800670a:	460c      	mov	r4, r1
 800670c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006710:	f000 f86c 	bl	80067ec <_read_r>
 8006714:	2800      	cmp	r0, #0
 8006716:	bfab      	itete	ge
 8006718:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800671a:	89a3      	ldrhlt	r3, [r4, #12]
 800671c:	181b      	addge	r3, r3, r0
 800671e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006722:	bfac      	ite	ge
 8006724:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006726:	81a3      	strhlt	r3, [r4, #12]
 8006728:	bd10      	pop	{r4, pc}

0800672a <__swrite>:
 800672a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800672e:	461f      	mov	r7, r3
 8006730:	898b      	ldrh	r3, [r1, #12]
 8006732:	05db      	lsls	r3, r3, #23
 8006734:	4605      	mov	r5, r0
 8006736:	460c      	mov	r4, r1
 8006738:	4616      	mov	r6, r2
 800673a:	d505      	bpl.n	8006748 <__swrite+0x1e>
 800673c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006740:	2302      	movs	r3, #2
 8006742:	2200      	movs	r2, #0
 8006744:	f000 f840 	bl	80067c8 <_lseek_r>
 8006748:	89a3      	ldrh	r3, [r4, #12]
 800674a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800674e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006752:	81a3      	strh	r3, [r4, #12]
 8006754:	4632      	mov	r2, r6
 8006756:	463b      	mov	r3, r7
 8006758:	4628      	mov	r0, r5
 800675a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800675e:	f000 b857 	b.w	8006810 <_write_r>

08006762 <__sseek>:
 8006762:	b510      	push	{r4, lr}
 8006764:	460c      	mov	r4, r1
 8006766:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800676a:	f000 f82d 	bl	80067c8 <_lseek_r>
 800676e:	1c43      	adds	r3, r0, #1
 8006770:	89a3      	ldrh	r3, [r4, #12]
 8006772:	bf15      	itete	ne
 8006774:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006776:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800677a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800677e:	81a3      	strheq	r3, [r4, #12]
 8006780:	bf18      	it	ne
 8006782:	81a3      	strhne	r3, [r4, #12]
 8006784:	bd10      	pop	{r4, pc}

08006786 <__sclose>:
 8006786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800678a:	f000 b80d 	b.w	80067a8 <_close_r>

0800678e <memset>:
 800678e:	4402      	add	r2, r0
 8006790:	4603      	mov	r3, r0
 8006792:	4293      	cmp	r3, r2
 8006794:	d100      	bne.n	8006798 <memset+0xa>
 8006796:	4770      	bx	lr
 8006798:	f803 1b01 	strb.w	r1, [r3], #1
 800679c:	e7f9      	b.n	8006792 <memset+0x4>
	...

080067a0 <_localeconv_r>:
 80067a0:	4800      	ldr	r0, [pc, #0]	@ (80067a4 <_localeconv_r+0x4>)
 80067a2:	4770      	bx	lr
 80067a4:	2000015c 	.word	0x2000015c

080067a8 <_close_r>:
 80067a8:	b538      	push	{r3, r4, r5, lr}
 80067aa:	4d06      	ldr	r5, [pc, #24]	@ (80067c4 <_close_r+0x1c>)
 80067ac:	2300      	movs	r3, #0
 80067ae:	4604      	mov	r4, r0
 80067b0:	4608      	mov	r0, r1
 80067b2:	602b      	str	r3, [r5, #0]
 80067b4:	f7fb fa74 	bl	8001ca0 <_close>
 80067b8:	1c43      	adds	r3, r0, #1
 80067ba:	d102      	bne.n	80067c2 <_close_r+0x1a>
 80067bc:	682b      	ldr	r3, [r5, #0]
 80067be:	b103      	cbz	r3, 80067c2 <_close_r+0x1a>
 80067c0:	6023      	str	r3, [r4, #0]
 80067c2:	bd38      	pop	{r3, r4, r5, pc}
 80067c4:	20000530 	.word	0x20000530

080067c8 <_lseek_r>:
 80067c8:	b538      	push	{r3, r4, r5, lr}
 80067ca:	4d07      	ldr	r5, [pc, #28]	@ (80067e8 <_lseek_r+0x20>)
 80067cc:	4604      	mov	r4, r0
 80067ce:	4608      	mov	r0, r1
 80067d0:	4611      	mov	r1, r2
 80067d2:	2200      	movs	r2, #0
 80067d4:	602a      	str	r2, [r5, #0]
 80067d6:	461a      	mov	r2, r3
 80067d8:	f7fb fa89 	bl	8001cee <_lseek>
 80067dc:	1c43      	adds	r3, r0, #1
 80067de:	d102      	bne.n	80067e6 <_lseek_r+0x1e>
 80067e0:	682b      	ldr	r3, [r5, #0]
 80067e2:	b103      	cbz	r3, 80067e6 <_lseek_r+0x1e>
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	bd38      	pop	{r3, r4, r5, pc}
 80067e8:	20000530 	.word	0x20000530

080067ec <_read_r>:
 80067ec:	b538      	push	{r3, r4, r5, lr}
 80067ee:	4d07      	ldr	r5, [pc, #28]	@ (800680c <_read_r+0x20>)
 80067f0:	4604      	mov	r4, r0
 80067f2:	4608      	mov	r0, r1
 80067f4:	4611      	mov	r1, r2
 80067f6:	2200      	movs	r2, #0
 80067f8:	602a      	str	r2, [r5, #0]
 80067fa:	461a      	mov	r2, r3
 80067fc:	f7fb fa17 	bl	8001c2e <_read>
 8006800:	1c43      	adds	r3, r0, #1
 8006802:	d102      	bne.n	800680a <_read_r+0x1e>
 8006804:	682b      	ldr	r3, [r5, #0]
 8006806:	b103      	cbz	r3, 800680a <_read_r+0x1e>
 8006808:	6023      	str	r3, [r4, #0]
 800680a:	bd38      	pop	{r3, r4, r5, pc}
 800680c:	20000530 	.word	0x20000530

08006810 <_write_r>:
 8006810:	b538      	push	{r3, r4, r5, lr}
 8006812:	4d07      	ldr	r5, [pc, #28]	@ (8006830 <_write_r+0x20>)
 8006814:	4604      	mov	r4, r0
 8006816:	4608      	mov	r0, r1
 8006818:	4611      	mov	r1, r2
 800681a:	2200      	movs	r2, #0
 800681c:	602a      	str	r2, [r5, #0]
 800681e:	461a      	mov	r2, r3
 8006820:	f7fb fa22 	bl	8001c68 <_write>
 8006824:	1c43      	adds	r3, r0, #1
 8006826:	d102      	bne.n	800682e <_write_r+0x1e>
 8006828:	682b      	ldr	r3, [r5, #0]
 800682a:	b103      	cbz	r3, 800682e <_write_r+0x1e>
 800682c:	6023      	str	r3, [r4, #0]
 800682e:	bd38      	pop	{r3, r4, r5, pc}
 8006830:	20000530 	.word	0x20000530

08006834 <__errno>:
 8006834:	4b01      	ldr	r3, [pc, #4]	@ (800683c <__errno+0x8>)
 8006836:	6818      	ldr	r0, [r3, #0]
 8006838:	4770      	bx	lr
 800683a:	bf00      	nop
 800683c:	2000001c 	.word	0x2000001c

08006840 <__libc_init_array>:
 8006840:	b570      	push	{r4, r5, r6, lr}
 8006842:	4d0d      	ldr	r5, [pc, #52]	@ (8006878 <__libc_init_array+0x38>)
 8006844:	4c0d      	ldr	r4, [pc, #52]	@ (800687c <__libc_init_array+0x3c>)
 8006846:	1b64      	subs	r4, r4, r5
 8006848:	10a4      	asrs	r4, r4, #2
 800684a:	2600      	movs	r6, #0
 800684c:	42a6      	cmp	r6, r4
 800684e:	d109      	bne.n	8006864 <__libc_init_array+0x24>
 8006850:	4d0b      	ldr	r5, [pc, #44]	@ (8006880 <__libc_init_array+0x40>)
 8006852:	4c0c      	ldr	r4, [pc, #48]	@ (8006884 <__libc_init_array+0x44>)
 8006854:	f002 fa08 	bl	8008c68 <_init>
 8006858:	1b64      	subs	r4, r4, r5
 800685a:	10a4      	asrs	r4, r4, #2
 800685c:	2600      	movs	r6, #0
 800685e:	42a6      	cmp	r6, r4
 8006860:	d105      	bne.n	800686e <__libc_init_array+0x2e>
 8006862:	bd70      	pop	{r4, r5, r6, pc}
 8006864:	f855 3b04 	ldr.w	r3, [r5], #4
 8006868:	4798      	blx	r3
 800686a:	3601      	adds	r6, #1
 800686c:	e7ee      	b.n	800684c <__libc_init_array+0xc>
 800686e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006872:	4798      	blx	r3
 8006874:	3601      	adds	r6, #1
 8006876:	e7f2      	b.n	800685e <__libc_init_array+0x1e>
 8006878:	08009084 	.word	0x08009084
 800687c:	08009084 	.word	0x08009084
 8006880:	08009084 	.word	0x08009084
 8006884:	08009088 	.word	0x08009088

08006888 <__retarget_lock_init_recursive>:
 8006888:	4770      	bx	lr

0800688a <__retarget_lock_acquire_recursive>:
 800688a:	4770      	bx	lr

0800688c <__retarget_lock_release_recursive>:
 800688c:	4770      	bx	lr

0800688e <quorem>:
 800688e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006892:	6903      	ldr	r3, [r0, #16]
 8006894:	690c      	ldr	r4, [r1, #16]
 8006896:	42a3      	cmp	r3, r4
 8006898:	4607      	mov	r7, r0
 800689a:	db7e      	blt.n	800699a <quorem+0x10c>
 800689c:	3c01      	subs	r4, #1
 800689e:	f101 0814 	add.w	r8, r1, #20
 80068a2:	00a3      	lsls	r3, r4, #2
 80068a4:	f100 0514 	add.w	r5, r0, #20
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80068ae:	9301      	str	r3, [sp, #4]
 80068b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80068b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80068b8:	3301      	adds	r3, #1
 80068ba:	429a      	cmp	r2, r3
 80068bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80068c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80068c4:	d32e      	bcc.n	8006924 <quorem+0x96>
 80068c6:	f04f 0a00 	mov.w	sl, #0
 80068ca:	46c4      	mov	ip, r8
 80068cc:	46ae      	mov	lr, r5
 80068ce:	46d3      	mov	fp, sl
 80068d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068d4:	b298      	uxth	r0, r3
 80068d6:	fb06 a000 	mla	r0, r6, r0, sl
 80068da:	0c02      	lsrs	r2, r0, #16
 80068dc:	0c1b      	lsrs	r3, r3, #16
 80068de:	fb06 2303 	mla	r3, r6, r3, r2
 80068e2:	f8de 2000 	ldr.w	r2, [lr]
 80068e6:	b280      	uxth	r0, r0
 80068e8:	b292      	uxth	r2, r2
 80068ea:	1a12      	subs	r2, r2, r0
 80068ec:	445a      	add	r2, fp
 80068ee:	f8de 0000 	ldr.w	r0, [lr]
 80068f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006900:	b292      	uxth	r2, r2
 8006902:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006906:	45e1      	cmp	r9, ip
 8006908:	f84e 2b04 	str.w	r2, [lr], #4
 800690c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006910:	d2de      	bcs.n	80068d0 <quorem+0x42>
 8006912:	9b00      	ldr	r3, [sp, #0]
 8006914:	58eb      	ldr	r3, [r5, r3]
 8006916:	b92b      	cbnz	r3, 8006924 <quorem+0x96>
 8006918:	9b01      	ldr	r3, [sp, #4]
 800691a:	3b04      	subs	r3, #4
 800691c:	429d      	cmp	r5, r3
 800691e:	461a      	mov	r2, r3
 8006920:	d32f      	bcc.n	8006982 <quorem+0xf4>
 8006922:	613c      	str	r4, [r7, #16]
 8006924:	4638      	mov	r0, r7
 8006926:	f001 f97d 	bl	8007c24 <__mcmp>
 800692a:	2800      	cmp	r0, #0
 800692c:	db25      	blt.n	800697a <quorem+0xec>
 800692e:	4629      	mov	r1, r5
 8006930:	2000      	movs	r0, #0
 8006932:	f858 2b04 	ldr.w	r2, [r8], #4
 8006936:	f8d1 c000 	ldr.w	ip, [r1]
 800693a:	fa1f fe82 	uxth.w	lr, r2
 800693e:	fa1f f38c 	uxth.w	r3, ip
 8006942:	eba3 030e 	sub.w	r3, r3, lr
 8006946:	4403      	add	r3, r0
 8006948:	0c12      	lsrs	r2, r2, #16
 800694a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800694e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006952:	b29b      	uxth	r3, r3
 8006954:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006958:	45c1      	cmp	r9, r8
 800695a:	f841 3b04 	str.w	r3, [r1], #4
 800695e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006962:	d2e6      	bcs.n	8006932 <quorem+0xa4>
 8006964:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006968:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800696c:	b922      	cbnz	r2, 8006978 <quorem+0xea>
 800696e:	3b04      	subs	r3, #4
 8006970:	429d      	cmp	r5, r3
 8006972:	461a      	mov	r2, r3
 8006974:	d30b      	bcc.n	800698e <quorem+0x100>
 8006976:	613c      	str	r4, [r7, #16]
 8006978:	3601      	adds	r6, #1
 800697a:	4630      	mov	r0, r6
 800697c:	b003      	add	sp, #12
 800697e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006982:	6812      	ldr	r2, [r2, #0]
 8006984:	3b04      	subs	r3, #4
 8006986:	2a00      	cmp	r2, #0
 8006988:	d1cb      	bne.n	8006922 <quorem+0x94>
 800698a:	3c01      	subs	r4, #1
 800698c:	e7c6      	b.n	800691c <quorem+0x8e>
 800698e:	6812      	ldr	r2, [r2, #0]
 8006990:	3b04      	subs	r3, #4
 8006992:	2a00      	cmp	r2, #0
 8006994:	d1ef      	bne.n	8006976 <quorem+0xe8>
 8006996:	3c01      	subs	r4, #1
 8006998:	e7ea      	b.n	8006970 <quorem+0xe2>
 800699a:	2000      	movs	r0, #0
 800699c:	e7ee      	b.n	800697c <quorem+0xee>
	...

080069a0 <_dtoa_r>:
 80069a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a4:	69c7      	ldr	r7, [r0, #28]
 80069a6:	b097      	sub	sp, #92	@ 0x5c
 80069a8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80069ac:	ec55 4b10 	vmov	r4, r5, d0
 80069b0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80069b2:	9107      	str	r1, [sp, #28]
 80069b4:	4681      	mov	r9, r0
 80069b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80069b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80069ba:	b97f      	cbnz	r7, 80069dc <_dtoa_r+0x3c>
 80069bc:	2010      	movs	r0, #16
 80069be:	f000 fe09 	bl	80075d4 <malloc>
 80069c2:	4602      	mov	r2, r0
 80069c4:	f8c9 001c 	str.w	r0, [r9, #28]
 80069c8:	b920      	cbnz	r0, 80069d4 <_dtoa_r+0x34>
 80069ca:	4ba9      	ldr	r3, [pc, #676]	@ (8006c70 <_dtoa_r+0x2d0>)
 80069cc:	21ef      	movs	r1, #239	@ 0xef
 80069ce:	48a9      	ldr	r0, [pc, #676]	@ (8006c74 <_dtoa_r+0x2d4>)
 80069d0:	f001 fc6c 	bl	80082ac <__assert_func>
 80069d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80069d8:	6007      	str	r7, [r0, #0]
 80069da:	60c7      	str	r7, [r0, #12]
 80069dc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069e0:	6819      	ldr	r1, [r3, #0]
 80069e2:	b159      	cbz	r1, 80069fc <_dtoa_r+0x5c>
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	604a      	str	r2, [r1, #4]
 80069e8:	2301      	movs	r3, #1
 80069ea:	4093      	lsls	r3, r2
 80069ec:	608b      	str	r3, [r1, #8]
 80069ee:	4648      	mov	r0, r9
 80069f0:	f000 fee6 	bl	80077c0 <_Bfree>
 80069f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80069f8:	2200      	movs	r2, #0
 80069fa:	601a      	str	r2, [r3, #0]
 80069fc:	1e2b      	subs	r3, r5, #0
 80069fe:	bfb9      	ittee	lt
 8006a00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006a04:	9305      	strlt	r3, [sp, #20]
 8006a06:	2300      	movge	r3, #0
 8006a08:	6033      	strge	r3, [r6, #0]
 8006a0a:	9f05      	ldr	r7, [sp, #20]
 8006a0c:	4b9a      	ldr	r3, [pc, #616]	@ (8006c78 <_dtoa_r+0x2d8>)
 8006a0e:	bfbc      	itt	lt
 8006a10:	2201      	movlt	r2, #1
 8006a12:	6032      	strlt	r2, [r6, #0]
 8006a14:	43bb      	bics	r3, r7
 8006a16:	d112      	bne.n	8006a3e <_dtoa_r+0x9e>
 8006a18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006a1e:	6013      	str	r3, [r2, #0]
 8006a20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006a24:	4323      	orrs	r3, r4
 8006a26:	f000 855a 	beq.w	80074de <_dtoa_r+0xb3e>
 8006a2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006c8c <_dtoa_r+0x2ec>
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	f000 855c 	beq.w	80074ee <_dtoa_r+0xb4e>
 8006a36:	f10a 0303 	add.w	r3, sl, #3
 8006a3a:	f000 bd56 	b.w	80074ea <_dtoa_r+0xb4a>
 8006a3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006a42:	2200      	movs	r2, #0
 8006a44:	ec51 0b17 	vmov	r0, r1, d7
 8006a48:	2300      	movs	r3, #0
 8006a4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006a4e:	f7fa f863 	bl	8000b18 <__aeabi_dcmpeq>
 8006a52:	4680      	mov	r8, r0
 8006a54:	b158      	cbz	r0, 8006a6e <_dtoa_r+0xce>
 8006a56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006a58:	2301      	movs	r3, #1
 8006a5a:	6013      	str	r3, [r2, #0]
 8006a5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006a5e:	b113      	cbz	r3, 8006a66 <_dtoa_r+0xc6>
 8006a60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006a62:	4b86      	ldr	r3, [pc, #536]	@ (8006c7c <_dtoa_r+0x2dc>)
 8006a64:	6013      	str	r3, [r2, #0]
 8006a66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006c90 <_dtoa_r+0x2f0>
 8006a6a:	f000 bd40 	b.w	80074ee <_dtoa_r+0xb4e>
 8006a6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006a72:	aa14      	add	r2, sp, #80	@ 0x50
 8006a74:	a915      	add	r1, sp, #84	@ 0x54
 8006a76:	4648      	mov	r0, r9
 8006a78:	f001 f984 	bl	8007d84 <__d2b>
 8006a7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006a80:	9002      	str	r0, [sp, #8]
 8006a82:	2e00      	cmp	r6, #0
 8006a84:	d078      	beq.n	8006b78 <_dtoa_r+0x1d8>
 8006a86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006a88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006a94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006aa0:	4619      	mov	r1, r3
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	4b76      	ldr	r3, [pc, #472]	@ (8006c80 <_dtoa_r+0x2e0>)
 8006aa6:	f7f9 fc17 	bl	80002d8 <__aeabi_dsub>
 8006aaa:	a36b      	add	r3, pc, #428	@ (adr r3, 8006c58 <_dtoa_r+0x2b8>)
 8006aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab0:	f7f9 fdca 	bl	8000648 <__aeabi_dmul>
 8006ab4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006c60 <_dtoa_r+0x2c0>)
 8006ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aba:	f7f9 fc0f 	bl	80002dc <__adddf3>
 8006abe:	4604      	mov	r4, r0
 8006ac0:	4630      	mov	r0, r6
 8006ac2:	460d      	mov	r5, r1
 8006ac4:	f7f9 fd56 	bl	8000574 <__aeabi_i2d>
 8006ac8:	a367      	add	r3, pc, #412	@ (adr r3, 8006c68 <_dtoa_r+0x2c8>)
 8006aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ace:	f7f9 fdbb 	bl	8000648 <__aeabi_dmul>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	460b      	mov	r3, r1
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	4629      	mov	r1, r5
 8006ada:	f7f9 fbff 	bl	80002dc <__adddf3>
 8006ade:	4604      	mov	r4, r0
 8006ae0:	460d      	mov	r5, r1
 8006ae2:	f7fa f861 	bl	8000ba8 <__aeabi_d2iz>
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	4607      	mov	r7, r0
 8006aea:	2300      	movs	r3, #0
 8006aec:	4620      	mov	r0, r4
 8006aee:	4629      	mov	r1, r5
 8006af0:	f7fa f81c 	bl	8000b2c <__aeabi_dcmplt>
 8006af4:	b140      	cbz	r0, 8006b08 <_dtoa_r+0x168>
 8006af6:	4638      	mov	r0, r7
 8006af8:	f7f9 fd3c 	bl	8000574 <__aeabi_i2d>
 8006afc:	4622      	mov	r2, r4
 8006afe:	462b      	mov	r3, r5
 8006b00:	f7fa f80a 	bl	8000b18 <__aeabi_dcmpeq>
 8006b04:	b900      	cbnz	r0, 8006b08 <_dtoa_r+0x168>
 8006b06:	3f01      	subs	r7, #1
 8006b08:	2f16      	cmp	r7, #22
 8006b0a:	d852      	bhi.n	8006bb2 <_dtoa_r+0x212>
 8006b0c:	4b5d      	ldr	r3, [pc, #372]	@ (8006c84 <_dtoa_r+0x2e4>)
 8006b0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b1a:	f7fa f807 	bl	8000b2c <__aeabi_dcmplt>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d049      	beq.n	8006bb6 <_dtoa_r+0x216>
 8006b22:	3f01      	subs	r7, #1
 8006b24:	2300      	movs	r3, #0
 8006b26:	9310      	str	r3, [sp, #64]	@ 0x40
 8006b28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b2a:	1b9b      	subs	r3, r3, r6
 8006b2c:	1e5a      	subs	r2, r3, #1
 8006b2e:	bf45      	ittet	mi
 8006b30:	f1c3 0301 	rsbmi	r3, r3, #1
 8006b34:	9300      	strmi	r3, [sp, #0]
 8006b36:	2300      	movpl	r3, #0
 8006b38:	2300      	movmi	r3, #0
 8006b3a:	9206      	str	r2, [sp, #24]
 8006b3c:	bf54      	ite	pl
 8006b3e:	9300      	strpl	r3, [sp, #0]
 8006b40:	9306      	strmi	r3, [sp, #24]
 8006b42:	2f00      	cmp	r7, #0
 8006b44:	db39      	blt.n	8006bba <_dtoa_r+0x21a>
 8006b46:	9b06      	ldr	r3, [sp, #24]
 8006b48:	970d      	str	r7, [sp, #52]	@ 0x34
 8006b4a:	443b      	add	r3, r7
 8006b4c:	9306      	str	r3, [sp, #24]
 8006b4e:	2300      	movs	r3, #0
 8006b50:	9308      	str	r3, [sp, #32]
 8006b52:	9b07      	ldr	r3, [sp, #28]
 8006b54:	2b09      	cmp	r3, #9
 8006b56:	d863      	bhi.n	8006c20 <_dtoa_r+0x280>
 8006b58:	2b05      	cmp	r3, #5
 8006b5a:	bfc4      	itt	gt
 8006b5c:	3b04      	subgt	r3, #4
 8006b5e:	9307      	strgt	r3, [sp, #28]
 8006b60:	9b07      	ldr	r3, [sp, #28]
 8006b62:	f1a3 0302 	sub.w	r3, r3, #2
 8006b66:	bfcc      	ite	gt
 8006b68:	2400      	movgt	r4, #0
 8006b6a:	2401      	movle	r4, #1
 8006b6c:	2b03      	cmp	r3, #3
 8006b6e:	d863      	bhi.n	8006c38 <_dtoa_r+0x298>
 8006b70:	e8df f003 	tbb	[pc, r3]
 8006b74:	2b375452 	.word	0x2b375452
 8006b78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b7c:	441e      	add	r6, r3
 8006b7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	bfc1      	itttt	gt
 8006b86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b8a:	409f      	lslgt	r7, r3
 8006b8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b90:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b94:	bfd6      	itet	le
 8006b96:	f1c3 0320 	rsble	r3, r3, #32
 8006b9a:	ea47 0003 	orrgt.w	r0, r7, r3
 8006b9e:	fa04 f003 	lslle.w	r0, r4, r3
 8006ba2:	f7f9 fcd7 	bl	8000554 <__aeabi_ui2d>
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006bac:	3e01      	subs	r6, #1
 8006bae:	9212      	str	r2, [sp, #72]	@ 0x48
 8006bb0:	e776      	b.n	8006aa0 <_dtoa_r+0x100>
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e7b7      	b.n	8006b26 <_dtoa_r+0x186>
 8006bb6:	9010      	str	r0, [sp, #64]	@ 0x40
 8006bb8:	e7b6      	b.n	8006b28 <_dtoa_r+0x188>
 8006bba:	9b00      	ldr	r3, [sp, #0]
 8006bbc:	1bdb      	subs	r3, r3, r7
 8006bbe:	9300      	str	r3, [sp, #0]
 8006bc0:	427b      	negs	r3, r7
 8006bc2:	9308      	str	r3, [sp, #32]
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bc8:	e7c3      	b.n	8006b52 <_dtoa_r+0x1b2>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006bd0:	eb07 0b03 	add.w	fp, r7, r3
 8006bd4:	f10b 0301 	add.w	r3, fp, #1
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	9303      	str	r3, [sp, #12]
 8006bdc:	bfb8      	it	lt
 8006bde:	2301      	movlt	r3, #1
 8006be0:	e006      	b.n	8006bf0 <_dtoa_r+0x250>
 8006be2:	2301      	movs	r3, #1
 8006be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	dd28      	ble.n	8006c3e <_dtoa_r+0x29e>
 8006bec:	469b      	mov	fp, r3
 8006bee:	9303      	str	r3, [sp, #12]
 8006bf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	2204      	movs	r2, #4
 8006bf8:	f102 0514 	add.w	r5, r2, #20
 8006bfc:	429d      	cmp	r5, r3
 8006bfe:	d926      	bls.n	8006c4e <_dtoa_r+0x2ae>
 8006c00:	6041      	str	r1, [r0, #4]
 8006c02:	4648      	mov	r0, r9
 8006c04:	f000 fd9c 	bl	8007740 <_Balloc>
 8006c08:	4682      	mov	sl, r0
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d142      	bne.n	8006c94 <_dtoa_r+0x2f4>
 8006c0e:	4b1e      	ldr	r3, [pc, #120]	@ (8006c88 <_dtoa_r+0x2e8>)
 8006c10:	4602      	mov	r2, r0
 8006c12:	f240 11af 	movw	r1, #431	@ 0x1af
 8006c16:	e6da      	b.n	80069ce <_dtoa_r+0x2e>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	e7e3      	b.n	8006be4 <_dtoa_r+0x244>
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	e7d5      	b.n	8006bcc <_dtoa_r+0x22c>
 8006c20:	2401      	movs	r4, #1
 8006c22:	2300      	movs	r3, #0
 8006c24:	9307      	str	r3, [sp, #28]
 8006c26:	9409      	str	r4, [sp, #36]	@ 0x24
 8006c28:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c32:	2312      	movs	r3, #18
 8006c34:	920c      	str	r2, [sp, #48]	@ 0x30
 8006c36:	e7db      	b.n	8006bf0 <_dtoa_r+0x250>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c3c:	e7f4      	b.n	8006c28 <_dtoa_r+0x288>
 8006c3e:	f04f 0b01 	mov.w	fp, #1
 8006c42:	f8cd b00c 	str.w	fp, [sp, #12]
 8006c46:	465b      	mov	r3, fp
 8006c48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006c4c:	e7d0      	b.n	8006bf0 <_dtoa_r+0x250>
 8006c4e:	3101      	adds	r1, #1
 8006c50:	0052      	lsls	r2, r2, #1
 8006c52:	e7d1      	b.n	8006bf8 <_dtoa_r+0x258>
 8006c54:	f3af 8000 	nop.w
 8006c58:	636f4361 	.word	0x636f4361
 8006c5c:	3fd287a7 	.word	0x3fd287a7
 8006c60:	8b60c8b3 	.word	0x8b60c8b3
 8006c64:	3fc68a28 	.word	0x3fc68a28
 8006c68:	509f79fb 	.word	0x509f79fb
 8006c6c:	3fd34413 	.word	0x3fd34413
 8006c70:	08008d11 	.word	0x08008d11
 8006c74:	08008d28 	.word	0x08008d28
 8006c78:	7ff00000 	.word	0x7ff00000
 8006c7c:	08008ce1 	.word	0x08008ce1
 8006c80:	3ff80000 	.word	0x3ff80000
 8006c84:	08008e78 	.word	0x08008e78
 8006c88:	08008d80 	.word	0x08008d80
 8006c8c:	08008d0d 	.word	0x08008d0d
 8006c90:	08008ce0 	.word	0x08008ce0
 8006c94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c98:	6018      	str	r0, [r3, #0]
 8006c9a:	9b03      	ldr	r3, [sp, #12]
 8006c9c:	2b0e      	cmp	r3, #14
 8006c9e:	f200 80a1 	bhi.w	8006de4 <_dtoa_r+0x444>
 8006ca2:	2c00      	cmp	r4, #0
 8006ca4:	f000 809e 	beq.w	8006de4 <_dtoa_r+0x444>
 8006ca8:	2f00      	cmp	r7, #0
 8006caa:	dd33      	ble.n	8006d14 <_dtoa_r+0x374>
 8006cac:	4b9c      	ldr	r3, [pc, #624]	@ (8006f20 <_dtoa_r+0x580>)
 8006cae:	f007 020f 	and.w	r2, r7, #15
 8006cb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cb6:	ed93 7b00 	vldr	d7, [r3]
 8006cba:	05f8      	lsls	r0, r7, #23
 8006cbc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006cc0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006cc4:	d516      	bpl.n	8006cf4 <_dtoa_r+0x354>
 8006cc6:	4b97      	ldr	r3, [pc, #604]	@ (8006f24 <_dtoa_r+0x584>)
 8006cc8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ccc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cd0:	f7f9 fde4 	bl	800089c <__aeabi_ddiv>
 8006cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cd8:	f004 040f 	and.w	r4, r4, #15
 8006cdc:	2603      	movs	r6, #3
 8006cde:	4d91      	ldr	r5, [pc, #580]	@ (8006f24 <_dtoa_r+0x584>)
 8006ce0:	b954      	cbnz	r4, 8006cf8 <_dtoa_r+0x358>
 8006ce2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006cea:	f7f9 fdd7 	bl	800089c <__aeabi_ddiv>
 8006cee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006cf2:	e028      	b.n	8006d46 <_dtoa_r+0x3a6>
 8006cf4:	2602      	movs	r6, #2
 8006cf6:	e7f2      	b.n	8006cde <_dtoa_r+0x33e>
 8006cf8:	07e1      	lsls	r1, r4, #31
 8006cfa:	d508      	bpl.n	8006d0e <_dtoa_r+0x36e>
 8006cfc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d00:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d04:	f7f9 fca0 	bl	8000648 <__aeabi_dmul>
 8006d08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d0c:	3601      	adds	r6, #1
 8006d0e:	1064      	asrs	r4, r4, #1
 8006d10:	3508      	adds	r5, #8
 8006d12:	e7e5      	b.n	8006ce0 <_dtoa_r+0x340>
 8006d14:	f000 80af 	beq.w	8006e76 <_dtoa_r+0x4d6>
 8006d18:	427c      	negs	r4, r7
 8006d1a:	4b81      	ldr	r3, [pc, #516]	@ (8006f20 <_dtoa_r+0x580>)
 8006d1c:	4d81      	ldr	r5, [pc, #516]	@ (8006f24 <_dtoa_r+0x584>)
 8006d1e:	f004 020f 	and.w	r2, r4, #15
 8006d22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006d2e:	f7f9 fc8b 	bl	8000648 <__aeabi_dmul>
 8006d32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d36:	1124      	asrs	r4, r4, #4
 8006d38:	2300      	movs	r3, #0
 8006d3a:	2602      	movs	r6, #2
 8006d3c:	2c00      	cmp	r4, #0
 8006d3e:	f040 808f 	bne.w	8006e60 <_dtoa_r+0x4c0>
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d1d3      	bne.n	8006cee <_dtoa_r+0x34e>
 8006d46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006d48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	f000 8094 	beq.w	8006e7a <_dtoa_r+0x4da>
 8006d52:	4b75      	ldr	r3, [pc, #468]	@ (8006f28 <_dtoa_r+0x588>)
 8006d54:	2200      	movs	r2, #0
 8006d56:	4620      	mov	r0, r4
 8006d58:	4629      	mov	r1, r5
 8006d5a:	f7f9 fee7 	bl	8000b2c <__aeabi_dcmplt>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f000 808b 	beq.w	8006e7a <_dtoa_r+0x4da>
 8006d64:	9b03      	ldr	r3, [sp, #12]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 8087 	beq.w	8006e7a <_dtoa_r+0x4da>
 8006d6c:	f1bb 0f00 	cmp.w	fp, #0
 8006d70:	dd34      	ble.n	8006ddc <_dtoa_r+0x43c>
 8006d72:	4620      	mov	r0, r4
 8006d74:	4b6d      	ldr	r3, [pc, #436]	@ (8006f2c <_dtoa_r+0x58c>)
 8006d76:	2200      	movs	r2, #0
 8006d78:	4629      	mov	r1, r5
 8006d7a:	f7f9 fc65 	bl	8000648 <__aeabi_dmul>
 8006d7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006d82:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006d86:	3601      	adds	r6, #1
 8006d88:	465c      	mov	r4, fp
 8006d8a:	4630      	mov	r0, r6
 8006d8c:	f7f9 fbf2 	bl	8000574 <__aeabi_i2d>
 8006d90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d94:	f7f9 fc58 	bl	8000648 <__aeabi_dmul>
 8006d98:	4b65      	ldr	r3, [pc, #404]	@ (8006f30 <_dtoa_r+0x590>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f7f9 fa9e 	bl	80002dc <__adddf3>
 8006da0:	4605      	mov	r5, r0
 8006da2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006da6:	2c00      	cmp	r4, #0
 8006da8:	d16a      	bne.n	8006e80 <_dtoa_r+0x4e0>
 8006daa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dae:	4b61      	ldr	r3, [pc, #388]	@ (8006f34 <_dtoa_r+0x594>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	f7f9 fa91 	bl	80002d8 <__aeabi_dsub>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006dbe:	462a      	mov	r2, r5
 8006dc0:	4633      	mov	r3, r6
 8006dc2:	f7f9 fed1 	bl	8000b68 <__aeabi_dcmpgt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	f040 8298 	bne.w	80072fc <_dtoa_r+0x95c>
 8006dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dd0:	462a      	mov	r2, r5
 8006dd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006dd6:	f7f9 fea9 	bl	8000b2c <__aeabi_dcmplt>
 8006dda:	bb38      	cbnz	r0, 8006e2c <_dtoa_r+0x48c>
 8006ddc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006de0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006de4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f2c0 8157 	blt.w	800709a <_dtoa_r+0x6fa>
 8006dec:	2f0e      	cmp	r7, #14
 8006dee:	f300 8154 	bgt.w	800709a <_dtoa_r+0x6fa>
 8006df2:	4b4b      	ldr	r3, [pc, #300]	@ (8006f20 <_dtoa_r+0x580>)
 8006df4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006df8:	ed93 7b00 	vldr	d7, [r3]
 8006dfc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	ed8d 7b00 	vstr	d7, [sp]
 8006e04:	f280 80e5 	bge.w	8006fd2 <_dtoa_r+0x632>
 8006e08:	9b03      	ldr	r3, [sp, #12]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f300 80e1 	bgt.w	8006fd2 <_dtoa_r+0x632>
 8006e10:	d10c      	bne.n	8006e2c <_dtoa_r+0x48c>
 8006e12:	4b48      	ldr	r3, [pc, #288]	@ (8006f34 <_dtoa_r+0x594>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	ec51 0b17 	vmov	r0, r1, d7
 8006e1a:	f7f9 fc15 	bl	8000648 <__aeabi_dmul>
 8006e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006e22:	f7f9 fe97 	bl	8000b54 <__aeabi_dcmpge>
 8006e26:	2800      	cmp	r0, #0
 8006e28:	f000 8266 	beq.w	80072f8 <_dtoa_r+0x958>
 8006e2c:	2400      	movs	r4, #0
 8006e2e:	4625      	mov	r5, r4
 8006e30:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e32:	4656      	mov	r6, sl
 8006e34:	ea6f 0803 	mvn.w	r8, r3
 8006e38:	2700      	movs	r7, #0
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	4648      	mov	r0, r9
 8006e3e:	f000 fcbf 	bl	80077c0 <_Bfree>
 8006e42:	2d00      	cmp	r5, #0
 8006e44:	f000 80bd 	beq.w	8006fc2 <_dtoa_r+0x622>
 8006e48:	b12f      	cbz	r7, 8006e56 <_dtoa_r+0x4b6>
 8006e4a:	42af      	cmp	r7, r5
 8006e4c:	d003      	beq.n	8006e56 <_dtoa_r+0x4b6>
 8006e4e:	4639      	mov	r1, r7
 8006e50:	4648      	mov	r0, r9
 8006e52:	f000 fcb5 	bl	80077c0 <_Bfree>
 8006e56:	4629      	mov	r1, r5
 8006e58:	4648      	mov	r0, r9
 8006e5a:	f000 fcb1 	bl	80077c0 <_Bfree>
 8006e5e:	e0b0      	b.n	8006fc2 <_dtoa_r+0x622>
 8006e60:	07e2      	lsls	r2, r4, #31
 8006e62:	d505      	bpl.n	8006e70 <_dtoa_r+0x4d0>
 8006e64:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e68:	f7f9 fbee 	bl	8000648 <__aeabi_dmul>
 8006e6c:	3601      	adds	r6, #1
 8006e6e:	2301      	movs	r3, #1
 8006e70:	1064      	asrs	r4, r4, #1
 8006e72:	3508      	adds	r5, #8
 8006e74:	e762      	b.n	8006d3c <_dtoa_r+0x39c>
 8006e76:	2602      	movs	r6, #2
 8006e78:	e765      	b.n	8006d46 <_dtoa_r+0x3a6>
 8006e7a:	9c03      	ldr	r4, [sp, #12]
 8006e7c:	46b8      	mov	r8, r7
 8006e7e:	e784      	b.n	8006d8a <_dtoa_r+0x3ea>
 8006e80:	4b27      	ldr	r3, [pc, #156]	@ (8006f20 <_dtoa_r+0x580>)
 8006e82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e84:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e88:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e8c:	4454      	add	r4, sl
 8006e8e:	2900      	cmp	r1, #0
 8006e90:	d054      	beq.n	8006f3c <_dtoa_r+0x59c>
 8006e92:	4929      	ldr	r1, [pc, #164]	@ (8006f38 <_dtoa_r+0x598>)
 8006e94:	2000      	movs	r0, #0
 8006e96:	f7f9 fd01 	bl	800089c <__aeabi_ddiv>
 8006e9a:	4633      	mov	r3, r6
 8006e9c:	462a      	mov	r2, r5
 8006e9e:	f7f9 fa1b 	bl	80002d8 <__aeabi_dsub>
 8006ea2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ea6:	4656      	mov	r6, sl
 8006ea8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006eac:	f7f9 fe7c 	bl	8000ba8 <__aeabi_d2iz>
 8006eb0:	4605      	mov	r5, r0
 8006eb2:	f7f9 fb5f 	bl	8000574 <__aeabi_i2d>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ebe:	f7f9 fa0b 	bl	80002d8 <__aeabi_dsub>
 8006ec2:	3530      	adds	r5, #48	@ 0x30
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006ecc:	f806 5b01 	strb.w	r5, [r6], #1
 8006ed0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006ed4:	f7f9 fe2a 	bl	8000b2c <__aeabi_dcmplt>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	d172      	bne.n	8006fc2 <_dtoa_r+0x622>
 8006edc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ee0:	4911      	ldr	r1, [pc, #68]	@ (8006f28 <_dtoa_r+0x588>)
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	f7f9 f9f8 	bl	80002d8 <__aeabi_dsub>
 8006ee8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006eec:	f7f9 fe1e 	bl	8000b2c <__aeabi_dcmplt>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	f040 80b4 	bne.w	800705e <_dtoa_r+0x6be>
 8006ef6:	42a6      	cmp	r6, r4
 8006ef8:	f43f af70 	beq.w	8006ddc <_dtoa_r+0x43c>
 8006efc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f00:	4b0a      	ldr	r3, [pc, #40]	@ (8006f2c <_dtoa_r+0x58c>)
 8006f02:	2200      	movs	r2, #0
 8006f04:	f7f9 fba0 	bl	8000648 <__aeabi_dmul>
 8006f08:	4b08      	ldr	r3, [pc, #32]	@ (8006f2c <_dtoa_r+0x58c>)
 8006f0a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f0e:	2200      	movs	r2, #0
 8006f10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f14:	f7f9 fb98 	bl	8000648 <__aeabi_dmul>
 8006f18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006f1c:	e7c4      	b.n	8006ea8 <_dtoa_r+0x508>
 8006f1e:	bf00      	nop
 8006f20:	08008e78 	.word	0x08008e78
 8006f24:	08008e50 	.word	0x08008e50
 8006f28:	3ff00000 	.word	0x3ff00000
 8006f2c:	40240000 	.word	0x40240000
 8006f30:	401c0000 	.word	0x401c0000
 8006f34:	40140000 	.word	0x40140000
 8006f38:	3fe00000 	.word	0x3fe00000
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	f7f9 fb82 	bl	8000648 <__aeabi_dmul>
 8006f44:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006f48:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006f4a:	4656      	mov	r6, sl
 8006f4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f50:	f7f9 fe2a 	bl	8000ba8 <__aeabi_d2iz>
 8006f54:	4605      	mov	r5, r0
 8006f56:	f7f9 fb0d 	bl	8000574 <__aeabi_i2d>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f62:	f7f9 f9b9 	bl	80002d8 <__aeabi_dsub>
 8006f66:	3530      	adds	r5, #48	@ 0x30
 8006f68:	f806 5b01 	strb.w	r5, [r6], #1
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	460b      	mov	r3, r1
 8006f70:	42a6      	cmp	r6, r4
 8006f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006f76:	f04f 0200 	mov.w	r2, #0
 8006f7a:	d124      	bne.n	8006fc6 <_dtoa_r+0x626>
 8006f7c:	4baf      	ldr	r3, [pc, #700]	@ (800723c <_dtoa_r+0x89c>)
 8006f7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006f82:	f7f9 f9ab 	bl	80002dc <__adddf3>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006f8e:	f7f9 fdeb 	bl	8000b68 <__aeabi_dcmpgt>
 8006f92:	2800      	cmp	r0, #0
 8006f94:	d163      	bne.n	800705e <_dtoa_r+0x6be>
 8006f96:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006f9a:	49a8      	ldr	r1, [pc, #672]	@ (800723c <_dtoa_r+0x89c>)
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	f7f9 f99b 	bl	80002d8 <__aeabi_dsub>
 8006fa2:	4602      	mov	r2, r0
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006faa:	f7f9 fdbf 	bl	8000b2c <__aeabi_dcmplt>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f43f af14 	beq.w	8006ddc <_dtoa_r+0x43c>
 8006fb4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006fb6:	1e73      	subs	r3, r6, #1
 8006fb8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006fba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006fbe:	2b30      	cmp	r3, #48	@ 0x30
 8006fc0:	d0f8      	beq.n	8006fb4 <_dtoa_r+0x614>
 8006fc2:	4647      	mov	r7, r8
 8006fc4:	e03b      	b.n	800703e <_dtoa_r+0x69e>
 8006fc6:	4b9e      	ldr	r3, [pc, #632]	@ (8007240 <_dtoa_r+0x8a0>)
 8006fc8:	f7f9 fb3e 	bl	8000648 <__aeabi_dmul>
 8006fcc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006fd0:	e7bc      	b.n	8006f4c <_dtoa_r+0x5ac>
 8006fd2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006fd6:	4656      	mov	r6, sl
 8006fd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006fdc:	4620      	mov	r0, r4
 8006fde:	4629      	mov	r1, r5
 8006fe0:	f7f9 fc5c 	bl	800089c <__aeabi_ddiv>
 8006fe4:	f7f9 fde0 	bl	8000ba8 <__aeabi_d2iz>
 8006fe8:	4680      	mov	r8, r0
 8006fea:	f7f9 fac3 	bl	8000574 <__aeabi_i2d>
 8006fee:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ff2:	f7f9 fb29 	bl	8000648 <__aeabi_dmul>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	460b      	mov	r3, r1
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	4629      	mov	r1, r5
 8006ffe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007002:	f7f9 f969 	bl	80002d8 <__aeabi_dsub>
 8007006:	f806 4b01 	strb.w	r4, [r6], #1
 800700a:	9d03      	ldr	r5, [sp, #12]
 800700c:	eba6 040a 	sub.w	r4, r6, sl
 8007010:	42a5      	cmp	r5, r4
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	d133      	bne.n	8007080 <_dtoa_r+0x6e0>
 8007018:	f7f9 f960 	bl	80002dc <__adddf3>
 800701c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007020:	4604      	mov	r4, r0
 8007022:	460d      	mov	r5, r1
 8007024:	f7f9 fda0 	bl	8000b68 <__aeabi_dcmpgt>
 8007028:	b9c0      	cbnz	r0, 800705c <_dtoa_r+0x6bc>
 800702a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800702e:	4620      	mov	r0, r4
 8007030:	4629      	mov	r1, r5
 8007032:	f7f9 fd71 	bl	8000b18 <__aeabi_dcmpeq>
 8007036:	b110      	cbz	r0, 800703e <_dtoa_r+0x69e>
 8007038:	f018 0f01 	tst.w	r8, #1
 800703c:	d10e      	bne.n	800705c <_dtoa_r+0x6bc>
 800703e:	9902      	ldr	r1, [sp, #8]
 8007040:	4648      	mov	r0, r9
 8007042:	f000 fbbd 	bl	80077c0 <_Bfree>
 8007046:	2300      	movs	r3, #0
 8007048:	7033      	strb	r3, [r6, #0]
 800704a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800704c:	3701      	adds	r7, #1
 800704e:	601f      	str	r7, [r3, #0]
 8007050:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007052:	2b00      	cmp	r3, #0
 8007054:	f000 824b 	beq.w	80074ee <_dtoa_r+0xb4e>
 8007058:	601e      	str	r6, [r3, #0]
 800705a:	e248      	b.n	80074ee <_dtoa_r+0xb4e>
 800705c:	46b8      	mov	r8, r7
 800705e:	4633      	mov	r3, r6
 8007060:	461e      	mov	r6, r3
 8007062:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007066:	2a39      	cmp	r2, #57	@ 0x39
 8007068:	d106      	bne.n	8007078 <_dtoa_r+0x6d8>
 800706a:	459a      	cmp	sl, r3
 800706c:	d1f8      	bne.n	8007060 <_dtoa_r+0x6c0>
 800706e:	2230      	movs	r2, #48	@ 0x30
 8007070:	f108 0801 	add.w	r8, r8, #1
 8007074:	f88a 2000 	strb.w	r2, [sl]
 8007078:	781a      	ldrb	r2, [r3, #0]
 800707a:	3201      	adds	r2, #1
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	e7a0      	b.n	8006fc2 <_dtoa_r+0x622>
 8007080:	4b6f      	ldr	r3, [pc, #444]	@ (8007240 <_dtoa_r+0x8a0>)
 8007082:	2200      	movs	r2, #0
 8007084:	f7f9 fae0 	bl	8000648 <__aeabi_dmul>
 8007088:	2200      	movs	r2, #0
 800708a:	2300      	movs	r3, #0
 800708c:	4604      	mov	r4, r0
 800708e:	460d      	mov	r5, r1
 8007090:	f7f9 fd42 	bl	8000b18 <__aeabi_dcmpeq>
 8007094:	2800      	cmp	r0, #0
 8007096:	d09f      	beq.n	8006fd8 <_dtoa_r+0x638>
 8007098:	e7d1      	b.n	800703e <_dtoa_r+0x69e>
 800709a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800709c:	2a00      	cmp	r2, #0
 800709e:	f000 80ea 	beq.w	8007276 <_dtoa_r+0x8d6>
 80070a2:	9a07      	ldr	r2, [sp, #28]
 80070a4:	2a01      	cmp	r2, #1
 80070a6:	f300 80cd 	bgt.w	8007244 <_dtoa_r+0x8a4>
 80070aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	f000 80c1 	beq.w	8007234 <_dtoa_r+0x894>
 80070b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80070b6:	9c08      	ldr	r4, [sp, #32]
 80070b8:	9e00      	ldr	r6, [sp, #0]
 80070ba:	9a00      	ldr	r2, [sp, #0]
 80070bc:	441a      	add	r2, r3
 80070be:	9200      	str	r2, [sp, #0]
 80070c0:	9a06      	ldr	r2, [sp, #24]
 80070c2:	2101      	movs	r1, #1
 80070c4:	441a      	add	r2, r3
 80070c6:	4648      	mov	r0, r9
 80070c8:	9206      	str	r2, [sp, #24]
 80070ca:	f000 fc2d 	bl	8007928 <__i2b>
 80070ce:	4605      	mov	r5, r0
 80070d0:	b166      	cbz	r6, 80070ec <_dtoa_r+0x74c>
 80070d2:	9b06      	ldr	r3, [sp, #24]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	dd09      	ble.n	80070ec <_dtoa_r+0x74c>
 80070d8:	42b3      	cmp	r3, r6
 80070da:	9a00      	ldr	r2, [sp, #0]
 80070dc:	bfa8      	it	ge
 80070de:	4633      	movge	r3, r6
 80070e0:	1ad2      	subs	r2, r2, r3
 80070e2:	9200      	str	r2, [sp, #0]
 80070e4:	9a06      	ldr	r2, [sp, #24]
 80070e6:	1af6      	subs	r6, r6, r3
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	9306      	str	r3, [sp, #24]
 80070ec:	9b08      	ldr	r3, [sp, #32]
 80070ee:	b30b      	cbz	r3, 8007134 <_dtoa_r+0x794>
 80070f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 80c6 	beq.w	8007284 <_dtoa_r+0x8e4>
 80070f8:	2c00      	cmp	r4, #0
 80070fa:	f000 80c0 	beq.w	800727e <_dtoa_r+0x8de>
 80070fe:	4629      	mov	r1, r5
 8007100:	4622      	mov	r2, r4
 8007102:	4648      	mov	r0, r9
 8007104:	f000 fcc8 	bl	8007a98 <__pow5mult>
 8007108:	9a02      	ldr	r2, [sp, #8]
 800710a:	4601      	mov	r1, r0
 800710c:	4605      	mov	r5, r0
 800710e:	4648      	mov	r0, r9
 8007110:	f000 fc20 	bl	8007954 <__multiply>
 8007114:	9902      	ldr	r1, [sp, #8]
 8007116:	4680      	mov	r8, r0
 8007118:	4648      	mov	r0, r9
 800711a:	f000 fb51 	bl	80077c0 <_Bfree>
 800711e:	9b08      	ldr	r3, [sp, #32]
 8007120:	1b1b      	subs	r3, r3, r4
 8007122:	9308      	str	r3, [sp, #32]
 8007124:	f000 80b1 	beq.w	800728a <_dtoa_r+0x8ea>
 8007128:	9a08      	ldr	r2, [sp, #32]
 800712a:	4641      	mov	r1, r8
 800712c:	4648      	mov	r0, r9
 800712e:	f000 fcb3 	bl	8007a98 <__pow5mult>
 8007132:	9002      	str	r0, [sp, #8]
 8007134:	2101      	movs	r1, #1
 8007136:	4648      	mov	r0, r9
 8007138:	f000 fbf6 	bl	8007928 <__i2b>
 800713c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800713e:	4604      	mov	r4, r0
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 81d8 	beq.w	80074f6 <_dtoa_r+0xb56>
 8007146:	461a      	mov	r2, r3
 8007148:	4601      	mov	r1, r0
 800714a:	4648      	mov	r0, r9
 800714c:	f000 fca4 	bl	8007a98 <__pow5mult>
 8007150:	9b07      	ldr	r3, [sp, #28]
 8007152:	2b01      	cmp	r3, #1
 8007154:	4604      	mov	r4, r0
 8007156:	f300 809f 	bgt.w	8007298 <_dtoa_r+0x8f8>
 800715a:	9b04      	ldr	r3, [sp, #16]
 800715c:	2b00      	cmp	r3, #0
 800715e:	f040 8097 	bne.w	8007290 <_dtoa_r+0x8f0>
 8007162:	9b05      	ldr	r3, [sp, #20]
 8007164:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007168:	2b00      	cmp	r3, #0
 800716a:	f040 8093 	bne.w	8007294 <_dtoa_r+0x8f4>
 800716e:	9b05      	ldr	r3, [sp, #20]
 8007170:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007174:	0d1b      	lsrs	r3, r3, #20
 8007176:	051b      	lsls	r3, r3, #20
 8007178:	b133      	cbz	r3, 8007188 <_dtoa_r+0x7e8>
 800717a:	9b00      	ldr	r3, [sp, #0]
 800717c:	3301      	adds	r3, #1
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	9b06      	ldr	r3, [sp, #24]
 8007182:	3301      	adds	r3, #1
 8007184:	9306      	str	r3, [sp, #24]
 8007186:	2301      	movs	r3, #1
 8007188:	9308      	str	r3, [sp, #32]
 800718a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800718c:	2b00      	cmp	r3, #0
 800718e:	f000 81b8 	beq.w	8007502 <_dtoa_r+0xb62>
 8007192:	6923      	ldr	r3, [r4, #16]
 8007194:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007198:	6918      	ldr	r0, [r3, #16]
 800719a:	f000 fb79 	bl	8007890 <__hi0bits>
 800719e:	f1c0 0020 	rsb	r0, r0, #32
 80071a2:	9b06      	ldr	r3, [sp, #24]
 80071a4:	4418      	add	r0, r3
 80071a6:	f010 001f 	ands.w	r0, r0, #31
 80071aa:	f000 8082 	beq.w	80072b2 <_dtoa_r+0x912>
 80071ae:	f1c0 0320 	rsb	r3, r0, #32
 80071b2:	2b04      	cmp	r3, #4
 80071b4:	dd73      	ble.n	800729e <_dtoa_r+0x8fe>
 80071b6:	9b00      	ldr	r3, [sp, #0]
 80071b8:	f1c0 001c 	rsb	r0, r0, #28
 80071bc:	4403      	add	r3, r0
 80071be:	9300      	str	r3, [sp, #0]
 80071c0:	9b06      	ldr	r3, [sp, #24]
 80071c2:	4403      	add	r3, r0
 80071c4:	4406      	add	r6, r0
 80071c6:	9306      	str	r3, [sp, #24]
 80071c8:	9b00      	ldr	r3, [sp, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	dd05      	ble.n	80071da <_dtoa_r+0x83a>
 80071ce:	9902      	ldr	r1, [sp, #8]
 80071d0:	461a      	mov	r2, r3
 80071d2:	4648      	mov	r0, r9
 80071d4:	f000 fcba 	bl	8007b4c <__lshift>
 80071d8:	9002      	str	r0, [sp, #8]
 80071da:	9b06      	ldr	r3, [sp, #24]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	dd05      	ble.n	80071ec <_dtoa_r+0x84c>
 80071e0:	4621      	mov	r1, r4
 80071e2:	461a      	mov	r2, r3
 80071e4:	4648      	mov	r0, r9
 80071e6:	f000 fcb1 	bl	8007b4c <__lshift>
 80071ea:	4604      	mov	r4, r0
 80071ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d061      	beq.n	80072b6 <_dtoa_r+0x916>
 80071f2:	9802      	ldr	r0, [sp, #8]
 80071f4:	4621      	mov	r1, r4
 80071f6:	f000 fd15 	bl	8007c24 <__mcmp>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	da5b      	bge.n	80072b6 <_dtoa_r+0x916>
 80071fe:	2300      	movs	r3, #0
 8007200:	9902      	ldr	r1, [sp, #8]
 8007202:	220a      	movs	r2, #10
 8007204:	4648      	mov	r0, r9
 8007206:	f000 fafd 	bl	8007804 <__multadd>
 800720a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800720c:	9002      	str	r0, [sp, #8]
 800720e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 8177 	beq.w	8007506 <_dtoa_r+0xb66>
 8007218:	4629      	mov	r1, r5
 800721a:	2300      	movs	r3, #0
 800721c:	220a      	movs	r2, #10
 800721e:	4648      	mov	r0, r9
 8007220:	f000 faf0 	bl	8007804 <__multadd>
 8007224:	f1bb 0f00 	cmp.w	fp, #0
 8007228:	4605      	mov	r5, r0
 800722a:	dc6f      	bgt.n	800730c <_dtoa_r+0x96c>
 800722c:	9b07      	ldr	r3, [sp, #28]
 800722e:	2b02      	cmp	r3, #2
 8007230:	dc49      	bgt.n	80072c6 <_dtoa_r+0x926>
 8007232:	e06b      	b.n	800730c <_dtoa_r+0x96c>
 8007234:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007236:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800723a:	e73c      	b.n	80070b6 <_dtoa_r+0x716>
 800723c:	3fe00000 	.word	0x3fe00000
 8007240:	40240000 	.word	0x40240000
 8007244:	9b03      	ldr	r3, [sp, #12]
 8007246:	1e5c      	subs	r4, r3, #1
 8007248:	9b08      	ldr	r3, [sp, #32]
 800724a:	42a3      	cmp	r3, r4
 800724c:	db09      	blt.n	8007262 <_dtoa_r+0x8c2>
 800724e:	1b1c      	subs	r4, r3, r4
 8007250:	9b03      	ldr	r3, [sp, #12]
 8007252:	2b00      	cmp	r3, #0
 8007254:	f6bf af30 	bge.w	80070b8 <_dtoa_r+0x718>
 8007258:	9b00      	ldr	r3, [sp, #0]
 800725a:	9a03      	ldr	r2, [sp, #12]
 800725c:	1a9e      	subs	r6, r3, r2
 800725e:	2300      	movs	r3, #0
 8007260:	e72b      	b.n	80070ba <_dtoa_r+0x71a>
 8007262:	9b08      	ldr	r3, [sp, #32]
 8007264:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007266:	9408      	str	r4, [sp, #32]
 8007268:	1ae3      	subs	r3, r4, r3
 800726a:	441a      	add	r2, r3
 800726c:	9e00      	ldr	r6, [sp, #0]
 800726e:	9b03      	ldr	r3, [sp, #12]
 8007270:	920d      	str	r2, [sp, #52]	@ 0x34
 8007272:	2400      	movs	r4, #0
 8007274:	e721      	b.n	80070ba <_dtoa_r+0x71a>
 8007276:	9c08      	ldr	r4, [sp, #32]
 8007278:	9e00      	ldr	r6, [sp, #0]
 800727a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800727c:	e728      	b.n	80070d0 <_dtoa_r+0x730>
 800727e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007282:	e751      	b.n	8007128 <_dtoa_r+0x788>
 8007284:	9a08      	ldr	r2, [sp, #32]
 8007286:	9902      	ldr	r1, [sp, #8]
 8007288:	e750      	b.n	800712c <_dtoa_r+0x78c>
 800728a:	f8cd 8008 	str.w	r8, [sp, #8]
 800728e:	e751      	b.n	8007134 <_dtoa_r+0x794>
 8007290:	2300      	movs	r3, #0
 8007292:	e779      	b.n	8007188 <_dtoa_r+0x7e8>
 8007294:	9b04      	ldr	r3, [sp, #16]
 8007296:	e777      	b.n	8007188 <_dtoa_r+0x7e8>
 8007298:	2300      	movs	r3, #0
 800729a:	9308      	str	r3, [sp, #32]
 800729c:	e779      	b.n	8007192 <_dtoa_r+0x7f2>
 800729e:	d093      	beq.n	80071c8 <_dtoa_r+0x828>
 80072a0:	9a00      	ldr	r2, [sp, #0]
 80072a2:	331c      	adds	r3, #28
 80072a4:	441a      	add	r2, r3
 80072a6:	9200      	str	r2, [sp, #0]
 80072a8:	9a06      	ldr	r2, [sp, #24]
 80072aa:	441a      	add	r2, r3
 80072ac:	441e      	add	r6, r3
 80072ae:	9206      	str	r2, [sp, #24]
 80072b0:	e78a      	b.n	80071c8 <_dtoa_r+0x828>
 80072b2:	4603      	mov	r3, r0
 80072b4:	e7f4      	b.n	80072a0 <_dtoa_r+0x900>
 80072b6:	9b03      	ldr	r3, [sp, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	46b8      	mov	r8, r7
 80072bc:	dc20      	bgt.n	8007300 <_dtoa_r+0x960>
 80072be:	469b      	mov	fp, r3
 80072c0:	9b07      	ldr	r3, [sp, #28]
 80072c2:	2b02      	cmp	r3, #2
 80072c4:	dd1e      	ble.n	8007304 <_dtoa_r+0x964>
 80072c6:	f1bb 0f00 	cmp.w	fp, #0
 80072ca:	f47f adb1 	bne.w	8006e30 <_dtoa_r+0x490>
 80072ce:	4621      	mov	r1, r4
 80072d0:	465b      	mov	r3, fp
 80072d2:	2205      	movs	r2, #5
 80072d4:	4648      	mov	r0, r9
 80072d6:	f000 fa95 	bl	8007804 <__multadd>
 80072da:	4601      	mov	r1, r0
 80072dc:	4604      	mov	r4, r0
 80072de:	9802      	ldr	r0, [sp, #8]
 80072e0:	f000 fca0 	bl	8007c24 <__mcmp>
 80072e4:	2800      	cmp	r0, #0
 80072e6:	f77f ada3 	ble.w	8006e30 <_dtoa_r+0x490>
 80072ea:	4656      	mov	r6, sl
 80072ec:	2331      	movs	r3, #49	@ 0x31
 80072ee:	f806 3b01 	strb.w	r3, [r6], #1
 80072f2:	f108 0801 	add.w	r8, r8, #1
 80072f6:	e59f      	b.n	8006e38 <_dtoa_r+0x498>
 80072f8:	9c03      	ldr	r4, [sp, #12]
 80072fa:	46b8      	mov	r8, r7
 80072fc:	4625      	mov	r5, r4
 80072fe:	e7f4      	b.n	80072ea <_dtoa_r+0x94a>
 8007300:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007304:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007306:	2b00      	cmp	r3, #0
 8007308:	f000 8101 	beq.w	800750e <_dtoa_r+0xb6e>
 800730c:	2e00      	cmp	r6, #0
 800730e:	dd05      	ble.n	800731c <_dtoa_r+0x97c>
 8007310:	4629      	mov	r1, r5
 8007312:	4632      	mov	r2, r6
 8007314:	4648      	mov	r0, r9
 8007316:	f000 fc19 	bl	8007b4c <__lshift>
 800731a:	4605      	mov	r5, r0
 800731c:	9b08      	ldr	r3, [sp, #32]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d05c      	beq.n	80073dc <_dtoa_r+0xa3c>
 8007322:	6869      	ldr	r1, [r5, #4]
 8007324:	4648      	mov	r0, r9
 8007326:	f000 fa0b 	bl	8007740 <_Balloc>
 800732a:	4606      	mov	r6, r0
 800732c:	b928      	cbnz	r0, 800733a <_dtoa_r+0x99a>
 800732e:	4b82      	ldr	r3, [pc, #520]	@ (8007538 <_dtoa_r+0xb98>)
 8007330:	4602      	mov	r2, r0
 8007332:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007336:	f7ff bb4a 	b.w	80069ce <_dtoa_r+0x2e>
 800733a:	692a      	ldr	r2, [r5, #16]
 800733c:	3202      	adds	r2, #2
 800733e:	0092      	lsls	r2, r2, #2
 8007340:	f105 010c 	add.w	r1, r5, #12
 8007344:	300c      	adds	r0, #12
 8007346:	f000 ffa3 	bl	8008290 <memcpy>
 800734a:	2201      	movs	r2, #1
 800734c:	4631      	mov	r1, r6
 800734e:	4648      	mov	r0, r9
 8007350:	f000 fbfc 	bl	8007b4c <__lshift>
 8007354:	f10a 0301 	add.w	r3, sl, #1
 8007358:	9300      	str	r3, [sp, #0]
 800735a:	eb0a 030b 	add.w	r3, sl, fp
 800735e:	9308      	str	r3, [sp, #32]
 8007360:	9b04      	ldr	r3, [sp, #16]
 8007362:	f003 0301 	and.w	r3, r3, #1
 8007366:	462f      	mov	r7, r5
 8007368:	9306      	str	r3, [sp, #24]
 800736a:	4605      	mov	r5, r0
 800736c:	9b00      	ldr	r3, [sp, #0]
 800736e:	9802      	ldr	r0, [sp, #8]
 8007370:	4621      	mov	r1, r4
 8007372:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8007376:	f7ff fa8a 	bl	800688e <quorem>
 800737a:	4603      	mov	r3, r0
 800737c:	3330      	adds	r3, #48	@ 0x30
 800737e:	9003      	str	r0, [sp, #12]
 8007380:	4639      	mov	r1, r7
 8007382:	9802      	ldr	r0, [sp, #8]
 8007384:	9309      	str	r3, [sp, #36]	@ 0x24
 8007386:	f000 fc4d 	bl	8007c24 <__mcmp>
 800738a:	462a      	mov	r2, r5
 800738c:	9004      	str	r0, [sp, #16]
 800738e:	4621      	mov	r1, r4
 8007390:	4648      	mov	r0, r9
 8007392:	f000 fc63 	bl	8007c5c <__mdiff>
 8007396:	68c2      	ldr	r2, [r0, #12]
 8007398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800739a:	4606      	mov	r6, r0
 800739c:	bb02      	cbnz	r2, 80073e0 <_dtoa_r+0xa40>
 800739e:	4601      	mov	r1, r0
 80073a0:	9802      	ldr	r0, [sp, #8]
 80073a2:	f000 fc3f 	bl	8007c24 <__mcmp>
 80073a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073a8:	4602      	mov	r2, r0
 80073aa:	4631      	mov	r1, r6
 80073ac:	4648      	mov	r0, r9
 80073ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80073b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073b2:	f000 fa05 	bl	80077c0 <_Bfree>
 80073b6:	9b07      	ldr	r3, [sp, #28]
 80073b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80073ba:	9e00      	ldr	r6, [sp, #0]
 80073bc:	ea42 0103 	orr.w	r1, r2, r3
 80073c0:	9b06      	ldr	r3, [sp, #24]
 80073c2:	4319      	orrs	r1, r3
 80073c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c6:	d10d      	bne.n	80073e4 <_dtoa_r+0xa44>
 80073c8:	2b39      	cmp	r3, #57	@ 0x39
 80073ca:	d027      	beq.n	800741c <_dtoa_r+0xa7c>
 80073cc:	9a04      	ldr	r2, [sp, #16]
 80073ce:	2a00      	cmp	r2, #0
 80073d0:	dd01      	ble.n	80073d6 <_dtoa_r+0xa36>
 80073d2:	9b03      	ldr	r3, [sp, #12]
 80073d4:	3331      	adds	r3, #49	@ 0x31
 80073d6:	f88b 3000 	strb.w	r3, [fp]
 80073da:	e52e      	b.n	8006e3a <_dtoa_r+0x49a>
 80073dc:	4628      	mov	r0, r5
 80073de:	e7b9      	b.n	8007354 <_dtoa_r+0x9b4>
 80073e0:	2201      	movs	r2, #1
 80073e2:	e7e2      	b.n	80073aa <_dtoa_r+0xa0a>
 80073e4:	9904      	ldr	r1, [sp, #16]
 80073e6:	2900      	cmp	r1, #0
 80073e8:	db04      	blt.n	80073f4 <_dtoa_r+0xa54>
 80073ea:	9807      	ldr	r0, [sp, #28]
 80073ec:	4301      	orrs	r1, r0
 80073ee:	9806      	ldr	r0, [sp, #24]
 80073f0:	4301      	orrs	r1, r0
 80073f2:	d120      	bne.n	8007436 <_dtoa_r+0xa96>
 80073f4:	2a00      	cmp	r2, #0
 80073f6:	ddee      	ble.n	80073d6 <_dtoa_r+0xa36>
 80073f8:	9902      	ldr	r1, [sp, #8]
 80073fa:	9300      	str	r3, [sp, #0]
 80073fc:	2201      	movs	r2, #1
 80073fe:	4648      	mov	r0, r9
 8007400:	f000 fba4 	bl	8007b4c <__lshift>
 8007404:	4621      	mov	r1, r4
 8007406:	9002      	str	r0, [sp, #8]
 8007408:	f000 fc0c 	bl	8007c24 <__mcmp>
 800740c:	2800      	cmp	r0, #0
 800740e:	9b00      	ldr	r3, [sp, #0]
 8007410:	dc02      	bgt.n	8007418 <_dtoa_r+0xa78>
 8007412:	d1e0      	bne.n	80073d6 <_dtoa_r+0xa36>
 8007414:	07da      	lsls	r2, r3, #31
 8007416:	d5de      	bpl.n	80073d6 <_dtoa_r+0xa36>
 8007418:	2b39      	cmp	r3, #57	@ 0x39
 800741a:	d1da      	bne.n	80073d2 <_dtoa_r+0xa32>
 800741c:	2339      	movs	r3, #57	@ 0x39
 800741e:	f88b 3000 	strb.w	r3, [fp]
 8007422:	4633      	mov	r3, r6
 8007424:	461e      	mov	r6, r3
 8007426:	3b01      	subs	r3, #1
 8007428:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800742c:	2a39      	cmp	r2, #57	@ 0x39
 800742e:	d04e      	beq.n	80074ce <_dtoa_r+0xb2e>
 8007430:	3201      	adds	r2, #1
 8007432:	701a      	strb	r2, [r3, #0]
 8007434:	e501      	b.n	8006e3a <_dtoa_r+0x49a>
 8007436:	2a00      	cmp	r2, #0
 8007438:	dd03      	ble.n	8007442 <_dtoa_r+0xaa2>
 800743a:	2b39      	cmp	r3, #57	@ 0x39
 800743c:	d0ee      	beq.n	800741c <_dtoa_r+0xa7c>
 800743e:	3301      	adds	r3, #1
 8007440:	e7c9      	b.n	80073d6 <_dtoa_r+0xa36>
 8007442:	9a00      	ldr	r2, [sp, #0]
 8007444:	9908      	ldr	r1, [sp, #32]
 8007446:	f802 3c01 	strb.w	r3, [r2, #-1]
 800744a:	428a      	cmp	r2, r1
 800744c:	d028      	beq.n	80074a0 <_dtoa_r+0xb00>
 800744e:	9902      	ldr	r1, [sp, #8]
 8007450:	2300      	movs	r3, #0
 8007452:	220a      	movs	r2, #10
 8007454:	4648      	mov	r0, r9
 8007456:	f000 f9d5 	bl	8007804 <__multadd>
 800745a:	42af      	cmp	r7, r5
 800745c:	9002      	str	r0, [sp, #8]
 800745e:	f04f 0300 	mov.w	r3, #0
 8007462:	f04f 020a 	mov.w	r2, #10
 8007466:	4639      	mov	r1, r7
 8007468:	4648      	mov	r0, r9
 800746a:	d107      	bne.n	800747c <_dtoa_r+0xadc>
 800746c:	f000 f9ca 	bl	8007804 <__multadd>
 8007470:	4607      	mov	r7, r0
 8007472:	4605      	mov	r5, r0
 8007474:	9b00      	ldr	r3, [sp, #0]
 8007476:	3301      	adds	r3, #1
 8007478:	9300      	str	r3, [sp, #0]
 800747a:	e777      	b.n	800736c <_dtoa_r+0x9cc>
 800747c:	f000 f9c2 	bl	8007804 <__multadd>
 8007480:	4629      	mov	r1, r5
 8007482:	4607      	mov	r7, r0
 8007484:	2300      	movs	r3, #0
 8007486:	220a      	movs	r2, #10
 8007488:	4648      	mov	r0, r9
 800748a:	f000 f9bb 	bl	8007804 <__multadd>
 800748e:	4605      	mov	r5, r0
 8007490:	e7f0      	b.n	8007474 <_dtoa_r+0xad4>
 8007492:	f1bb 0f00 	cmp.w	fp, #0
 8007496:	bfcc      	ite	gt
 8007498:	465e      	movgt	r6, fp
 800749a:	2601      	movle	r6, #1
 800749c:	4456      	add	r6, sl
 800749e:	2700      	movs	r7, #0
 80074a0:	9902      	ldr	r1, [sp, #8]
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	2201      	movs	r2, #1
 80074a6:	4648      	mov	r0, r9
 80074a8:	f000 fb50 	bl	8007b4c <__lshift>
 80074ac:	4621      	mov	r1, r4
 80074ae:	9002      	str	r0, [sp, #8]
 80074b0:	f000 fbb8 	bl	8007c24 <__mcmp>
 80074b4:	2800      	cmp	r0, #0
 80074b6:	dcb4      	bgt.n	8007422 <_dtoa_r+0xa82>
 80074b8:	d102      	bne.n	80074c0 <_dtoa_r+0xb20>
 80074ba:	9b00      	ldr	r3, [sp, #0]
 80074bc:	07db      	lsls	r3, r3, #31
 80074be:	d4b0      	bmi.n	8007422 <_dtoa_r+0xa82>
 80074c0:	4633      	mov	r3, r6
 80074c2:	461e      	mov	r6, r3
 80074c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074c8:	2a30      	cmp	r2, #48	@ 0x30
 80074ca:	d0fa      	beq.n	80074c2 <_dtoa_r+0xb22>
 80074cc:	e4b5      	b.n	8006e3a <_dtoa_r+0x49a>
 80074ce:	459a      	cmp	sl, r3
 80074d0:	d1a8      	bne.n	8007424 <_dtoa_r+0xa84>
 80074d2:	2331      	movs	r3, #49	@ 0x31
 80074d4:	f108 0801 	add.w	r8, r8, #1
 80074d8:	f88a 3000 	strb.w	r3, [sl]
 80074dc:	e4ad      	b.n	8006e3a <_dtoa_r+0x49a>
 80074de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80074e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800753c <_dtoa_r+0xb9c>
 80074e4:	b11b      	cbz	r3, 80074ee <_dtoa_r+0xb4e>
 80074e6:	f10a 0308 	add.w	r3, sl, #8
 80074ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80074ec:	6013      	str	r3, [r2, #0]
 80074ee:	4650      	mov	r0, sl
 80074f0:	b017      	add	sp, #92	@ 0x5c
 80074f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f6:	9b07      	ldr	r3, [sp, #28]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	f77f ae2e 	ble.w	800715a <_dtoa_r+0x7ba>
 80074fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007500:	9308      	str	r3, [sp, #32]
 8007502:	2001      	movs	r0, #1
 8007504:	e64d      	b.n	80071a2 <_dtoa_r+0x802>
 8007506:	f1bb 0f00 	cmp.w	fp, #0
 800750a:	f77f aed9 	ble.w	80072c0 <_dtoa_r+0x920>
 800750e:	4656      	mov	r6, sl
 8007510:	9802      	ldr	r0, [sp, #8]
 8007512:	4621      	mov	r1, r4
 8007514:	f7ff f9bb 	bl	800688e <quorem>
 8007518:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800751c:	f806 3b01 	strb.w	r3, [r6], #1
 8007520:	eba6 020a 	sub.w	r2, r6, sl
 8007524:	4593      	cmp	fp, r2
 8007526:	ddb4      	ble.n	8007492 <_dtoa_r+0xaf2>
 8007528:	9902      	ldr	r1, [sp, #8]
 800752a:	2300      	movs	r3, #0
 800752c:	220a      	movs	r2, #10
 800752e:	4648      	mov	r0, r9
 8007530:	f000 f968 	bl	8007804 <__multadd>
 8007534:	9002      	str	r0, [sp, #8]
 8007536:	e7eb      	b.n	8007510 <_dtoa_r+0xb70>
 8007538:	08008d80 	.word	0x08008d80
 800753c:	08008d04 	.word	0x08008d04

08007540 <_free_r>:
 8007540:	b538      	push	{r3, r4, r5, lr}
 8007542:	4605      	mov	r5, r0
 8007544:	2900      	cmp	r1, #0
 8007546:	d041      	beq.n	80075cc <_free_r+0x8c>
 8007548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800754c:	1f0c      	subs	r4, r1, #4
 800754e:	2b00      	cmp	r3, #0
 8007550:	bfb8      	it	lt
 8007552:	18e4      	addlt	r4, r4, r3
 8007554:	f000 f8e8 	bl	8007728 <__malloc_lock>
 8007558:	4a1d      	ldr	r2, [pc, #116]	@ (80075d0 <_free_r+0x90>)
 800755a:	6813      	ldr	r3, [r2, #0]
 800755c:	b933      	cbnz	r3, 800756c <_free_r+0x2c>
 800755e:	6063      	str	r3, [r4, #4]
 8007560:	6014      	str	r4, [r2, #0]
 8007562:	4628      	mov	r0, r5
 8007564:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007568:	f000 b8e4 	b.w	8007734 <__malloc_unlock>
 800756c:	42a3      	cmp	r3, r4
 800756e:	d908      	bls.n	8007582 <_free_r+0x42>
 8007570:	6820      	ldr	r0, [r4, #0]
 8007572:	1821      	adds	r1, r4, r0
 8007574:	428b      	cmp	r3, r1
 8007576:	bf01      	itttt	eq
 8007578:	6819      	ldreq	r1, [r3, #0]
 800757a:	685b      	ldreq	r3, [r3, #4]
 800757c:	1809      	addeq	r1, r1, r0
 800757e:	6021      	streq	r1, [r4, #0]
 8007580:	e7ed      	b.n	800755e <_free_r+0x1e>
 8007582:	461a      	mov	r2, r3
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	b10b      	cbz	r3, 800758c <_free_r+0x4c>
 8007588:	42a3      	cmp	r3, r4
 800758a:	d9fa      	bls.n	8007582 <_free_r+0x42>
 800758c:	6811      	ldr	r1, [r2, #0]
 800758e:	1850      	adds	r0, r2, r1
 8007590:	42a0      	cmp	r0, r4
 8007592:	d10b      	bne.n	80075ac <_free_r+0x6c>
 8007594:	6820      	ldr	r0, [r4, #0]
 8007596:	4401      	add	r1, r0
 8007598:	1850      	adds	r0, r2, r1
 800759a:	4283      	cmp	r3, r0
 800759c:	6011      	str	r1, [r2, #0]
 800759e:	d1e0      	bne.n	8007562 <_free_r+0x22>
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	6053      	str	r3, [r2, #4]
 80075a6:	4408      	add	r0, r1
 80075a8:	6010      	str	r0, [r2, #0]
 80075aa:	e7da      	b.n	8007562 <_free_r+0x22>
 80075ac:	d902      	bls.n	80075b4 <_free_r+0x74>
 80075ae:	230c      	movs	r3, #12
 80075b0:	602b      	str	r3, [r5, #0]
 80075b2:	e7d6      	b.n	8007562 <_free_r+0x22>
 80075b4:	6820      	ldr	r0, [r4, #0]
 80075b6:	1821      	adds	r1, r4, r0
 80075b8:	428b      	cmp	r3, r1
 80075ba:	bf04      	itt	eq
 80075bc:	6819      	ldreq	r1, [r3, #0]
 80075be:	685b      	ldreq	r3, [r3, #4]
 80075c0:	6063      	str	r3, [r4, #4]
 80075c2:	bf04      	itt	eq
 80075c4:	1809      	addeq	r1, r1, r0
 80075c6:	6021      	streq	r1, [r4, #0]
 80075c8:	6054      	str	r4, [r2, #4]
 80075ca:	e7ca      	b.n	8007562 <_free_r+0x22>
 80075cc:	bd38      	pop	{r3, r4, r5, pc}
 80075ce:	bf00      	nop
 80075d0:	2000053c 	.word	0x2000053c

080075d4 <malloc>:
 80075d4:	4b02      	ldr	r3, [pc, #8]	@ (80075e0 <malloc+0xc>)
 80075d6:	4601      	mov	r1, r0
 80075d8:	6818      	ldr	r0, [r3, #0]
 80075da:	f000 b825 	b.w	8007628 <_malloc_r>
 80075de:	bf00      	nop
 80075e0:	2000001c 	.word	0x2000001c

080075e4 <sbrk_aligned>:
 80075e4:	b570      	push	{r4, r5, r6, lr}
 80075e6:	4e0f      	ldr	r6, [pc, #60]	@ (8007624 <sbrk_aligned+0x40>)
 80075e8:	460c      	mov	r4, r1
 80075ea:	6831      	ldr	r1, [r6, #0]
 80075ec:	4605      	mov	r5, r0
 80075ee:	b911      	cbnz	r1, 80075f6 <sbrk_aligned+0x12>
 80075f0:	f000 fe3e 	bl	8008270 <_sbrk_r>
 80075f4:	6030      	str	r0, [r6, #0]
 80075f6:	4621      	mov	r1, r4
 80075f8:	4628      	mov	r0, r5
 80075fa:	f000 fe39 	bl	8008270 <_sbrk_r>
 80075fe:	1c43      	adds	r3, r0, #1
 8007600:	d103      	bne.n	800760a <sbrk_aligned+0x26>
 8007602:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007606:	4620      	mov	r0, r4
 8007608:	bd70      	pop	{r4, r5, r6, pc}
 800760a:	1cc4      	adds	r4, r0, #3
 800760c:	f024 0403 	bic.w	r4, r4, #3
 8007610:	42a0      	cmp	r0, r4
 8007612:	d0f8      	beq.n	8007606 <sbrk_aligned+0x22>
 8007614:	1a21      	subs	r1, r4, r0
 8007616:	4628      	mov	r0, r5
 8007618:	f000 fe2a 	bl	8008270 <_sbrk_r>
 800761c:	3001      	adds	r0, #1
 800761e:	d1f2      	bne.n	8007606 <sbrk_aligned+0x22>
 8007620:	e7ef      	b.n	8007602 <sbrk_aligned+0x1e>
 8007622:	bf00      	nop
 8007624:	20000538 	.word	0x20000538

08007628 <_malloc_r>:
 8007628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800762c:	1ccd      	adds	r5, r1, #3
 800762e:	f025 0503 	bic.w	r5, r5, #3
 8007632:	3508      	adds	r5, #8
 8007634:	2d0c      	cmp	r5, #12
 8007636:	bf38      	it	cc
 8007638:	250c      	movcc	r5, #12
 800763a:	2d00      	cmp	r5, #0
 800763c:	4606      	mov	r6, r0
 800763e:	db01      	blt.n	8007644 <_malloc_r+0x1c>
 8007640:	42a9      	cmp	r1, r5
 8007642:	d904      	bls.n	800764e <_malloc_r+0x26>
 8007644:	230c      	movs	r3, #12
 8007646:	6033      	str	r3, [r6, #0]
 8007648:	2000      	movs	r0, #0
 800764a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800764e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007724 <_malloc_r+0xfc>
 8007652:	f000 f869 	bl	8007728 <__malloc_lock>
 8007656:	f8d8 3000 	ldr.w	r3, [r8]
 800765a:	461c      	mov	r4, r3
 800765c:	bb44      	cbnz	r4, 80076b0 <_malloc_r+0x88>
 800765e:	4629      	mov	r1, r5
 8007660:	4630      	mov	r0, r6
 8007662:	f7ff ffbf 	bl	80075e4 <sbrk_aligned>
 8007666:	1c43      	adds	r3, r0, #1
 8007668:	4604      	mov	r4, r0
 800766a:	d158      	bne.n	800771e <_malloc_r+0xf6>
 800766c:	f8d8 4000 	ldr.w	r4, [r8]
 8007670:	4627      	mov	r7, r4
 8007672:	2f00      	cmp	r7, #0
 8007674:	d143      	bne.n	80076fe <_malloc_r+0xd6>
 8007676:	2c00      	cmp	r4, #0
 8007678:	d04b      	beq.n	8007712 <_malloc_r+0xea>
 800767a:	6823      	ldr	r3, [r4, #0]
 800767c:	4639      	mov	r1, r7
 800767e:	4630      	mov	r0, r6
 8007680:	eb04 0903 	add.w	r9, r4, r3
 8007684:	f000 fdf4 	bl	8008270 <_sbrk_r>
 8007688:	4581      	cmp	r9, r0
 800768a:	d142      	bne.n	8007712 <_malloc_r+0xea>
 800768c:	6821      	ldr	r1, [r4, #0]
 800768e:	1a6d      	subs	r5, r5, r1
 8007690:	4629      	mov	r1, r5
 8007692:	4630      	mov	r0, r6
 8007694:	f7ff ffa6 	bl	80075e4 <sbrk_aligned>
 8007698:	3001      	adds	r0, #1
 800769a:	d03a      	beq.n	8007712 <_malloc_r+0xea>
 800769c:	6823      	ldr	r3, [r4, #0]
 800769e:	442b      	add	r3, r5
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	f8d8 3000 	ldr.w	r3, [r8]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	bb62      	cbnz	r2, 8007704 <_malloc_r+0xdc>
 80076aa:	f8c8 7000 	str.w	r7, [r8]
 80076ae:	e00f      	b.n	80076d0 <_malloc_r+0xa8>
 80076b0:	6822      	ldr	r2, [r4, #0]
 80076b2:	1b52      	subs	r2, r2, r5
 80076b4:	d420      	bmi.n	80076f8 <_malloc_r+0xd0>
 80076b6:	2a0b      	cmp	r2, #11
 80076b8:	d917      	bls.n	80076ea <_malloc_r+0xc2>
 80076ba:	1961      	adds	r1, r4, r5
 80076bc:	42a3      	cmp	r3, r4
 80076be:	6025      	str	r5, [r4, #0]
 80076c0:	bf18      	it	ne
 80076c2:	6059      	strne	r1, [r3, #4]
 80076c4:	6863      	ldr	r3, [r4, #4]
 80076c6:	bf08      	it	eq
 80076c8:	f8c8 1000 	streq.w	r1, [r8]
 80076cc:	5162      	str	r2, [r4, r5]
 80076ce:	604b      	str	r3, [r1, #4]
 80076d0:	4630      	mov	r0, r6
 80076d2:	f000 f82f 	bl	8007734 <__malloc_unlock>
 80076d6:	f104 000b 	add.w	r0, r4, #11
 80076da:	1d23      	adds	r3, r4, #4
 80076dc:	f020 0007 	bic.w	r0, r0, #7
 80076e0:	1ac2      	subs	r2, r0, r3
 80076e2:	bf1c      	itt	ne
 80076e4:	1a1b      	subne	r3, r3, r0
 80076e6:	50a3      	strne	r3, [r4, r2]
 80076e8:	e7af      	b.n	800764a <_malloc_r+0x22>
 80076ea:	6862      	ldr	r2, [r4, #4]
 80076ec:	42a3      	cmp	r3, r4
 80076ee:	bf0c      	ite	eq
 80076f0:	f8c8 2000 	streq.w	r2, [r8]
 80076f4:	605a      	strne	r2, [r3, #4]
 80076f6:	e7eb      	b.n	80076d0 <_malloc_r+0xa8>
 80076f8:	4623      	mov	r3, r4
 80076fa:	6864      	ldr	r4, [r4, #4]
 80076fc:	e7ae      	b.n	800765c <_malloc_r+0x34>
 80076fe:	463c      	mov	r4, r7
 8007700:	687f      	ldr	r7, [r7, #4]
 8007702:	e7b6      	b.n	8007672 <_malloc_r+0x4a>
 8007704:	461a      	mov	r2, r3
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	42a3      	cmp	r3, r4
 800770a:	d1fb      	bne.n	8007704 <_malloc_r+0xdc>
 800770c:	2300      	movs	r3, #0
 800770e:	6053      	str	r3, [r2, #4]
 8007710:	e7de      	b.n	80076d0 <_malloc_r+0xa8>
 8007712:	230c      	movs	r3, #12
 8007714:	6033      	str	r3, [r6, #0]
 8007716:	4630      	mov	r0, r6
 8007718:	f000 f80c 	bl	8007734 <__malloc_unlock>
 800771c:	e794      	b.n	8007648 <_malloc_r+0x20>
 800771e:	6005      	str	r5, [r0, #0]
 8007720:	e7d6      	b.n	80076d0 <_malloc_r+0xa8>
 8007722:	bf00      	nop
 8007724:	2000053c 	.word	0x2000053c

08007728 <__malloc_lock>:
 8007728:	4801      	ldr	r0, [pc, #4]	@ (8007730 <__malloc_lock+0x8>)
 800772a:	f7ff b8ae 	b.w	800688a <__retarget_lock_acquire_recursive>
 800772e:	bf00      	nop
 8007730:	20000534 	.word	0x20000534

08007734 <__malloc_unlock>:
 8007734:	4801      	ldr	r0, [pc, #4]	@ (800773c <__malloc_unlock+0x8>)
 8007736:	f7ff b8a9 	b.w	800688c <__retarget_lock_release_recursive>
 800773a:	bf00      	nop
 800773c:	20000534 	.word	0x20000534

08007740 <_Balloc>:
 8007740:	b570      	push	{r4, r5, r6, lr}
 8007742:	69c6      	ldr	r6, [r0, #28]
 8007744:	4604      	mov	r4, r0
 8007746:	460d      	mov	r5, r1
 8007748:	b976      	cbnz	r6, 8007768 <_Balloc+0x28>
 800774a:	2010      	movs	r0, #16
 800774c:	f7ff ff42 	bl	80075d4 <malloc>
 8007750:	4602      	mov	r2, r0
 8007752:	61e0      	str	r0, [r4, #28]
 8007754:	b920      	cbnz	r0, 8007760 <_Balloc+0x20>
 8007756:	4b18      	ldr	r3, [pc, #96]	@ (80077b8 <_Balloc+0x78>)
 8007758:	4818      	ldr	r0, [pc, #96]	@ (80077bc <_Balloc+0x7c>)
 800775a:	216b      	movs	r1, #107	@ 0x6b
 800775c:	f000 fda6 	bl	80082ac <__assert_func>
 8007760:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007764:	6006      	str	r6, [r0, #0]
 8007766:	60c6      	str	r6, [r0, #12]
 8007768:	69e6      	ldr	r6, [r4, #28]
 800776a:	68f3      	ldr	r3, [r6, #12]
 800776c:	b183      	cbz	r3, 8007790 <_Balloc+0x50>
 800776e:	69e3      	ldr	r3, [r4, #28]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007776:	b9b8      	cbnz	r0, 80077a8 <_Balloc+0x68>
 8007778:	2101      	movs	r1, #1
 800777a:	fa01 f605 	lsl.w	r6, r1, r5
 800777e:	1d72      	adds	r2, r6, #5
 8007780:	0092      	lsls	r2, r2, #2
 8007782:	4620      	mov	r0, r4
 8007784:	f000 fdb0 	bl	80082e8 <_calloc_r>
 8007788:	b160      	cbz	r0, 80077a4 <_Balloc+0x64>
 800778a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800778e:	e00e      	b.n	80077ae <_Balloc+0x6e>
 8007790:	2221      	movs	r2, #33	@ 0x21
 8007792:	2104      	movs	r1, #4
 8007794:	4620      	mov	r0, r4
 8007796:	f000 fda7 	bl	80082e8 <_calloc_r>
 800779a:	69e3      	ldr	r3, [r4, #28]
 800779c:	60f0      	str	r0, [r6, #12]
 800779e:	68db      	ldr	r3, [r3, #12]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1e4      	bne.n	800776e <_Balloc+0x2e>
 80077a4:	2000      	movs	r0, #0
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	6802      	ldr	r2, [r0, #0]
 80077aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077ae:	2300      	movs	r3, #0
 80077b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077b4:	e7f7      	b.n	80077a6 <_Balloc+0x66>
 80077b6:	bf00      	nop
 80077b8:	08008d11 	.word	0x08008d11
 80077bc:	08008d91 	.word	0x08008d91

080077c0 <_Bfree>:
 80077c0:	b570      	push	{r4, r5, r6, lr}
 80077c2:	69c6      	ldr	r6, [r0, #28]
 80077c4:	4605      	mov	r5, r0
 80077c6:	460c      	mov	r4, r1
 80077c8:	b976      	cbnz	r6, 80077e8 <_Bfree+0x28>
 80077ca:	2010      	movs	r0, #16
 80077cc:	f7ff ff02 	bl	80075d4 <malloc>
 80077d0:	4602      	mov	r2, r0
 80077d2:	61e8      	str	r0, [r5, #28]
 80077d4:	b920      	cbnz	r0, 80077e0 <_Bfree+0x20>
 80077d6:	4b09      	ldr	r3, [pc, #36]	@ (80077fc <_Bfree+0x3c>)
 80077d8:	4809      	ldr	r0, [pc, #36]	@ (8007800 <_Bfree+0x40>)
 80077da:	218f      	movs	r1, #143	@ 0x8f
 80077dc:	f000 fd66 	bl	80082ac <__assert_func>
 80077e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077e4:	6006      	str	r6, [r0, #0]
 80077e6:	60c6      	str	r6, [r0, #12]
 80077e8:	b13c      	cbz	r4, 80077fa <_Bfree+0x3a>
 80077ea:	69eb      	ldr	r3, [r5, #28]
 80077ec:	6862      	ldr	r2, [r4, #4]
 80077ee:	68db      	ldr	r3, [r3, #12]
 80077f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077f4:	6021      	str	r1, [r4, #0]
 80077f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80077fa:	bd70      	pop	{r4, r5, r6, pc}
 80077fc:	08008d11 	.word	0x08008d11
 8007800:	08008d91 	.word	0x08008d91

08007804 <__multadd>:
 8007804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007808:	690d      	ldr	r5, [r1, #16]
 800780a:	4607      	mov	r7, r0
 800780c:	460c      	mov	r4, r1
 800780e:	461e      	mov	r6, r3
 8007810:	f101 0c14 	add.w	ip, r1, #20
 8007814:	2000      	movs	r0, #0
 8007816:	f8dc 3000 	ldr.w	r3, [ip]
 800781a:	b299      	uxth	r1, r3
 800781c:	fb02 6101 	mla	r1, r2, r1, r6
 8007820:	0c1e      	lsrs	r6, r3, #16
 8007822:	0c0b      	lsrs	r3, r1, #16
 8007824:	fb02 3306 	mla	r3, r2, r6, r3
 8007828:	b289      	uxth	r1, r1
 800782a:	3001      	adds	r0, #1
 800782c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007830:	4285      	cmp	r5, r0
 8007832:	f84c 1b04 	str.w	r1, [ip], #4
 8007836:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800783a:	dcec      	bgt.n	8007816 <__multadd+0x12>
 800783c:	b30e      	cbz	r6, 8007882 <__multadd+0x7e>
 800783e:	68a3      	ldr	r3, [r4, #8]
 8007840:	42ab      	cmp	r3, r5
 8007842:	dc19      	bgt.n	8007878 <__multadd+0x74>
 8007844:	6861      	ldr	r1, [r4, #4]
 8007846:	4638      	mov	r0, r7
 8007848:	3101      	adds	r1, #1
 800784a:	f7ff ff79 	bl	8007740 <_Balloc>
 800784e:	4680      	mov	r8, r0
 8007850:	b928      	cbnz	r0, 800785e <__multadd+0x5a>
 8007852:	4602      	mov	r2, r0
 8007854:	4b0c      	ldr	r3, [pc, #48]	@ (8007888 <__multadd+0x84>)
 8007856:	480d      	ldr	r0, [pc, #52]	@ (800788c <__multadd+0x88>)
 8007858:	21ba      	movs	r1, #186	@ 0xba
 800785a:	f000 fd27 	bl	80082ac <__assert_func>
 800785e:	6922      	ldr	r2, [r4, #16]
 8007860:	3202      	adds	r2, #2
 8007862:	f104 010c 	add.w	r1, r4, #12
 8007866:	0092      	lsls	r2, r2, #2
 8007868:	300c      	adds	r0, #12
 800786a:	f000 fd11 	bl	8008290 <memcpy>
 800786e:	4621      	mov	r1, r4
 8007870:	4638      	mov	r0, r7
 8007872:	f7ff ffa5 	bl	80077c0 <_Bfree>
 8007876:	4644      	mov	r4, r8
 8007878:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800787c:	3501      	adds	r5, #1
 800787e:	615e      	str	r6, [r3, #20]
 8007880:	6125      	str	r5, [r4, #16]
 8007882:	4620      	mov	r0, r4
 8007884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007888:	08008d80 	.word	0x08008d80
 800788c:	08008d91 	.word	0x08008d91

08007890 <__hi0bits>:
 8007890:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007894:	4603      	mov	r3, r0
 8007896:	bf36      	itet	cc
 8007898:	0403      	lslcc	r3, r0, #16
 800789a:	2000      	movcs	r0, #0
 800789c:	2010      	movcc	r0, #16
 800789e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078a2:	bf3c      	itt	cc
 80078a4:	021b      	lslcc	r3, r3, #8
 80078a6:	3008      	addcc	r0, #8
 80078a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80078ac:	bf3c      	itt	cc
 80078ae:	011b      	lslcc	r3, r3, #4
 80078b0:	3004      	addcc	r0, #4
 80078b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078b6:	bf3c      	itt	cc
 80078b8:	009b      	lslcc	r3, r3, #2
 80078ba:	3002      	addcc	r0, #2
 80078bc:	2b00      	cmp	r3, #0
 80078be:	db05      	blt.n	80078cc <__hi0bits+0x3c>
 80078c0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80078c4:	f100 0001 	add.w	r0, r0, #1
 80078c8:	bf08      	it	eq
 80078ca:	2020      	moveq	r0, #32
 80078cc:	4770      	bx	lr

080078ce <__lo0bits>:
 80078ce:	6803      	ldr	r3, [r0, #0]
 80078d0:	4602      	mov	r2, r0
 80078d2:	f013 0007 	ands.w	r0, r3, #7
 80078d6:	d00b      	beq.n	80078f0 <__lo0bits+0x22>
 80078d8:	07d9      	lsls	r1, r3, #31
 80078da:	d421      	bmi.n	8007920 <__lo0bits+0x52>
 80078dc:	0798      	lsls	r0, r3, #30
 80078de:	bf49      	itett	mi
 80078e0:	085b      	lsrmi	r3, r3, #1
 80078e2:	089b      	lsrpl	r3, r3, #2
 80078e4:	2001      	movmi	r0, #1
 80078e6:	6013      	strmi	r3, [r2, #0]
 80078e8:	bf5c      	itt	pl
 80078ea:	6013      	strpl	r3, [r2, #0]
 80078ec:	2002      	movpl	r0, #2
 80078ee:	4770      	bx	lr
 80078f0:	b299      	uxth	r1, r3
 80078f2:	b909      	cbnz	r1, 80078f8 <__lo0bits+0x2a>
 80078f4:	0c1b      	lsrs	r3, r3, #16
 80078f6:	2010      	movs	r0, #16
 80078f8:	b2d9      	uxtb	r1, r3
 80078fa:	b909      	cbnz	r1, 8007900 <__lo0bits+0x32>
 80078fc:	3008      	adds	r0, #8
 80078fe:	0a1b      	lsrs	r3, r3, #8
 8007900:	0719      	lsls	r1, r3, #28
 8007902:	bf04      	itt	eq
 8007904:	091b      	lsreq	r3, r3, #4
 8007906:	3004      	addeq	r0, #4
 8007908:	0799      	lsls	r1, r3, #30
 800790a:	bf04      	itt	eq
 800790c:	089b      	lsreq	r3, r3, #2
 800790e:	3002      	addeq	r0, #2
 8007910:	07d9      	lsls	r1, r3, #31
 8007912:	d403      	bmi.n	800791c <__lo0bits+0x4e>
 8007914:	085b      	lsrs	r3, r3, #1
 8007916:	f100 0001 	add.w	r0, r0, #1
 800791a:	d003      	beq.n	8007924 <__lo0bits+0x56>
 800791c:	6013      	str	r3, [r2, #0]
 800791e:	4770      	bx	lr
 8007920:	2000      	movs	r0, #0
 8007922:	4770      	bx	lr
 8007924:	2020      	movs	r0, #32
 8007926:	4770      	bx	lr

08007928 <__i2b>:
 8007928:	b510      	push	{r4, lr}
 800792a:	460c      	mov	r4, r1
 800792c:	2101      	movs	r1, #1
 800792e:	f7ff ff07 	bl	8007740 <_Balloc>
 8007932:	4602      	mov	r2, r0
 8007934:	b928      	cbnz	r0, 8007942 <__i2b+0x1a>
 8007936:	4b05      	ldr	r3, [pc, #20]	@ (800794c <__i2b+0x24>)
 8007938:	4805      	ldr	r0, [pc, #20]	@ (8007950 <__i2b+0x28>)
 800793a:	f240 1145 	movw	r1, #325	@ 0x145
 800793e:	f000 fcb5 	bl	80082ac <__assert_func>
 8007942:	2301      	movs	r3, #1
 8007944:	6144      	str	r4, [r0, #20]
 8007946:	6103      	str	r3, [r0, #16]
 8007948:	bd10      	pop	{r4, pc}
 800794a:	bf00      	nop
 800794c:	08008d80 	.word	0x08008d80
 8007950:	08008d91 	.word	0x08008d91

08007954 <__multiply>:
 8007954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007958:	4617      	mov	r7, r2
 800795a:	690a      	ldr	r2, [r1, #16]
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	429a      	cmp	r2, r3
 8007960:	bfa8      	it	ge
 8007962:	463b      	movge	r3, r7
 8007964:	4689      	mov	r9, r1
 8007966:	bfa4      	itt	ge
 8007968:	460f      	movge	r7, r1
 800796a:	4699      	movge	r9, r3
 800796c:	693d      	ldr	r5, [r7, #16]
 800796e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007972:	68bb      	ldr	r3, [r7, #8]
 8007974:	6879      	ldr	r1, [r7, #4]
 8007976:	eb05 060a 	add.w	r6, r5, sl
 800797a:	42b3      	cmp	r3, r6
 800797c:	b085      	sub	sp, #20
 800797e:	bfb8      	it	lt
 8007980:	3101      	addlt	r1, #1
 8007982:	f7ff fedd 	bl	8007740 <_Balloc>
 8007986:	b930      	cbnz	r0, 8007996 <__multiply+0x42>
 8007988:	4602      	mov	r2, r0
 800798a:	4b41      	ldr	r3, [pc, #260]	@ (8007a90 <__multiply+0x13c>)
 800798c:	4841      	ldr	r0, [pc, #260]	@ (8007a94 <__multiply+0x140>)
 800798e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007992:	f000 fc8b 	bl	80082ac <__assert_func>
 8007996:	f100 0414 	add.w	r4, r0, #20
 800799a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800799e:	4623      	mov	r3, r4
 80079a0:	2200      	movs	r2, #0
 80079a2:	4573      	cmp	r3, lr
 80079a4:	d320      	bcc.n	80079e8 <__multiply+0x94>
 80079a6:	f107 0814 	add.w	r8, r7, #20
 80079aa:	f109 0114 	add.w	r1, r9, #20
 80079ae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80079b2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80079b6:	9302      	str	r3, [sp, #8]
 80079b8:	1beb      	subs	r3, r5, r7
 80079ba:	3b15      	subs	r3, #21
 80079bc:	f023 0303 	bic.w	r3, r3, #3
 80079c0:	3304      	adds	r3, #4
 80079c2:	3715      	adds	r7, #21
 80079c4:	42bd      	cmp	r5, r7
 80079c6:	bf38      	it	cc
 80079c8:	2304      	movcc	r3, #4
 80079ca:	9301      	str	r3, [sp, #4]
 80079cc:	9b02      	ldr	r3, [sp, #8]
 80079ce:	9103      	str	r1, [sp, #12]
 80079d0:	428b      	cmp	r3, r1
 80079d2:	d80c      	bhi.n	80079ee <__multiply+0x9a>
 80079d4:	2e00      	cmp	r6, #0
 80079d6:	dd03      	ble.n	80079e0 <__multiply+0x8c>
 80079d8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d055      	beq.n	8007a8c <__multiply+0x138>
 80079e0:	6106      	str	r6, [r0, #16]
 80079e2:	b005      	add	sp, #20
 80079e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079e8:	f843 2b04 	str.w	r2, [r3], #4
 80079ec:	e7d9      	b.n	80079a2 <__multiply+0x4e>
 80079ee:	f8b1 a000 	ldrh.w	sl, [r1]
 80079f2:	f1ba 0f00 	cmp.w	sl, #0
 80079f6:	d01f      	beq.n	8007a38 <__multiply+0xe4>
 80079f8:	46c4      	mov	ip, r8
 80079fa:	46a1      	mov	r9, r4
 80079fc:	2700      	movs	r7, #0
 80079fe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a02:	f8d9 3000 	ldr.w	r3, [r9]
 8007a06:	fa1f fb82 	uxth.w	fp, r2
 8007a0a:	b29b      	uxth	r3, r3
 8007a0c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007a10:	443b      	add	r3, r7
 8007a12:	f8d9 7000 	ldr.w	r7, [r9]
 8007a16:	0c12      	lsrs	r2, r2, #16
 8007a18:	0c3f      	lsrs	r7, r7, #16
 8007a1a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007a1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a28:	4565      	cmp	r5, ip
 8007a2a:	f849 3b04 	str.w	r3, [r9], #4
 8007a2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007a32:	d8e4      	bhi.n	80079fe <__multiply+0xaa>
 8007a34:	9b01      	ldr	r3, [sp, #4]
 8007a36:	50e7      	str	r7, [r4, r3]
 8007a38:	9b03      	ldr	r3, [sp, #12]
 8007a3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007a3e:	3104      	adds	r1, #4
 8007a40:	f1b9 0f00 	cmp.w	r9, #0
 8007a44:	d020      	beq.n	8007a88 <__multiply+0x134>
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	4647      	mov	r7, r8
 8007a4a:	46a4      	mov	ip, r4
 8007a4c:	f04f 0a00 	mov.w	sl, #0
 8007a50:	f8b7 b000 	ldrh.w	fp, [r7]
 8007a54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007a58:	fb09 220b 	mla	r2, r9, fp, r2
 8007a5c:	4452      	add	r2, sl
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007a64:	f84c 3b04 	str.w	r3, [ip], #4
 8007a68:	f857 3b04 	ldr.w	r3, [r7], #4
 8007a6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a70:	f8bc 3000 	ldrh.w	r3, [ip]
 8007a74:	fb09 330a 	mla	r3, r9, sl, r3
 8007a78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007a7c:	42bd      	cmp	r5, r7
 8007a7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a82:	d8e5      	bhi.n	8007a50 <__multiply+0xfc>
 8007a84:	9a01      	ldr	r2, [sp, #4]
 8007a86:	50a3      	str	r3, [r4, r2]
 8007a88:	3404      	adds	r4, #4
 8007a8a:	e79f      	b.n	80079cc <__multiply+0x78>
 8007a8c:	3e01      	subs	r6, #1
 8007a8e:	e7a1      	b.n	80079d4 <__multiply+0x80>
 8007a90:	08008d80 	.word	0x08008d80
 8007a94:	08008d91 	.word	0x08008d91

08007a98 <__pow5mult>:
 8007a98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a9c:	4615      	mov	r5, r2
 8007a9e:	f012 0203 	ands.w	r2, r2, #3
 8007aa2:	4607      	mov	r7, r0
 8007aa4:	460e      	mov	r6, r1
 8007aa6:	d007      	beq.n	8007ab8 <__pow5mult+0x20>
 8007aa8:	4c25      	ldr	r4, [pc, #148]	@ (8007b40 <__pow5mult+0xa8>)
 8007aaa:	3a01      	subs	r2, #1
 8007aac:	2300      	movs	r3, #0
 8007aae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ab2:	f7ff fea7 	bl	8007804 <__multadd>
 8007ab6:	4606      	mov	r6, r0
 8007ab8:	10ad      	asrs	r5, r5, #2
 8007aba:	d03d      	beq.n	8007b38 <__pow5mult+0xa0>
 8007abc:	69fc      	ldr	r4, [r7, #28]
 8007abe:	b97c      	cbnz	r4, 8007ae0 <__pow5mult+0x48>
 8007ac0:	2010      	movs	r0, #16
 8007ac2:	f7ff fd87 	bl	80075d4 <malloc>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	61f8      	str	r0, [r7, #28]
 8007aca:	b928      	cbnz	r0, 8007ad8 <__pow5mult+0x40>
 8007acc:	4b1d      	ldr	r3, [pc, #116]	@ (8007b44 <__pow5mult+0xac>)
 8007ace:	481e      	ldr	r0, [pc, #120]	@ (8007b48 <__pow5mult+0xb0>)
 8007ad0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007ad4:	f000 fbea 	bl	80082ac <__assert_func>
 8007ad8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007adc:	6004      	str	r4, [r0, #0]
 8007ade:	60c4      	str	r4, [r0, #12]
 8007ae0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007ae4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007ae8:	b94c      	cbnz	r4, 8007afe <__pow5mult+0x66>
 8007aea:	f240 2171 	movw	r1, #625	@ 0x271
 8007aee:	4638      	mov	r0, r7
 8007af0:	f7ff ff1a 	bl	8007928 <__i2b>
 8007af4:	2300      	movs	r3, #0
 8007af6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007afa:	4604      	mov	r4, r0
 8007afc:	6003      	str	r3, [r0, #0]
 8007afe:	f04f 0900 	mov.w	r9, #0
 8007b02:	07eb      	lsls	r3, r5, #31
 8007b04:	d50a      	bpl.n	8007b1c <__pow5mult+0x84>
 8007b06:	4631      	mov	r1, r6
 8007b08:	4622      	mov	r2, r4
 8007b0a:	4638      	mov	r0, r7
 8007b0c:	f7ff ff22 	bl	8007954 <__multiply>
 8007b10:	4631      	mov	r1, r6
 8007b12:	4680      	mov	r8, r0
 8007b14:	4638      	mov	r0, r7
 8007b16:	f7ff fe53 	bl	80077c0 <_Bfree>
 8007b1a:	4646      	mov	r6, r8
 8007b1c:	106d      	asrs	r5, r5, #1
 8007b1e:	d00b      	beq.n	8007b38 <__pow5mult+0xa0>
 8007b20:	6820      	ldr	r0, [r4, #0]
 8007b22:	b938      	cbnz	r0, 8007b34 <__pow5mult+0x9c>
 8007b24:	4622      	mov	r2, r4
 8007b26:	4621      	mov	r1, r4
 8007b28:	4638      	mov	r0, r7
 8007b2a:	f7ff ff13 	bl	8007954 <__multiply>
 8007b2e:	6020      	str	r0, [r4, #0]
 8007b30:	f8c0 9000 	str.w	r9, [r0]
 8007b34:	4604      	mov	r4, r0
 8007b36:	e7e4      	b.n	8007b02 <__pow5mult+0x6a>
 8007b38:	4630      	mov	r0, r6
 8007b3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b3e:	bf00      	nop
 8007b40:	08008e44 	.word	0x08008e44
 8007b44:	08008d11 	.word	0x08008d11
 8007b48:	08008d91 	.word	0x08008d91

08007b4c <__lshift>:
 8007b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	460c      	mov	r4, r1
 8007b52:	6849      	ldr	r1, [r1, #4]
 8007b54:	6923      	ldr	r3, [r4, #16]
 8007b56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b5a:	68a3      	ldr	r3, [r4, #8]
 8007b5c:	4607      	mov	r7, r0
 8007b5e:	4691      	mov	r9, r2
 8007b60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b64:	f108 0601 	add.w	r6, r8, #1
 8007b68:	42b3      	cmp	r3, r6
 8007b6a:	db0b      	blt.n	8007b84 <__lshift+0x38>
 8007b6c:	4638      	mov	r0, r7
 8007b6e:	f7ff fde7 	bl	8007740 <_Balloc>
 8007b72:	4605      	mov	r5, r0
 8007b74:	b948      	cbnz	r0, 8007b8a <__lshift+0x3e>
 8007b76:	4602      	mov	r2, r0
 8007b78:	4b28      	ldr	r3, [pc, #160]	@ (8007c1c <__lshift+0xd0>)
 8007b7a:	4829      	ldr	r0, [pc, #164]	@ (8007c20 <__lshift+0xd4>)
 8007b7c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007b80:	f000 fb94 	bl	80082ac <__assert_func>
 8007b84:	3101      	adds	r1, #1
 8007b86:	005b      	lsls	r3, r3, #1
 8007b88:	e7ee      	b.n	8007b68 <__lshift+0x1c>
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	f100 0114 	add.w	r1, r0, #20
 8007b90:	f100 0210 	add.w	r2, r0, #16
 8007b94:	4618      	mov	r0, r3
 8007b96:	4553      	cmp	r3, sl
 8007b98:	db33      	blt.n	8007c02 <__lshift+0xb6>
 8007b9a:	6920      	ldr	r0, [r4, #16]
 8007b9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ba0:	f104 0314 	add.w	r3, r4, #20
 8007ba4:	f019 091f 	ands.w	r9, r9, #31
 8007ba8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007bb0:	d02b      	beq.n	8007c0a <__lshift+0xbe>
 8007bb2:	f1c9 0e20 	rsb	lr, r9, #32
 8007bb6:	468a      	mov	sl, r1
 8007bb8:	2200      	movs	r2, #0
 8007bba:	6818      	ldr	r0, [r3, #0]
 8007bbc:	fa00 f009 	lsl.w	r0, r0, r9
 8007bc0:	4310      	orrs	r0, r2
 8007bc2:	f84a 0b04 	str.w	r0, [sl], #4
 8007bc6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bca:	459c      	cmp	ip, r3
 8007bcc:	fa22 f20e 	lsr.w	r2, r2, lr
 8007bd0:	d8f3      	bhi.n	8007bba <__lshift+0x6e>
 8007bd2:	ebac 0304 	sub.w	r3, ip, r4
 8007bd6:	3b15      	subs	r3, #21
 8007bd8:	f023 0303 	bic.w	r3, r3, #3
 8007bdc:	3304      	adds	r3, #4
 8007bde:	f104 0015 	add.w	r0, r4, #21
 8007be2:	4560      	cmp	r0, ip
 8007be4:	bf88      	it	hi
 8007be6:	2304      	movhi	r3, #4
 8007be8:	50ca      	str	r2, [r1, r3]
 8007bea:	b10a      	cbz	r2, 8007bf0 <__lshift+0xa4>
 8007bec:	f108 0602 	add.w	r6, r8, #2
 8007bf0:	3e01      	subs	r6, #1
 8007bf2:	4638      	mov	r0, r7
 8007bf4:	612e      	str	r6, [r5, #16]
 8007bf6:	4621      	mov	r1, r4
 8007bf8:	f7ff fde2 	bl	80077c0 <_Bfree>
 8007bfc:	4628      	mov	r0, r5
 8007bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c02:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c06:	3301      	adds	r3, #1
 8007c08:	e7c5      	b.n	8007b96 <__lshift+0x4a>
 8007c0a:	3904      	subs	r1, #4
 8007c0c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c10:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c14:	459c      	cmp	ip, r3
 8007c16:	d8f9      	bhi.n	8007c0c <__lshift+0xc0>
 8007c18:	e7ea      	b.n	8007bf0 <__lshift+0xa4>
 8007c1a:	bf00      	nop
 8007c1c:	08008d80 	.word	0x08008d80
 8007c20:	08008d91 	.word	0x08008d91

08007c24 <__mcmp>:
 8007c24:	690a      	ldr	r2, [r1, #16]
 8007c26:	4603      	mov	r3, r0
 8007c28:	6900      	ldr	r0, [r0, #16]
 8007c2a:	1a80      	subs	r0, r0, r2
 8007c2c:	b530      	push	{r4, r5, lr}
 8007c2e:	d10e      	bne.n	8007c4e <__mcmp+0x2a>
 8007c30:	3314      	adds	r3, #20
 8007c32:	3114      	adds	r1, #20
 8007c34:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007c38:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007c3c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007c40:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007c44:	4295      	cmp	r5, r2
 8007c46:	d003      	beq.n	8007c50 <__mcmp+0x2c>
 8007c48:	d205      	bcs.n	8007c56 <__mcmp+0x32>
 8007c4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007c4e:	bd30      	pop	{r4, r5, pc}
 8007c50:	42a3      	cmp	r3, r4
 8007c52:	d3f3      	bcc.n	8007c3c <__mcmp+0x18>
 8007c54:	e7fb      	b.n	8007c4e <__mcmp+0x2a>
 8007c56:	2001      	movs	r0, #1
 8007c58:	e7f9      	b.n	8007c4e <__mcmp+0x2a>
	...

08007c5c <__mdiff>:
 8007c5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c60:	4689      	mov	r9, r1
 8007c62:	4606      	mov	r6, r0
 8007c64:	4611      	mov	r1, r2
 8007c66:	4648      	mov	r0, r9
 8007c68:	4614      	mov	r4, r2
 8007c6a:	f7ff ffdb 	bl	8007c24 <__mcmp>
 8007c6e:	1e05      	subs	r5, r0, #0
 8007c70:	d112      	bne.n	8007c98 <__mdiff+0x3c>
 8007c72:	4629      	mov	r1, r5
 8007c74:	4630      	mov	r0, r6
 8007c76:	f7ff fd63 	bl	8007740 <_Balloc>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	b928      	cbnz	r0, 8007c8a <__mdiff+0x2e>
 8007c7e:	4b3f      	ldr	r3, [pc, #252]	@ (8007d7c <__mdiff+0x120>)
 8007c80:	f240 2137 	movw	r1, #567	@ 0x237
 8007c84:	483e      	ldr	r0, [pc, #248]	@ (8007d80 <__mdiff+0x124>)
 8007c86:	f000 fb11 	bl	80082ac <__assert_func>
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007c90:	4610      	mov	r0, r2
 8007c92:	b003      	add	sp, #12
 8007c94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c98:	bfbc      	itt	lt
 8007c9a:	464b      	movlt	r3, r9
 8007c9c:	46a1      	movlt	r9, r4
 8007c9e:	4630      	mov	r0, r6
 8007ca0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007ca4:	bfba      	itte	lt
 8007ca6:	461c      	movlt	r4, r3
 8007ca8:	2501      	movlt	r5, #1
 8007caa:	2500      	movge	r5, #0
 8007cac:	f7ff fd48 	bl	8007740 <_Balloc>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	b918      	cbnz	r0, 8007cbc <__mdiff+0x60>
 8007cb4:	4b31      	ldr	r3, [pc, #196]	@ (8007d7c <__mdiff+0x120>)
 8007cb6:	f240 2145 	movw	r1, #581	@ 0x245
 8007cba:	e7e3      	b.n	8007c84 <__mdiff+0x28>
 8007cbc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007cc0:	6926      	ldr	r6, [r4, #16]
 8007cc2:	60c5      	str	r5, [r0, #12]
 8007cc4:	f109 0310 	add.w	r3, r9, #16
 8007cc8:	f109 0514 	add.w	r5, r9, #20
 8007ccc:	f104 0e14 	add.w	lr, r4, #20
 8007cd0:	f100 0b14 	add.w	fp, r0, #20
 8007cd4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007cd8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007cdc:	9301      	str	r3, [sp, #4]
 8007cde:	46d9      	mov	r9, fp
 8007ce0:	f04f 0c00 	mov.w	ip, #0
 8007ce4:	9b01      	ldr	r3, [sp, #4]
 8007ce6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007cea:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	fa1f f38a 	uxth.w	r3, sl
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	b283      	uxth	r3, r0
 8007cf8:	1acb      	subs	r3, r1, r3
 8007cfa:	0c00      	lsrs	r0, r0, #16
 8007cfc:	4463      	add	r3, ip
 8007cfe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007d02:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007d0c:	4576      	cmp	r6, lr
 8007d0e:	f849 3b04 	str.w	r3, [r9], #4
 8007d12:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d16:	d8e5      	bhi.n	8007ce4 <__mdiff+0x88>
 8007d18:	1b33      	subs	r3, r6, r4
 8007d1a:	3b15      	subs	r3, #21
 8007d1c:	f023 0303 	bic.w	r3, r3, #3
 8007d20:	3415      	adds	r4, #21
 8007d22:	3304      	adds	r3, #4
 8007d24:	42a6      	cmp	r6, r4
 8007d26:	bf38      	it	cc
 8007d28:	2304      	movcc	r3, #4
 8007d2a:	441d      	add	r5, r3
 8007d2c:	445b      	add	r3, fp
 8007d2e:	461e      	mov	r6, r3
 8007d30:	462c      	mov	r4, r5
 8007d32:	4544      	cmp	r4, r8
 8007d34:	d30e      	bcc.n	8007d54 <__mdiff+0xf8>
 8007d36:	f108 0103 	add.w	r1, r8, #3
 8007d3a:	1b49      	subs	r1, r1, r5
 8007d3c:	f021 0103 	bic.w	r1, r1, #3
 8007d40:	3d03      	subs	r5, #3
 8007d42:	45a8      	cmp	r8, r5
 8007d44:	bf38      	it	cc
 8007d46:	2100      	movcc	r1, #0
 8007d48:	440b      	add	r3, r1
 8007d4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007d4e:	b191      	cbz	r1, 8007d76 <__mdiff+0x11a>
 8007d50:	6117      	str	r7, [r2, #16]
 8007d52:	e79d      	b.n	8007c90 <__mdiff+0x34>
 8007d54:	f854 1b04 	ldr.w	r1, [r4], #4
 8007d58:	46e6      	mov	lr, ip
 8007d5a:	0c08      	lsrs	r0, r1, #16
 8007d5c:	fa1c fc81 	uxtah	ip, ip, r1
 8007d60:	4471      	add	r1, lr
 8007d62:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007d66:	b289      	uxth	r1, r1
 8007d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007d6c:	f846 1b04 	str.w	r1, [r6], #4
 8007d70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007d74:	e7dd      	b.n	8007d32 <__mdiff+0xd6>
 8007d76:	3f01      	subs	r7, #1
 8007d78:	e7e7      	b.n	8007d4a <__mdiff+0xee>
 8007d7a:	bf00      	nop
 8007d7c:	08008d80 	.word	0x08008d80
 8007d80:	08008d91 	.word	0x08008d91

08007d84 <__d2b>:
 8007d84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007d88:	460f      	mov	r7, r1
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	ec59 8b10 	vmov	r8, r9, d0
 8007d90:	4616      	mov	r6, r2
 8007d92:	f7ff fcd5 	bl	8007740 <_Balloc>
 8007d96:	4604      	mov	r4, r0
 8007d98:	b930      	cbnz	r0, 8007da8 <__d2b+0x24>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b23      	ldr	r3, [pc, #140]	@ (8007e2c <__d2b+0xa8>)
 8007d9e:	4824      	ldr	r0, [pc, #144]	@ (8007e30 <__d2b+0xac>)
 8007da0:	f240 310f 	movw	r1, #783	@ 0x30f
 8007da4:	f000 fa82 	bl	80082ac <__assert_func>
 8007da8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007dac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007db0:	b10d      	cbz	r5, 8007db6 <__d2b+0x32>
 8007db2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	f1b8 0300 	subs.w	r3, r8, #0
 8007dbc:	d023      	beq.n	8007e06 <__d2b+0x82>
 8007dbe:	4668      	mov	r0, sp
 8007dc0:	9300      	str	r3, [sp, #0]
 8007dc2:	f7ff fd84 	bl	80078ce <__lo0bits>
 8007dc6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007dca:	b1d0      	cbz	r0, 8007e02 <__d2b+0x7e>
 8007dcc:	f1c0 0320 	rsb	r3, r0, #32
 8007dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd4:	430b      	orrs	r3, r1
 8007dd6:	40c2      	lsrs	r2, r0
 8007dd8:	6163      	str	r3, [r4, #20]
 8007dda:	9201      	str	r2, [sp, #4]
 8007ddc:	9b01      	ldr	r3, [sp, #4]
 8007dde:	61a3      	str	r3, [r4, #24]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	bf0c      	ite	eq
 8007de4:	2201      	moveq	r2, #1
 8007de6:	2202      	movne	r2, #2
 8007de8:	6122      	str	r2, [r4, #16]
 8007dea:	b1a5      	cbz	r5, 8007e16 <__d2b+0x92>
 8007dec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007df0:	4405      	add	r5, r0
 8007df2:	603d      	str	r5, [r7, #0]
 8007df4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007df8:	6030      	str	r0, [r6, #0]
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	b003      	add	sp, #12
 8007dfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e02:	6161      	str	r1, [r4, #20]
 8007e04:	e7ea      	b.n	8007ddc <__d2b+0x58>
 8007e06:	a801      	add	r0, sp, #4
 8007e08:	f7ff fd61 	bl	80078ce <__lo0bits>
 8007e0c:	9b01      	ldr	r3, [sp, #4]
 8007e0e:	6163      	str	r3, [r4, #20]
 8007e10:	3020      	adds	r0, #32
 8007e12:	2201      	movs	r2, #1
 8007e14:	e7e8      	b.n	8007de8 <__d2b+0x64>
 8007e16:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e1a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007e1e:	6038      	str	r0, [r7, #0]
 8007e20:	6918      	ldr	r0, [r3, #16]
 8007e22:	f7ff fd35 	bl	8007890 <__hi0bits>
 8007e26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e2a:	e7e5      	b.n	8007df8 <__d2b+0x74>
 8007e2c:	08008d80 	.word	0x08008d80
 8007e30:	08008d91 	.word	0x08008d91

08007e34 <__ssputs_r>:
 8007e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e38:	688e      	ldr	r6, [r1, #8]
 8007e3a:	461f      	mov	r7, r3
 8007e3c:	42be      	cmp	r6, r7
 8007e3e:	680b      	ldr	r3, [r1, #0]
 8007e40:	4682      	mov	sl, r0
 8007e42:	460c      	mov	r4, r1
 8007e44:	4690      	mov	r8, r2
 8007e46:	d82d      	bhi.n	8007ea4 <__ssputs_r+0x70>
 8007e48:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007e4c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007e50:	d026      	beq.n	8007ea0 <__ssputs_r+0x6c>
 8007e52:	6965      	ldr	r5, [r4, #20]
 8007e54:	6909      	ldr	r1, [r1, #16]
 8007e56:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007e5a:	eba3 0901 	sub.w	r9, r3, r1
 8007e5e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007e62:	1c7b      	adds	r3, r7, #1
 8007e64:	444b      	add	r3, r9
 8007e66:	106d      	asrs	r5, r5, #1
 8007e68:	429d      	cmp	r5, r3
 8007e6a:	bf38      	it	cc
 8007e6c:	461d      	movcc	r5, r3
 8007e6e:	0553      	lsls	r3, r2, #21
 8007e70:	d527      	bpl.n	8007ec2 <__ssputs_r+0x8e>
 8007e72:	4629      	mov	r1, r5
 8007e74:	f7ff fbd8 	bl	8007628 <_malloc_r>
 8007e78:	4606      	mov	r6, r0
 8007e7a:	b360      	cbz	r0, 8007ed6 <__ssputs_r+0xa2>
 8007e7c:	6921      	ldr	r1, [r4, #16]
 8007e7e:	464a      	mov	r2, r9
 8007e80:	f000 fa06 	bl	8008290 <memcpy>
 8007e84:	89a3      	ldrh	r3, [r4, #12]
 8007e86:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007e8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e8e:	81a3      	strh	r3, [r4, #12]
 8007e90:	6126      	str	r6, [r4, #16]
 8007e92:	6165      	str	r5, [r4, #20]
 8007e94:	444e      	add	r6, r9
 8007e96:	eba5 0509 	sub.w	r5, r5, r9
 8007e9a:	6026      	str	r6, [r4, #0]
 8007e9c:	60a5      	str	r5, [r4, #8]
 8007e9e:	463e      	mov	r6, r7
 8007ea0:	42be      	cmp	r6, r7
 8007ea2:	d900      	bls.n	8007ea6 <__ssputs_r+0x72>
 8007ea4:	463e      	mov	r6, r7
 8007ea6:	6820      	ldr	r0, [r4, #0]
 8007ea8:	4632      	mov	r2, r6
 8007eaa:	4641      	mov	r1, r8
 8007eac:	f000 f9c6 	bl	800823c <memmove>
 8007eb0:	68a3      	ldr	r3, [r4, #8]
 8007eb2:	1b9b      	subs	r3, r3, r6
 8007eb4:	60a3      	str	r3, [r4, #8]
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	4433      	add	r3, r6
 8007eba:	6023      	str	r3, [r4, #0]
 8007ebc:	2000      	movs	r0, #0
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	462a      	mov	r2, r5
 8007ec4:	f000 fa36 	bl	8008334 <_realloc_r>
 8007ec8:	4606      	mov	r6, r0
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d1e0      	bne.n	8007e90 <__ssputs_r+0x5c>
 8007ece:	6921      	ldr	r1, [r4, #16]
 8007ed0:	4650      	mov	r0, sl
 8007ed2:	f7ff fb35 	bl	8007540 <_free_r>
 8007ed6:	230c      	movs	r3, #12
 8007ed8:	f8ca 3000 	str.w	r3, [sl]
 8007edc:	89a3      	ldrh	r3, [r4, #12]
 8007ede:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ee2:	81a3      	strh	r3, [r4, #12]
 8007ee4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ee8:	e7e9      	b.n	8007ebe <__ssputs_r+0x8a>
	...

08007eec <_svfiprintf_r>:
 8007eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef0:	4698      	mov	r8, r3
 8007ef2:	898b      	ldrh	r3, [r1, #12]
 8007ef4:	061b      	lsls	r3, r3, #24
 8007ef6:	b09d      	sub	sp, #116	@ 0x74
 8007ef8:	4607      	mov	r7, r0
 8007efa:	460d      	mov	r5, r1
 8007efc:	4614      	mov	r4, r2
 8007efe:	d510      	bpl.n	8007f22 <_svfiprintf_r+0x36>
 8007f00:	690b      	ldr	r3, [r1, #16]
 8007f02:	b973      	cbnz	r3, 8007f22 <_svfiprintf_r+0x36>
 8007f04:	2140      	movs	r1, #64	@ 0x40
 8007f06:	f7ff fb8f 	bl	8007628 <_malloc_r>
 8007f0a:	6028      	str	r0, [r5, #0]
 8007f0c:	6128      	str	r0, [r5, #16]
 8007f0e:	b930      	cbnz	r0, 8007f1e <_svfiprintf_r+0x32>
 8007f10:	230c      	movs	r3, #12
 8007f12:	603b      	str	r3, [r7, #0]
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007f18:	b01d      	add	sp, #116	@ 0x74
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	2340      	movs	r3, #64	@ 0x40
 8007f20:	616b      	str	r3, [r5, #20]
 8007f22:	2300      	movs	r3, #0
 8007f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f26:	2320      	movs	r3, #32
 8007f28:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f30:	2330      	movs	r3, #48	@ 0x30
 8007f32:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80080d0 <_svfiprintf_r+0x1e4>
 8007f36:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f3a:	f04f 0901 	mov.w	r9, #1
 8007f3e:	4623      	mov	r3, r4
 8007f40:	469a      	mov	sl, r3
 8007f42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f46:	b10a      	cbz	r2, 8007f4c <_svfiprintf_r+0x60>
 8007f48:	2a25      	cmp	r2, #37	@ 0x25
 8007f4a:	d1f9      	bne.n	8007f40 <_svfiprintf_r+0x54>
 8007f4c:	ebba 0b04 	subs.w	fp, sl, r4
 8007f50:	d00b      	beq.n	8007f6a <_svfiprintf_r+0x7e>
 8007f52:	465b      	mov	r3, fp
 8007f54:	4622      	mov	r2, r4
 8007f56:	4629      	mov	r1, r5
 8007f58:	4638      	mov	r0, r7
 8007f5a:	f7ff ff6b 	bl	8007e34 <__ssputs_r>
 8007f5e:	3001      	adds	r0, #1
 8007f60:	f000 80a7 	beq.w	80080b2 <_svfiprintf_r+0x1c6>
 8007f64:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f66:	445a      	add	r2, fp
 8007f68:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	f000 809f 	beq.w	80080b2 <_svfiprintf_r+0x1c6>
 8007f74:	2300      	movs	r3, #0
 8007f76:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f7e:	f10a 0a01 	add.w	sl, sl, #1
 8007f82:	9304      	str	r3, [sp, #16]
 8007f84:	9307      	str	r3, [sp, #28]
 8007f86:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f8a:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f8c:	4654      	mov	r4, sl
 8007f8e:	2205      	movs	r2, #5
 8007f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f94:	484e      	ldr	r0, [pc, #312]	@ (80080d0 <_svfiprintf_r+0x1e4>)
 8007f96:	f7f8 f943 	bl	8000220 <memchr>
 8007f9a:	9a04      	ldr	r2, [sp, #16]
 8007f9c:	b9d8      	cbnz	r0, 8007fd6 <_svfiprintf_r+0xea>
 8007f9e:	06d0      	lsls	r0, r2, #27
 8007fa0:	bf44      	itt	mi
 8007fa2:	2320      	movmi	r3, #32
 8007fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fa8:	0711      	lsls	r1, r2, #28
 8007faa:	bf44      	itt	mi
 8007fac:	232b      	movmi	r3, #43	@ 0x2b
 8007fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fb6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fb8:	d015      	beq.n	8007fe6 <_svfiprintf_r+0xfa>
 8007fba:	9a07      	ldr	r2, [sp, #28]
 8007fbc:	4654      	mov	r4, sl
 8007fbe:	2000      	movs	r0, #0
 8007fc0:	f04f 0c0a 	mov.w	ip, #10
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fca:	3b30      	subs	r3, #48	@ 0x30
 8007fcc:	2b09      	cmp	r3, #9
 8007fce:	d94b      	bls.n	8008068 <_svfiprintf_r+0x17c>
 8007fd0:	b1b0      	cbz	r0, 8008000 <_svfiprintf_r+0x114>
 8007fd2:	9207      	str	r2, [sp, #28]
 8007fd4:	e014      	b.n	8008000 <_svfiprintf_r+0x114>
 8007fd6:	eba0 0308 	sub.w	r3, r0, r8
 8007fda:	fa09 f303 	lsl.w	r3, r9, r3
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	9304      	str	r3, [sp, #16]
 8007fe2:	46a2      	mov	sl, r4
 8007fe4:	e7d2      	b.n	8007f8c <_svfiprintf_r+0xa0>
 8007fe6:	9b03      	ldr	r3, [sp, #12]
 8007fe8:	1d19      	adds	r1, r3, #4
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	9103      	str	r1, [sp, #12]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	bfbb      	ittet	lt
 8007ff2:	425b      	neglt	r3, r3
 8007ff4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ff8:	9307      	strge	r3, [sp, #28]
 8007ffa:	9307      	strlt	r3, [sp, #28]
 8007ffc:	bfb8      	it	lt
 8007ffe:	9204      	strlt	r2, [sp, #16]
 8008000:	7823      	ldrb	r3, [r4, #0]
 8008002:	2b2e      	cmp	r3, #46	@ 0x2e
 8008004:	d10a      	bne.n	800801c <_svfiprintf_r+0x130>
 8008006:	7863      	ldrb	r3, [r4, #1]
 8008008:	2b2a      	cmp	r3, #42	@ 0x2a
 800800a:	d132      	bne.n	8008072 <_svfiprintf_r+0x186>
 800800c:	9b03      	ldr	r3, [sp, #12]
 800800e:	1d1a      	adds	r2, r3, #4
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	9203      	str	r2, [sp, #12]
 8008014:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008018:	3402      	adds	r4, #2
 800801a:	9305      	str	r3, [sp, #20]
 800801c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80080e0 <_svfiprintf_r+0x1f4>
 8008020:	7821      	ldrb	r1, [r4, #0]
 8008022:	2203      	movs	r2, #3
 8008024:	4650      	mov	r0, sl
 8008026:	f7f8 f8fb 	bl	8000220 <memchr>
 800802a:	b138      	cbz	r0, 800803c <_svfiprintf_r+0x150>
 800802c:	9b04      	ldr	r3, [sp, #16]
 800802e:	eba0 000a 	sub.w	r0, r0, sl
 8008032:	2240      	movs	r2, #64	@ 0x40
 8008034:	4082      	lsls	r2, r0
 8008036:	4313      	orrs	r3, r2
 8008038:	3401      	adds	r4, #1
 800803a:	9304      	str	r3, [sp, #16]
 800803c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008040:	4824      	ldr	r0, [pc, #144]	@ (80080d4 <_svfiprintf_r+0x1e8>)
 8008042:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008046:	2206      	movs	r2, #6
 8008048:	f7f8 f8ea 	bl	8000220 <memchr>
 800804c:	2800      	cmp	r0, #0
 800804e:	d036      	beq.n	80080be <_svfiprintf_r+0x1d2>
 8008050:	4b21      	ldr	r3, [pc, #132]	@ (80080d8 <_svfiprintf_r+0x1ec>)
 8008052:	bb1b      	cbnz	r3, 800809c <_svfiprintf_r+0x1b0>
 8008054:	9b03      	ldr	r3, [sp, #12]
 8008056:	3307      	adds	r3, #7
 8008058:	f023 0307 	bic.w	r3, r3, #7
 800805c:	3308      	adds	r3, #8
 800805e:	9303      	str	r3, [sp, #12]
 8008060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008062:	4433      	add	r3, r6
 8008064:	9309      	str	r3, [sp, #36]	@ 0x24
 8008066:	e76a      	b.n	8007f3e <_svfiprintf_r+0x52>
 8008068:	fb0c 3202 	mla	r2, ip, r2, r3
 800806c:	460c      	mov	r4, r1
 800806e:	2001      	movs	r0, #1
 8008070:	e7a8      	b.n	8007fc4 <_svfiprintf_r+0xd8>
 8008072:	2300      	movs	r3, #0
 8008074:	3401      	adds	r4, #1
 8008076:	9305      	str	r3, [sp, #20]
 8008078:	4619      	mov	r1, r3
 800807a:	f04f 0c0a 	mov.w	ip, #10
 800807e:	4620      	mov	r0, r4
 8008080:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008084:	3a30      	subs	r2, #48	@ 0x30
 8008086:	2a09      	cmp	r2, #9
 8008088:	d903      	bls.n	8008092 <_svfiprintf_r+0x1a6>
 800808a:	2b00      	cmp	r3, #0
 800808c:	d0c6      	beq.n	800801c <_svfiprintf_r+0x130>
 800808e:	9105      	str	r1, [sp, #20]
 8008090:	e7c4      	b.n	800801c <_svfiprintf_r+0x130>
 8008092:	fb0c 2101 	mla	r1, ip, r1, r2
 8008096:	4604      	mov	r4, r0
 8008098:	2301      	movs	r3, #1
 800809a:	e7f0      	b.n	800807e <_svfiprintf_r+0x192>
 800809c:	ab03      	add	r3, sp, #12
 800809e:	9300      	str	r3, [sp, #0]
 80080a0:	462a      	mov	r2, r5
 80080a2:	4b0e      	ldr	r3, [pc, #56]	@ (80080dc <_svfiprintf_r+0x1f0>)
 80080a4:	a904      	add	r1, sp, #16
 80080a6:	4638      	mov	r0, r7
 80080a8:	f7fd fe94 	bl	8005dd4 <_printf_float>
 80080ac:	1c42      	adds	r2, r0, #1
 80080ae:	4606      	mov	r6, r0
 80080b0:	d1d6      	bne.n	8008060 <_svfiprintf_r+0x174>
 80080b2:	89ab      	ldrh	r3, [r5, #12]
 80080b4:	065b      	lsls	r3, r3, #25
 80080b6:	f53f af2d 	bmi.w	8007f14 <_svfiprintf_r+0x28>
 80080ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080bc:	e72c      	b.n	8007f18 <_svfiprintf_r+0x2c>
 80080be:	ab03      	add	r3, sp, #12
 80080c0:	9300      	str	r3, [sp, #0]
 80080c2:	462a      	mov	r2, r5
 80080c4:	4b05      	ldr	r3, [pc, #20]	@ (80080dc <_svfiprintf_r+0x1f0>)
 80080c6:	a904      	add	r1, sp, #16
 80080c8:	4638      	mov	r0, r7
 80080ca:	f7fe f91b 	bl	8006304 <_printf_i>
 80080ce:	e7ed      	b.n	80080ac <_svfiprintf_r+0x1c0>
 80080d0:	08008dea 	.word	0x08008dea
 80080d4:	08008df4 	.word	0x08008df4
 80080d8:	08005dd5 	.word	0x08005dd5
 80080dc:	08007e35 	.word	0x08007e35
 80080e0:	08008df0 	.word	0x08008df0

080080e4 <__sflush_r>:
 80080e4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80080e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080ec:	0716      	lsls	r6, r2, #28
 80080ee:	4605      	mov	r5, r0
 80080f0:	460c      	mov	r4, r1
 80080f2:	d454      	bmi.n	800819e <__sflush_r+0xba>
 80080f4:	684b      	ldr	r3, [r1, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	dc02      	bgt.n	8008100 <__sflush_r+0x1c>
 80080fa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	dd48      	ble.n	8008192 <__sflush_r+0xae>
 8008100:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008102:	2e00      	cmp	r6, #0
 8008104:	d045      	beq.n	8008192 <__sflush_r+0xae>
 8008106:	2300      	movs	r3, #0
 8008108:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800810c:	682f      	ldr	r7, [r5, #0]
 800810e:	6a21      	ldr	r1, [r4, #32]
 8008110:	602b      	str	r3, [r5, #0]
 8008112:	d030      	beq.n	8008176 <__sflush_r+0x92>
 8008114:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008116:	89a3      	ldrh	r3, [r4, #12]
 8008118:	0759      	lsls	r1, r3, #29
 800811a:	d505      	bpl.n	8008128 <__sflush_r+0x44>
 800811c:	6863      	ldr	r3, [r4, #4]
 800811e:	1ad2      	subs	r2, r2, r3
 8008120:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008122:	b10b      	cbz	r3, 8008128 <__sflush_r+0x44>
 8008124:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008126:	1ad2      	subs	r2, r2, r3
 8008128:	2300      	movs	r3, #0
 800812a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800812c:	6a21      	ldr	r1, [r4, #32]
 800812e:	4628      	mov	r0, r5
 8008130:	47b0      	blx	r6
 8008132:	1c43      	adds	r3, r0, #1
 8008134:	89a3      	ldrh	r3, [r4, #12]
 8008136:	d106      	bne.n	8008146 <__sflush_r+0x62>
 8008138:	6829      	ldr	r1, [r5, #0]
 800813a:	291d      	cmp	r1, #29
 800813c:	d82b      	bhi.n	8008196 <__sflush_r+0xb2>
 800813e:	4a2a      	ldr	r2, [pc, #168]	@ (80081e8 <__sflush_r+0x104>)
 8008140:	40ca      	lsrs	r2, r1
 8008142:	07d6      	lsls	r6, r2, #31
 8008144:	d527      	bpl.n	8008196 <__sflush_r+0xb2>
 8008146:	2200      	movs	r2, #0
 8008148:	6062      	str	r2, [r4, #4]
 800814a:	04d9      	lsls	r1, r3, #19
 800814c:	6922      	ldr	r2, [r4, #16]
 800814e:	6022      	str	r2, [r4, #0]
 8008150:	d504      	bpl.n	800815c <__sflush_r+0x78>
 8008152:	1c42      	adds	r2, r0, #1
 8008154:	d101      	bne.n	800815a <__sflush_r+0x76>
 8008156:	682b      	ldr	r3, [r5, #0]
 8008158:	b903      	cbnz	r3, 800815c <__sflush_r+0x78>
 800815a:	6560      	str	r0, [r4, #84]	@ 0x54
 800815c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800815e:	602f      	str	r7, [r5, #0]
 8008160:	b1b9      	cbz	r1, 8008192 <__sflush_r+0xae>
 8008162:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008166:	4299      	cmp	r1, r3
 8008168:	d002      	beq.n	8008170 <__sflush_r+0x8c>
 800816a:	4628      	mov	r0, r5
 800816c:	f7ff f9e8 	bl	8007540 <_free_r>
 8008170:	2300      	movs	r3, #0
 8008172:	6363      	str	r3, [r4, #52]	@ 0x34
 8008174:	e00d      	b.n	8008192 <__sflush_r+0xae>
 8008176:	2301      	movs	r3, #1
 8008178:	4628      	mov	r0, r5
 800817a:	47b0      	blx	r6
 800817c:	4602      	mov	r2, r0
 800817e:	1c50      	adds	r0, r2, #1
 8008180:	d1c9      	bne.n	8008116 <__sflush_r+0x32>
 8008182:	682b      	ldr	r3, [r5, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d0c6      	beq.n	8008116 <__sflush_r+0x32>
 8008188:	2b1d      	cmp	r3, #29
 800818a:	d001      	beq.n	8008190 <__sflush_r+0xac>
 800818c:	2b16      	cmp	r3, #22
 800818e:	d11e      	bne.n	80081ce <__sflush_r+0xea>
 8008190:	602f      	str	r7, [r5, #0]
 8008192:	2000      	movs	r0, #0
 8008194:	e022      	b.n	80081dc <__sflush_r+0xf8>
 8008196:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800819a:	b21b      	sxth	r3, r3
 800819c:	e01b      	b.n	80081d6 <__sflush_r+0xf2>
 800819e:	690f      	ldr	r7, [r1, #16]
 80081a0:	2f00      	cmp	r7, #0
 80081a2:	d0f6      	beq.n	8008192 <__sflush_r+0xae>
 80081a4:	0793      	lsls	r3, r2, #30
 80081a6:	680e      	ldr	r6, [r1, #0]
 80081a8:	bf08      	it	eq
 80081aa:	694b      	ldreq	r3, [r1, #20]
 80081ac:	600f      	str	r7, [r1, #0]
 80081ae:	bf18      	it	ne
 80081b0:	2300      	movne	r3, #0
 80081b2:	eba6 0807 	sub.w	r8, r6, r7
 80081b6:	608b      	str	r3, [r1, #8]
 80081b8:	f1b8 0f00 	cmp.w	r8, #0
 80081bc:	dde9      	ble.n	8008192 <__sflush_r+0xae>
 80081be:	6a21      	ldr	r1, [r4, #32]
 80081c0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081c2:	4643      	mov	r3, r8
 80081c4:	463a      	mov	r2, r7
 80081c6:	4628      	mov	r0, r5
 80081c8:	47b0      	blx	r6
 80081ca:	2800      	cmp	r0, #0
 80081cc:	dc08      	bgt.n	80081e0 <__sflush_r+0xfc>
 80081ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081d6:	81a3      	strh	r3, [r4, #12]
 80081d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e0:	4407      	add	r7, r0
 80081e2:	eba8 0800 	sub.w	r8, r8, r0
 80081e6:	e7e7      	b.n	80081b8 <__sflush_r+0xd4>
 80081e8:	20400001 	.word	0x20400001

080081ec <_fflush_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	690b      	ldr	r3, [r1, #16]
 80081f0:	4605      	mov	r5, r0
 80081f2:	460c      	mov	r4, r1
 80081f4:	b913      	cbnz	r3, 80081fc <_fflush_r+0x10>
 80081f6:	2500      	movs	r5, #0
 80081f8:	4628      	mov	r0, r5
 80081fa:	bd38      	pop	{r3, r4, r5, pc}
 80081fc:	b118      	cbz	r0, 8008206 <_fflush_r+0x1a>
 80081fe:	6a03      	ldr	r3, [r0, #32]
 8008200:	b90b      	cbnz	r3, 8008206 <_fflush_r+0x1a>
 8008202:	f7fe fa29 	bl	8006658 <__sinit>
 8008206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d0f3      	beq.n	80081f6 <_fflush_r+0xa>
 800820e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008210:	07d0      	lsls	r0, r2, #31
 8008212:	d404      	bmi.n	800821e <_fflush_r+0x32>
 8008214:	0599      	lsls	r1, r3, #22
 8008216:	d402      	bmi.n	800821e <_fflush_r+0x32>
 8008218:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800821a:	f7fe fb36 	bl	800688a <__retarget_lock_acquire_recursive>
 800821e:	4628      	mov	r0, r5
 8008220:	4621      	mov	r1, r4
 8008222:	f7ff ff5f 	bl	80080e4 <__sflush_r>
 8008226:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008228:	07da      	lsls	r2, r3, #31
 800822a:	4605      	mov	r5, r0
 800822c:	d4e4      	bmi.n	80081f8 <_fflush_r+0xc>
 800822e:	89a3      	ldrh	r3, [r4, #12]
 8008230:	059b      	lsls	r3, r3, #22
 8008232:	d4e1      	bmi.n	80081f8 <_fflush_r+0xc>
 8008234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008236:	f7fe fb29 	bl	800688c <__retarget_lock_release_recursive>
 800823a:	e7dd      	b.n	80081f8 <_fflush_r+0xc>

0800823c <memmove>:
 800823c:	4288      	cmp	r0, r1
 800823e:	b510      	push	{r4, lr}
 8008240:	eb01 0402 	add.w	r4, r1, r2
 8008244:	d902      	bls.n	800824c <memmove+0x10>
 8008246:	4284      	cmp	r4, r0
 8008248:	4623      	mov	r3, r4
 800824a:	d807      	bhi.n	800825c <memmove+0x20>
 800824c:	1e43      	subs	r3, r0, #1
 800824e:	42a1      	cmp	r1, r4
 8008250:	d008      	beq.n	8008264 <memmove+0x28>
 8008252:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008256:	f803 2f01 	strb.w	r2, [r3, #1]!
 800825a:	e7f8      	b.n	800824e <memmove+0x12>
 800825c:	4402      	add	r2, r0
 800825e:	4601      	mov	r1, r0
 8008260:	428a      	cmp	r2, r1
 8008262:	d100      	bne.n	8008266 <memmove+0x2a>
 8008264:	bd10      	pop	{r4, pc}
 8008266:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800826a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800826e:	e7f7      	b.n	8008260 <memmove+0x24>

08008270 <_sbrk_r>:
 8008270:	b538      	push	{r3, r4, r5, lr}
 8008272:	4d06      	ldr	r5, [pc, #24]	@ (800828c <_sbrk_r+0x1c>)
 8008274:	2300      	movs	r3, #0
 8008276:	4604      	mov	r4, r0
 8008278:	4608      	mov	r0, r1
 800827a:	602b      	str	r3, [r5, #0]
 800827c:	f7f9 fd44 	bl	8001d08 <_sbrk>
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	d102      	bne.n	800828a <_sbrk_r+0x1a>
 8008284:	682b      	ldr	r3, [r5, #0]
 8008286:	b103      	cbz	r3, 800828a <_sbrk_r+0x1a>
 8008288:	6023      	str	r3, [r4, #0]
 800828a:	bd38      	pop	{r3, r4, r5, pc}
 800828c:	20000530 	.word	0x20000530

08008290 <memcpy>:
 8008290:	440a      	add	r2, r1
 8008292:	4291      	cmp	r1, r2
 8008294:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008298:	d100      	bne.n	800829c <memcpy+0xc>
 800829a:	4770      	bx	lr
 800829c:	b510      	push	{r4, lr}
 800829e:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082a6:	4291      	cmp	r1, r2
 80082a8:	d1f9      	bne.n	800829e <memcpy+0xe>
 80082aa:	bd10      	pop	{r4, pc}

080082ac <__assert_func>:
 80082ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80082ae:	4614      	mov	r4, r2
 80082b0:	461a      	mov	r2, r3
 80082b2:	4b09      	ldr	r3, [pc, #36]	@ (80082d8 <__assert_func+0x2c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4605      	mov	r5, r0
 80082b8:	68d8      	ldr	r0, [r3, #12]
 80082ba:	b14c      	cbz	r4, 80082d0 <__assert_func+0x24>
 80082bc:	4b07      	ldr	r3, [pc, #28]	@ (80082dc <__assert_func+0x30>)
 80082be:	9100      	str	r1, [sp, #0]
 80082c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80082c4:	4906      	ldr	r1, [pc, #24]	@ (80082e0 <__assert_func+0x34>)
 80082c6:	462b      	mov	r3, r5
 80082c8:	f000 f870 	bl	80083ac <fiprintf>
 80082cc:	f000 f880 	bl	80083d0 <abort>
 80082d0:	4b04      	ldr	r3, [pc, #16]	@ (80082e4 <__assert_func+0x38>)
 80082d2:	461c      	mov	r4, r3
 80082d4:	e7f3      	b.n	80082be <__assert_func+0x12>
 80082d6:	bf00      	nop
 80082d8:	2000001c 	.word	0x2000001c
 80082dc:	08008e05 	.word	0x08008e05
 80082e0:	08008e12 	.word	0x08008e12
 80082e4:	08008e40 	.word	0x08008e40

080082e8 <_calloc_r>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	fba1 5402 	umull	r5, r4, r1, r2
 80082ee:	b934      	cbnz	r4, 80082fe <_calloc_r+0x16>
 80082f0:	4629      	mov	r1, r5
 80082f2:	f7ff f999 	bl	8007628 <_malloc_r>
 80082f6:	4606      	mov	r6, r0
 80082f8:	b928      	cbnz	r0, 8008306 <_calloc_r+0x1e>
 80082fa:	4630      	mov	r0, r6
 80082fc:	bd70      	pop	{r4, r5, r6, pc}
 80082fe:	220c      	movs	r2, #12
 8008300:	6002      	str	r2, [r0, #0]
 8008302:	2600      	movs	r6, #0
 8008304:	e7f9      	b.n	80082fa <_calloc_r+0x12>
 8008306:	462a      	mov	r2, r5
 8008308:	4621      	mov	r1, r4
 800830a:	f7fe fa40 	bl	800678e <memset>
 800830e:	e7f4      	b.n	80082fa <_calloc_r+0x12>

08008310 <__ascii_mbtowc>:
 8008310:	b082      	sub	sp, #8
 8008312:	b901      	cbnz	r1, 8008316 <__ascii_mbtowc+0x6>
 8008314:	a901      	add	r1, sp, #4
 8008316:	b142      	cbz	r2, 800832a <__ascii_mbtowc+0x1a>
 8008318:	b14b      	cbz	r3, 800832e <__ascii_mbtowc+0x1e>
 800831a:	7813      	ldrb	r3, [r2, #0]
 800831c:	600b      	str	r3, [r1, #0]
 800831e:	7812      	ldrb	r2, [r2, #0]
 8008320:	1e10      	subs	r0, r2, #0
 8008322:	bf18      	it	ne
 8008324:	2001      	movne	r0, #1
 8008326:	b002      	add	sp, #8
 8008328:	4770      	bx	lr
 800832a:	4610      	mov	r0, r2
 800832c:	e7fb      	b.n	8008326 <__ascii_mbtowc+0x16>
 800832e:	f06f 0001 	mvn.w	r0, #1
 8008332:	e7f8      	b.n	8008326 <__ascii_mbtowc+0x16>

08008334 <_realloc_r>:
 8008334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008338:	4607      	mov	r7, r0
 800833a:	4614      	mov	r4, r2
 800833c:	460d      	mov	r5, r1
 800833e:	b921      	cbnz	r1, 800834a <_realloc_r+0x16>
 8008340:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008344:	4611      	mov	r1, r2
 8008346:	f7ff b96f 	b.w	8007628 <_malloc_r>
 800834a:	b92a      	cbnz	r2, 8008358 <_realloc_r+0x24>
 800834c:	f7ff f8f8 	bl	8007540 <_free_r>
 8008350:	4625      	mov	r5, r4
 8008352:	4628      	mov	r0, r5
 8008354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008358:	f000 f841 	bl	80083de <_malloc_usable_size_r>
 800835c:	4284      	cmp	r4, r0
 800835e:	4606      	mov	r6, r0
 8008360:	d802      	bhi.n	8008368 <_realloc_r+0x34>
 8008362:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008366:	d8f4      	bhi.n	8008352 <_realloc_r+0x1e>
 8008368:	4621      	mov	r1, r4
 800836a:	4638      	mov	r0, r7
 800836c:	f7ff f95c 	bl	8007628 <_malloc_r>
 8008370:	4680      	mov	r8, r0
 8008372:	b908      	cbnz	r0, 8008378 <_realloc_r+0x44>
 8008374:	4645      	mov	r5, r8
 8008376:	e7ec      	b.n	8008352 <_realloc_r+0x1e>
 8008378:	42b4      	cmp	r4, r6
 800837a:	4622      	mov	r2, r4
 800837c:	4629      	mov	r1, r5
 800837e:	bf28      	it	cs
 8008380:	4632      	movcs	r2, r6
 8008382:	f7ff ff85 	bl	8008290 <memcpy>
 8008386:	4629      	mov	r1, r5
 8008388:	4638      	mov	r0, r7
 800838a:	f7ff f8d9 	bl	8007540 <_free_r>
 800838e:	e7f1      	b.n	8008374 <_realloc_r+0x40>

08008390 <__ascii_wctomb>:
 8008390:	4603      	mov	r3, r0
 8008392:	4608      	mov	r0, r1
 8008394:	b141      	cbz	r1, 80083a8 <__ascii_wctomb+0x18>
 8008396:	2aff      	cmp	r2, #255	@ 0xff
 8008398:	d904      	bls.n	80083a4 <__ascii_wctomb+0x14>
 800839a:	228a      	movs	r2, #138	@ 0x8a
 800839c:	601a      	str	r2, [r3, #0]
 800839e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80083a2:	4770      	bx	lr
 80083a4:	700a      	strb	r2, [r1, #0]
 80083a6:	2001      	movs	r0, #1
 80083a8:	4770      	bx	lr
	...

080083ac <fiprintf>:
 80083ac:	b40e      	push	{r1, r2, r3}
 80083ae:	b503      	push	{r0, r1, lr}
 80083b0:	4601      	mov	r1, r0
 80083b2:	ab03      	add	r3, sp, #12
 80083b4:	4805      	ldr	r0, [pc, #20]	@ (80083cc <fiprintf+0x20>)
 80083b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80083ba:	6800      	ldr	r0, [r0, #0]
 80083bc:	9301      	str	r3, [sp, #4]
 80083be:	f000 f83f 	bl	8008440 <_vfiprintf_r>
 80083c2:	b002      	add	sp, #8
 80083c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083c8:	b003      	add	sp, #12
 80083ca:	4770      	bx	lr
 80083cc:	2000001c 	.word	0x2000001c

080083d0 <abort>:
 80083d0:	b508      	push	{r3, lr}
 80083d2:	2006      	movs	r0, #6
 80083d4:	f000 fa08 	bl	80087e8 <raise>
 80083d8:	2001      	movs	r0, #1
 80083da:	f7f9 fc1d 	bl	8001c18 <_exit>

080083de <_malloc_usable_size_r>:
 80083de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083e2:	1f18      	subs	r0, r3, #4
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	bfbc      	itt	lt
 80083e8:	580b      	ldrlt	r3, [r1, r0]
 80083ea:	18c0      	addlt	r0, r0, r3
 80083ec:	4770      	bx	lr

080083ee <__sfputc_r>:
 80083ee:	6893      	ldr	r3, [r2, #8]
 80083f0:	3b01      	subs	r3, #1
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	b410      	push	{r4}
 80083f6:	6093      	str	r3, [r2, #8]
 80083f8:	da08      	bge.n	800840c <__sfputc_r+0x1e>
 80083fa:	6994      	ldr	r4, [r2, #24]
 80083fc:	42a3      	cmp	r3, r4
 80083fe:	db01      	blt.n	8008404 <__sfputc_r+0x16>
 8008400:	290a      	cmp	r1, #10
 8008402:	d103      	bne.n	800840c <__sfputc_r+0x1e>
 8008404:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008408:	f000 b932 	b.w	8008670 <__swbuf_r>
 800840c:	6813      	ldr	r3, [r2, #0]
 800840e:	1c58      	adds	r0, r3, #1
 8008410:	6010      	str	r0, [r2, #0]
 8008412:	7019      	strb	r1, [r3, #0]
 8008414:	4608      	mov	r0, r1
 8008416:	f85d 4b04 	ldr.w	r4, [sp], #4
 800841a:	4770      	bx	lr

0800841c <__sfputs_r>:
 800841c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841e:	4606      	mov	r6, r0
 8008420:	460f      	mov	r7, r1
 8008422:	4614      	mov	r4, r2
 8008424:	18d5      	adds	r5, r2, r3
 8008426:	42ac      	cmp	r4, r5
 8008428:	d101      	bne.n	800842e <__sfputs_r+0x12>
 800842a:	2000      	movs	r0, #0
 800842c:	e007      	b.n	800843e <__sfputs_r+0x22>
 800842e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008432:	463a      	mov	r2, r7
 8008434:	4630      	mov	r0, r6
 8008436:	f7ff ffda 	bl	80083ee <__sfputc_r>
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	d1f3      	bne.n	8008426 <__sfputs_r+0xa>
 800843e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008440 <_vfiprintf_r>:
 8008440:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008444:	460d      	mov	r5, r1
 8008446:	b09d      	sub	sp, #116	@ 0x74
 8008448:	4614      	mov	r4, r2
 800844a:	4698      	mov	r8, r3
 800844c:	4606      	mov	r6, r0
 800844e:	b118      	cbz	r0, 8008458 <_vfiprintf_r+0x18>
 8008450:	6a03      	ldr	r3, [r0, #32]
 8008452:	b90b      	cbnz	r3, 8008458 <_vfiprintf_r+0x18>
 8008454:	f7fe f900 	bl	8006658 <__sinit>
 8008458:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800845a:	07d9      	lsls	r1, r3, #31
 800845c:	d405      	bmi.n	800846a <_vfiprintf_r+0x2a>
 800845e:	89ab      	ldrh	r3, [r5, #12]
 8008460:	059a      	lsls	r2, r3, #22
 8008462:	d402      	bmi.n	800846a <_vfiprintf_r+0x2a>
 8008464:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008466:	f7fe fa10 	bl	800688a <__retarget_lock_acquire_recursive>
 800846a:	89ab      	ldrh	r3, [r5, #12]
 800846c:	071b      	lsls	r3, r3, #28
 800846e:	d501      	bpl.n	8008474 <_vfiprintf_r+0x34>
 8008470:	692b      	ldr	r3, [r5, #16]
 8008472:	b99b      	cbnz	r3, 800849c <_vfiprintf_r+0x5c>
 8008474:	4629      	mov	r1, r5
 8008476:	4630      	mov	r0, r6
 8008478:	f000 f938 	bl	80086ec <__swsetup_r>
 800847c:	b170      	cbz	r0, 800849c <_vfiprintf_r+0x5c>
 800847e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008480:	07dc      	lsls	r4, r3, #31
 8008482:	d504      	bpl.n	800848e <_vfiprintf_r+0x4e>
 8008484:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008488:	b01d      	add	sp, #116	@ 0x74
 800848a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848e:	89ab      	ldrh	r3, [r5, #12]
 8008490:	0598      	lsls	r0, r3, #22
 8008492:	d4f7      	bmi.n	8008484 <_vfiprintf_r+0x44>
 8008494:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008496:	f7fe f9f9 	bl	800688c <__retarget_lock_release_recursive>
 800849a:	e7f3      	b.n	8008484 <_vfiprintf_r+0x44>
 800849c:	2300      	movs	r3, #0
 800849e:	9309      	str	r3, [sp, #36]	@ 0x24
 80084a0:	2320      	movs	r3, #32
 80084a2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80084a6:	f8cd 800c 	str.w	r8, [sp, #12]
 80084aa:	2330      	movs	r3, #48	@ 0x30
 80084ac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800865c <_vfiprintf_r+0x21c>
 80084b0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80084b4:	f04f 0901 	mov.w	r9, #1
 80084b8:	4623      	mov	r3, r4
 80084ba:	469a      	mov	sl, r3
 80084bc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084c0:	b10a      	cbz	r2, 80084c6 <_vfiprintf_r+0x86>
 80084c2:	2a25      	cmp	r2, #37	@ 0x25
 80084c4:	d1f9      	bne.n	80084ba <_vfiprintf_r+0x7a>
 80084c6:	ebba 0b04 	subs.w	fp, sl, r4
 80084ca:	d00b      	beq.n	80084e4 <_vfiprintf_r+0xa4>
 80084cc:	465b      	mov	r3, fp
 80084ce:	4622      	mov	r2, r4
 80084d0:	4629      	mov	r1, r5
 80084d2:	4630      	mov	r0, r6
 80084d4:	f7ff ffa2 	bl	800841c <__sfputs_r>
 80084d8:	3001      	adds	r0, #1
 80084da:	f000 80a7 	beq.w	800862c <_vfiprintf_r+0x1ec>
 80084de:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084e0:	445a      	add	r2, fp
 80084e2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084e4:	f89a 3000 	ldrb.w	r3, [sl]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	f000 809f 	beq.w	800862c <_vfiprintf_r+0x1ec>
 80084ee:	2300      	movs	r3, #0
 80084f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80084f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084f8:	f10a 0a01 	add.w	sl, sl, #1
 80084fc:	9304      	str	r3, [sp, #16]
 80084fe:	9307      	str	r3, [sp, #28]
 8008500:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008504:	931a      	str	r3, [sp, #104]	@ 0x68
 8008506:	4654      	mov	r4, sl
 8008508:	2205      	movs	r2, #5
 800850a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800850e:	4853      	ldr	r0, [pc, #332]	@ (800865c <_vfiprintf_r+0x21c>)
 8008510:	f7f7 fe86 	bl	8000220 <memchr>
 8008514:	9a04      	ldr	r2, [sp, #16]
 8008516:	b9d8      	cbnz	r0, 8008550 <_vfiprintf_r+0x110>
 8008518:	06d1      	lsls	r1, r2, #27
 800851a:	bf44      	itt	mi
 800851c:	2320      	movmi	r3, #32
 800851e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008522:	0713      	lsls	r3, r2, #28
 8008524:	bf44      	itt	mi
 8008526:	232b      	movmi	r3, #43	@ 0x2b
 8008528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800852c:	f89a 3000 	ldrb.w	r3, [sl]
 8008530:	2b2a      	cmp	r3, #42	@ 0x2a
 8008532:	d015      	beq.n	8008560 <_vfiprintf_r+0x120>
 8008534:	9a07      	ldr	r2, [sp, #28]
 8008536:	4654      	mov	r4, sl
 8008538:	2000      	movs	r0, #0
 800853a:	f04f 0c0a 	mov.w	ip, #10
 800853e:	4621      	mov	r1, r4
 8008540:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008544:	3b30      	subs	r3, #48	@ 0x30
 8008546:	2b09      	cmp	r3, #9
 8008548:	d94b      	bls.n	80085e2 <_vfiprintf_r+0x1a2>
 800854a:	b1b0      	cbz	r0, 800857a <_vfiprintf_r+0x13a>
 800854c:	9207      	str	r2, [sp, #28]
 800854e:	e014      	b.n	800857a <_vfiprintf_r+0x13a>
 8008550:	eba0 0308 	sub.w	r3, r0, r8
 8008554:	fa09 f303 	lsl.w	r3, r9, r3
 8008558:	4313      	orrs	r3, r2
 800855a:	9304      	str	r3, [sp, #16]
 800855c:	46a2      	mov	sl, r4
 800855e:	e7d2      	b.n	8008506 <_vfiprintf_r+0xc6>
 8008560:	9b03      	ldr	r3, [sp, #12]
 8008562:	1d19      	adds	r1, r3, #4
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	9103      	str	r1, [sp, #12]
 8008568:	2b00      	cmp	r3, #0
 800856a:	bfbb      	ittet	lt
 800856c:	425b      	neglt	r3, r3
 800856e:	f042 0202 	orrlt.w	r2, r2, #2
 8008572:	9307      	strge	r3, [sp, #28]
 8008574:	9307      	strlt	r3, [sp, #28]
 8008576:	bfb8      	it	lt
 8008578:	9204      	strlt	r2, [sp, #16]
 800857a:	7823      	ldrb	r3, [r4, #0]
 800857c:	2b2e      	cmp	r3, #46	@ 0x2e
 800857e:	d10a      	bne.n	8008596 <_vfiprintf_r+0x156>
 8008580:	7863      	ldrb	r3, [r4, #1]
 8008582:	2b2a      	cmp	r3, #42	@ 0x2a
 8008584:	d132      	bne.n	80085ec <_vfiprintf_r+0x1ac>
 8008586:	9b03      	ldr	r3, [sp, #12]
 8008588:	1d1a      	adds	r2, r3, #4
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	9203      	str	r2, [sp, #12]
 800858e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008592:	3402      	adds	r4, #2
 8008594:	9305      	str	r3, [sp, #20]
 8008596:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800866c <_vfiprintf_r+0x22c>
 800859a:	7821      	ldrb	r1, [r4, #0]
 800859c:	2203      	movs	r2, #3
 800859e:	4650      	mov	r0, sl
 80085a0:	f7f7 fe3e 	bl	8000220 <memchr>
 80085a4:	b138      	cbz	r0, 80085b6 <_vfiprintf_r+0x176>
 80085a6:	9b04      	ldr	r3, [sp, #16]
 80085a8:	eba0 000a 	sub.w	r0, r0, sl
 80085ac:	2240      	movs	r2, #64	@ 0x40
 80085ae:	4082      	lsls	r2, r0
 80085b0:	4313      	orrs	r3, r2
 80085b2:	3401      	adds	r4, #1
 80085b4:	9304      	str	r3, [sp, #16]
 80085b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ba:	4829      	ldr	r0, [pc, #164]	@ (8008660 <_vfiprintf_r+0x220>)
 80085bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085c0:	2206      	movs	r2, #6
 80085c2:	f7f7 fe2d 	bl	8000220 <memchr>
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d03f      	beq.n	800864a <_vfiprintf_r+0x20a>
 80085ca:	4b26      	ldr	r3, [pc, #152]	@ (8008664 <_vfiprintf_r+0x224>)
 80085cc:	bb1b      	cbnz	r3, 8008616 <_vfiprintf_r+0x1d6>
 80085ce:	9b03      	ldr	r3, [sp, #12]
 80085d0:	3307      	adds	r3, #7
 80085d2:	f023 0307 	bic.w	r3, r3, #7
 80085d6:	3308      	adds	r3, #8
 80085d8:	9303      	str	r3, [sp, #12]
 80085da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085dc:	443b      	add	r3, r7
 80085de:	9309      	str	r3, [sp, #36]	@ 0x24
 80085e0:	e76a      	b.n	80084b8 <_vfiprintf_r+0x78>
 80085e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80085e6:	460c      	mov	r4, r1
 80085e8:	2001      	movs	r0, #1
 80085ea:	e7a8      	b.n	800853e <_vfiprintf_r+0xfe>
 80085ec:	2300      	movs	r3, #0
 80085ee:	3401      	adds	r4, #1
 80085f0:	9305      	str	r3, [sp, #20]
 80085f2:	4619      	mov	r1, r3
 80085f4:	f04f 0c0a 	mov.w	ip, #10
 80085f8:	4620      	mov	r0, r4
 80085fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085fe:	3a30      	subs	r2, #48	@ 0x30
 8008600:	2a09      	cmp	r2, #9
 8008602:	d903      	bls.n	800860c <_vfiprintf_r+0x1cc>
 8008604:	2b00      	cmp	r3, #0
 8008606:	d0c6      	beq.n	8008596 <_vfiprintf_r+0x156>
 8008608:	9105      	str	r1, [sp, #20]
 800860a:	e7c4      	b.n	8008596 <_vfiprintf_r+0x156>
 800860c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008610:	4604      	mov	r4, r0
 8008612:	2301      	movs	r3, #1
 8008614:	e7f0      	b.n	80085f8 <_vfiprintf_r+0x1b8>
 8008616:	ab03      	add	r3, sp, #12
 8008618:	9300      	str	r3, [sp, #0]
 800861a:	462a      	mov	r2, r5
 800861c:	4b12      	ldr	r3, [pc, #72]	@ (8008668 <_vfiprintf_r+0x228>)
 800861e:	a904      	add	r1, sp, #16
 8008620:	4630      	mov	r0, r6
 8008622:	f7fd fbd7 	bl	8005dd4 <_printf_float>
 8008626:	4607      	mov	r7, r0
 8008628:	1c78      	adds	r0, r7, #1
 800862a:	d1d6      	bne.n	80085da <_vfiprintf_r+0x19a>
 800862c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800862e:	07d9      	lsls	r1, r3, #31
 8008630:	d405      	bmi.n	800863e <_vfiprintf_r+0x1fe>
 8008632:	89ab      	ldrh	r3, [r5, #12]
 8008634:	059a      	lsls	r2, r3, #22
 8008636:	d402      	bmi.n	800863e <_vfiprintf_r+0x1fe>
 8008638:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800863a:	f7fe f927 	bl	800688c <__retarget_lock_release_recursive>
 800863e:	89ab      	ldrh	r3, [r5, #12]
 8008640:	065b      	lsls	r3, r3, #25
 8008642:	f53f af1f 	bmi.w	8008484 <_vfiprintf_r+0x44>
 8008646:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008648:	e71e      	b.n	8008488 <_vfiprintf_r+0x48>
 800864a:	ab03      	add	r3, sp, #12
 800864c:	9300      	str	r3, [sp, #0]
 800864e:	462a      	mov	r2, r5
 8008650:	4b05      	ldr	r3, [pc, #20]	@ (8008668 <_vfiprintf_r+0x228>)
 8008652:	a904      	add	r1, sp, #16
 8008654:	4630      	mov	r0, r6
 8008656:	f7fd fe55 	bl	8006304 <_printf_i>
 800865a:	e7e4      	b.n	8008626 <_vfiprintf_r+0x1e6>
 800865c:	08008dea 	.word	0x08008dea
 8008660:	08008df4 	.word	0x08008df4
 8008664:	08005dd5 	.word	0x08005dd5
 8008668:	0800841d 	.word	0x0800841d
 800866c:	08008df0 	.word	0x08008df0

08008670 <__swbuf_r>:
 8008670:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008672:	460e      	mov	r6, r1
 8008674:	4614      	mov	r4, r2
 8008676:	4605      	mov	r5, r0
 8008678:	b118      	cbz	r0, 8008682 <__swbuf_r+0x12>
 800867a:	6a03      	ldr	r3, [r0, #32]
 800867c:	b90b      	cbnz	r3, 8008682 <__swbuf_r+0x12>
 800867e:	f7fd ffeb 	bl	8006658 <__sinit>
 8008682:	69a3      	ldr	r3, [r4, #24]
 8008684:	60a3      	str	r3, [r4, #8]
 8008686:	89a3      	ldrh	r3, [r4, #12]
 8008688:	071a      	lsls	r2, r3, #28
 800868a:	d501      	bpl.n	8008690 <__swbuf_r+0x20>
 800868c:	6923      	ldr	r3, [r4, #16]
 800868e:	b943      	cbnz	r3, 80086a2 <__swbuf_r+0x32>
 8008690:	4621      	mov	r1, r4
 8008692:	4628      	mov	r0, r5
 8008694:	f000 f82a 	bl	80086ec <__swsetup_r>
 8008698:	b118      	cbz	r0, 80086a2 <__swbuf_r+0x32>
 800869a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800869e:	4638      	mov	r0, r7
 80086a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086a2:	6823      	ldr	r3, [r4, #0]
 80086a4:	6922      	ldr	r2, [r4, #16]
 80086a6:	1a98      	subs	r0, r3, r2
 80086a8:	6963      	ldr	r3, [r4, #20]
 80086aa:	b2f6      	uxtb	r6, r6
 80086ac:	4283      	cmp	r3, r0
 80086ae:	4637      	mov	r7, r6
 80086b0:	dc05      	bgt.n	80086be <__swbuf_r+0x4e>
 80086b2:	4621      	mov	r1, r4
 80086b4:	4628      	mov	r0, r5
 80086b6:	f7ff fd99 	bl	80081ec <_fflush_r>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d1ed      	bne.n	800869a <__swbuf_r+0x2a>
 80086be:	68a3      	ldr	r3, [r4, #8]
 80086c0:	3b01      	subs	r3, #1
 80086c2:	60a3      	str	r3, [r4, #8]
 80086c4:	6823      	ldr	r3, [r4, #0]
 80086c6:	1c5a      	adds	r2, r3, #1
 80086c8:	6022      	str	r2, [r4, #0]
 80086ca:	701e      	strb	r6, [r3, #0]
 80086cc:	6962      	ldr	r2, [r4, #20]
 80086ce:	1c43      	adds	r3, r0, #1
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d004      	beq.n	80086de <__swbuf_r+0x6e>
 80086d4:	89a3      	ldrh	r3, [r4, #12]
 80086d6:	07db      	lsls	r3, r3, #31
 80086d8:	d5e1      	bpl.n	800869e <__swbuf_r+0x2e>
 80086da:	2e0a      	cmp	r6, #10
 80086dc:	d1df      	bne.n	800869e <__swbuf_r+0x2e>
 80086de:	4621      	mov	r1, r4
 80086e0:	4628      	mov	r0, r5
 80086e2:	f7ff fd83 	bl	80081ec <_fflush_r>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d0d9      	beq.n	800869e <__swbuf_r+0x2e>
 80086ea:	e7d6      	b.n	800869a <__swbuf_r+0x2a>

080086ec <__swsetup_r>:
 80086ec:	b538      	push	{r3, r4, r5, lr}
 80086ee:	4b29      	ldr	r3, [pc, #164]	@ (8008794 <__swsetup_r+0xa8>)
 80086f0:	4605      	mov	r5, r0
 80086f2:	6818      	ldr	r0, [r3, #0]
 80086f4:	460c      	mov	r4, r1
 80086f6:	b118      	cbz	r0, 8008700 <__swsetup_r+0x14>
 80086f8:	6a03      	ldr	r3, [r0, #32]
 80086fa:	b90b      	cbnz	r3, 8008700 <__swsetup_r+0x14>
 80086fc:	f7fd ffac 	bl	8006658 <__sinit>
 8008700:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008704:	0719      	lsls	r1, r3, #28
 8008706:	d422      	bmi.n	800874e <__swsetup_r+0x62>
 8008708:	06da      	lsls	r2, r3, #27
 800870a:	d407      	bmi.n	800871c <__swsetup_r+0x30>
 800870c:	2209      	movs	r2, #9
 800870e:	602a      	str	r2, [r5, #0]
 8008710:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008714:	81a3      	strh	r3, [r4, #12]
 8008716:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800871a:	e033      	b.n	8008784 <__swsetup_r+0x98>
 800871c:	0758      	lsls	r0, r3, #29
 800871e:	d512      	bpl.n	8008746 <__swsetup_r+0x5a>
 8008720:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008722:	b141      	cbz	r1, 8008736 <__swsetup_r+0x4a>
 8008724:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008728:	4299      	cmp	r1, r3
 800872a:	d002      	beq.n	8008732 <__swsetup_r+0x46>
 800872c:	4628      	mov	r0, r5
 800872e:	f7fe ff07 	bl	8007540 <_free_r>
 8008732:	2300      	movs	r3, #0
 8008734:	6363      	str	r3, [r4, #52]	@ 0x34
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800873c:	81a3      	strh	r3, [r4, #12]
 800873e:	2300      	movs	r3, #0
 8008740:	6063      	str	r3, [r4, #4]
 8008742:	6923      	ldr	r3, [r4, #16]
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	89a3      	ldrh	r3, [r4, #12]
 8008748:	f043 0308 	orr.w	r3, r3, #8
 800874c:	81a3      	strh	r3, [r4, #12]
 800874e:	6923      	ldr	r3, [r4, #16]
 8008750:	b94b      	cbnz	r3, 8008766 <__swsetup_r+0x7a>
 8008752:	89a3      	ldrh	r3, [r4, #12]
 8008754:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800875c:	d003      	beq.n	8008766 <__swsetup_r+0x7a>
 800875e:	4621      	mov	r1, r4
 8008760:	4628      	mov	r0, r5
 8008762:	f000 f883 	bl	800886c <__smakebuf_r>
 8008766:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800876a:	f013 0201 	ands.w	r2, r3, #1
 800876e:	d00a      	beq.n	8008786 <__swsetup_r+0x9a>
 8008770:	2200      	movs	r2, #0
 8008772:	60a2      	str	r2, [r4, #8]
 8008774:	6962      	ldr	r2, [r4, #20]
 8008776:	4252      	negs	r2, r2
 8008778:	61a2      	str	r2, [r4, #24]
 800877a:	6922      	ldr	r2, [r4, #16]
 800877c:	b942      	cbnz	r2, 8008790 <__swsetup_r+0xa4>
 800877e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008782:	d1c5      	bne.n	8008710 <__swsetup_r+0x24>
 8008784:	bd38      	pop	{r3, r4, r5, pc}
 8008786:	0799      	lsls	r1, r3, #30
 8008788:	bf58      	it	pl
 800878a:	6962      	ldrpl	r2, [r4, #20]
 800878c:	60a2      	str	r2, [r4, #8]
 800878e:	e7f4      	b.n	800877a <__swsetup_r+0x8e>
 8008790:	2000      	movs	r0, #0
 8008792:	e7f7      	b.n	8008784 <__swsetup_r+0x98>
 8008794:	2000001c 	.word	0x2000001c

08008798 <_raise_r>:
 8008798:	291f      	cmp	r1, #31
 800879a:	b538      	push	{r3, r4, r5, lr}
 800879c:	4605      	mov	r5, r0
 800879e:	460c      	mov	r4, r1
 80087a0:	d904      	bls.n	80087ac <_raise_r+0x14>
 80087a2:	2316      	movs	r3, #22
 80087a4:	6003      	str	r3, [r0, #0]
 80087a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80087aa:	bd38      	pop	{r3, r4, r5, pc}
 80087ac:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80087ae:	b112      	cbz	r2, 80087b6 <_raise_r+0x1e>
 80087b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80087b4:	b94b      	cbnz	r3, 80087ca <_raise_r+0x32>
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 f830 	bl	800881c <_getpid_r>
 80087bc:	4622      	mov	r2, r4
 80087be:	4601      	mov	r1, r0
 80087c0:	4628      	mov	r0, r5
 80087c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087c6:	f000 b817 	b.w	80087f8 <_kill_r>
 80087ca:	2b01      	cmp	r3, #1
 80087cc:	d00a      	beq.n	80087e4 <_raise_r+0x4c>
 80087ce:	1c59      	adds	r1, r3, #1
 80087d0:	d103      	bne.n	80087da <_raise_r+0x42>
 80087d2:	2316      	movs	r3, #22
 80087d4:	6003      	str	r3, [r0, #0]
 80087d6:	2001      	movs	r0, #1
 80087d8:	e7e7      	b.n	80087aa <_raise_r+0x12>
 80087da:	2100      	movs	r1, #0
 80087dc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80087e0:	4620      	mov	r0, r4
 80087e2:	4798      	blx	r3
 80087e4:	2000      	movs	r0, #0
 80087e6:	e7e0      	b.n	80087aa <_raise_r+0x12>

080087e8 <raise>:
 80087e8:	4b02      	ldr	r3, [pc, #8]	@ (80087f4 <raise+0xc>)
 80087ea:	4601      	mov	r1, r0
 80087ec:	6818      	ldr	r0, [r3, #0]
 80087ee:	f7ff bfd3 	b.w	8008798 <_raise_r>
 80087f2:	bf00      	nop
 80087f4:	2000001c 	.word	0x2000001c

080087f8 <_kill_r>:
 80087f8:	b538      	push	{r3, r4, r5, lr}
 80087fa:	4d07      	ldr	r5, [pc, #28]	@ (8008818 <_kill_r+0x20>)
 80087fc:	2300      	movs	r3, #0
 80087fe:	4604      	mov	r4, r0
 8008800:	4608      	mov	r0, r1
 8008802:	4611      	mov	r1, r2
 8008804:	602b      	str	r3, [r5, #0]
 8008806:	f7f9 f9f7 	bl	8001bf8 <_kill>
 800880a:	1c43      	adds	r3, r0, #1
 800880c:	d102      	bne.n	8008814 <_kill_r+0x1c>
 800880e:	682b      	ldr	r3, [r5, #0]
 8008810:	b103      	cbz	r3, 8008814 <_kill_r+0x1c>
 8008812:	6023      	str	r3, [r4, #0]
 8008814:	bd38      	pop	{r3, r4, r5, pc}
 8008816:	bf00      	nop
 8008818:	20000530 	.word	0x20000530

0800881c <_getpid_r>:
 800881c:	f7f9 b9e4 	b.w	8001be8 <_getpid>

08008820 <__swhatbuf_r>:
 8008820:	b570      	push	{r4, r5, r6, lr}
 8008822:	460c      	mov	r4, r1
 8008824:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008828:	2900      	cmp	r1, #0
 800882a:	b096      	sub	sp, #88	@ 0x58
 800882c:	4615      	mov	r5, r2
 800882e:	461e      	mov	r6, r3
 8008830:	da0d      	bge.n	800884e <__swhatbuf_r+0x2e>
 8008832:	89a3      	ldrh	r3, [r4, #12]
 8008834:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008838:	f04f 0100 	mov.w	r1, #0
 800883c:	bf14      	ite	ne
 800883e:	2340      	movne	r3, #64	@ 0x40
 8008840:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008844:	2000      	movs	r0, #0
 8008846:	6031      	str	r1, [r6, #0]
 8008848:	602b      	str	r3, [r5, #0]
 800884a:	b016      	add	sp, #88	@ 0x58
 800884c:	bd70      	pop	{r4, r5, r6, pc}
 800884e:	466a      	mov	r2, sp
 8008850:	f000 f848 	bl	80088e4 <_fstat_r>
 8008854:	2800      	cmp	r0, #0
 8008856:	dbec      	blt.n	8008832 <__swhatbuf_r+0x12>
 8008858:	9901      	ldr	r1, [sp, #4]
 800885a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800885e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008862:	4259      	negs	r1, r3
 8008864:	4159      	adcs	r1, r3
 8008866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800886a:	e7eb      	b.n	8008844 <__swhatbuf_r+0x24>

0800886c <__smakebuf_r>:
 800886c:	898b      	ldrh	r3, [r1, #12]
 800886e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008870:	079d      	lsls	r5, r3, #30
 8008872:	4606      	mov	r6, r0
 8008874:	460c      	mov	r4, r1
 8008876:	d507      	bpl.n	8008888 <__smakebuf_r+0x1c>
 8008878:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800887c:	6023      	str	r3, [r4, #0]
 800887e:	6123      	str	r3, [r4, #16]
 8008880:	2301      	movs	r3, #1
 8008882:	6163      	str	r3, [r4, #20]
 8008884:	b003      	add	sp, #12
 8008886:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008888:	ab01      	add	r3, sp, #4
 800888a:	466a      	mov	r2, sp
 800888c:	f7ff ffc8 	bl	8008820 <__swhatbuf_r>
 8008890:	9f00      	ldr	r7, [sp, #0]
 8008892:	4605      	mov	r5, r0
 8008894:	4639      	mov	r1, r7
 8008896:	4630      	mov	r0, r6
 8008898:	f7fe fec6 	bl	8007628 <_malloc_r>
 800889c:	b948      	cbnz	r0, 80088b2 <__smakebuf_r+0x46>
 800889e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088a2:	059a      	lsls	r2, r3, #22
 80088a4:	d4ee      	bmi.n	8008884 <__smakebuf_r+0x18>
 80088a6:	f023 0303 	bic.w	r3, r3, #3
 80088aa:	f043 0302 	orr.w	r3, r3, #2
 80088ae:	81a3      	strh	r3, [r4, #12]
 80088b0:	e7e2      	b.n	8008878 <__smakebuf_r+0xc>
 80088b2:	89a3      	ldrh	r3, [r4, #12]
 80088b4:	6020      	str	r0, [r4, #0]
 80088b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ba:	81a3      	strh	r3, [r4, #12]
 80088bc:	9b01      	ldr	r3, [sp, #4]
 80088be:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80088c2:	b15b      	cbz	r3, 80088dc <__smakebuf_r+0x70>
 80088c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088c8:	4630      	mov	r0, r6
 80088ca:	f000 f81d 	bl	8008908 <_isatty_r>
 80088ce:	b128      	cbz	r0, 80088dc <__smakebuf_r+0x70>
 80088d0:	89a3      	ldrh	r3, [r4, #12]
 80088d2:	f023 0303 	bic.w	r3, r3, #3
 80088d6:	f043 0301 	orr.w	r3, r3, #1
 80088da:	81a3      	strh	r3, [r4, #12]
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	431d      	orrs	r5, r3
 80088e0:	81a5      	strh	r5, [r4, #12]
 80088e2:	e7cf      	b.n	8008884 <__smakebuf_r+0x18>

080088e4 <_fstat_r>:
 80088e4:	b538      	push	{r3, r4, r5, lr}
 80088e6:	4d07      	ldr	r5, [pc, #28]	@ (8008904 <_fstat_r+0x20>)
 80088e8:	2300      	movs	r3, #0
 80088ea:	4604      	mov	r4, r0
 80088ec:	4608      	mov	r0, r1
 80088ee:	4611      	mov	r1, r2
 80088f0:	602b      	str	r3, [r5, #0]
 80088f2:	f7f9 f9e1 	bl	8001cb8 <_fstat>
 80088f6:	1c43      	adds	r3, r0, #1
 80088f8:	d102      	bne.n	8008900 <_fstat_r+0x1c>
 80088fa:	682b      	ldr	r3, [r5, #0]
 80088fc:	b103      	cbz	r3, 8008900 <_fstat_r+0x1c>
 80088fe:	6023      	str	r3, [r4, #0]
 8008900:	bd38      	pop	{r3, r4, r5, pc}
 8008902:	bf00      	nop
 8008904:	20000530 	.word	0x20000530

08008908 <_isatty_r>:
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	4d06      	ldr	r5, [pc, #24]	@ (8008924 <_isatty_r+0x1c>)
 800890c:	2300      	movs	r3, #0
 800890e:	4604      	mov	r4, r0
 8008910:	4608      	mov	r0, r1
 8008912:	602b      	str	r3, [r5, #0]
 8008914:	f7f9 f9e0 	bl	8001cd8 <_isatty>
 8008918:	1c43      	adds	r3, r0, #1
 800891a:	d102      	bne.n	8008922 <_isatty_r+0x1a>
 800891c:	682b      	ldr	r3, [r5, #0]
 800891e:	b103      	cbz	r3, 8008922 <_isatty_r+0x1a>
 8008920:	6023      	str	r3, [r4, #0]
 8008922:	bd38      	pop	{r3, r4, r5, pc}
 8008924:	20000530 	.word	0x20000530

08008928 <atan2f>:
 8008928:	f000 b822 	b.w	8008970 <__ieee754_atan2f>

0800892c <sqrtf>:
 800892c:	b508      	push	{r3, lr}
 800892e:	ed2d 8b02 	vpush	{d8}
 8008932:	eeb0 8a40 	vmov.f32	s16, s0
 8008936:	f000 f817 	bl	8008968 <__ieee754_sqrtf>
 800893a:	eeb4 8a48 	vcmp.f32	s16, s16
 800893e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008942:	d60c      	bvs.n	800895e <sqrtf+0x32>
 8008944:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8008964 <sqrtf+0x38>
 8008948:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800894c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008950:	d505      	bpl.n	800895e <sqrtf+0x32>
 8008952:	f7fd ff6f 	bl	8006834 <__errno>
 8008956:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800895a:	2321      	movs	r3, #33	@ 0x21
 800895c:	6003      	str	r3, [r0, #0]
 800895e:	ecbd 8b02 	vpop	{d8}
 8008962:	bd08      	pop	{r3, pc}
 8008964:	00000000 	.word	0x00000000

08008968 <__ieee754_sqrtf>:
 8008968:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800896c:	4770      	bx	lr
	...

08008970 <__ieee754_atan2f>:
 8008970:	ee10 2a90 	vmov	r2, s1
 8008974:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008978:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800897c:	b510      	push	{r4, lr}
 800897e:	eef0 7a40 	vmov.f32	s15, s0
 8008982:	d806      	bhi.n	8008992 <__ieee754_atan2f+0x22>
 8008984:	ee10 0a10 	vmov	r0, s0
 8008988:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800898c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008990:	d904      	bls.n	800899c <__ieee754_atan2f+0x2c>
 8008992:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8008996:	eeb0 0a67 	vmov.f32	s0, s15
 800899a:	bd10      	pop	{r4, pc}
 800899c:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80089a0:	d103      	bne.n	80089aa <__ieee754_atan2f+0x3a>
 80089a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089a6:	f000 b883 	b.w	8008ab0 <atanf>
 80089aa:	1794      	asrs	r4, r2, #30
 80089ac:	f004 0402 	and.w	r4, r4, #2
 80089b0:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80089b4:	b943      	cbnz	r3, 80089c8 <__ieee754_atan2f+0x58>
 80089b6:	2c02      	cmp	r4, #2
 80089b8:	d05e      	beq.n	8008a78 <__ieee754_atan2f+0x108>
 80089ba:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008a8c <__ieee754_atan2f+0x11c>
 80089be:	2c03      	cmp	r4, #3
 80089c0:	bf08      	it	eq
 80089c2:	eef0 7a47 	vmoveq.f32	s15, s14
 80089c6:	e7e6      	b.n	8008996 <__ieee754_atan2f+0x26>
 80089c8:	b941      	cbnz	r1, 80089dc <__ieee754_atan2f+0x6c>
 80089ca:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008a90 <__ieee754_atan2f+0x120>
 80089ce:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008a94 <__ieee754_atan2f+0x124>
 80089d2:	2800      	cmp	r0, #0
 80089d4:	bfa8      	it	ge
 80089d6:	eef0 7a47 	vmovge.f32	s15, s14
 80089da:	e7dc      	b.n	8008996 <__ieee754_atan2f+0x26>
 80089dc:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80089e0:	d110      	bne.n	8008a04 <__ieee754_atan2f+0x94>
 80089e2:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80089e6:	f104 34ff 	add.w	r4, r4, #4294967295	@ 0xffffffff
 80089ea:	d107      	bne.n	80089fc <__ieee754_atan2f+0x8c>
 80089ec:	2c02      	cmp	r4, #2
 80089ee:	d846      	bhi.n	8008a7e <__ieee754_atan2f+0x10e>
 80089f0:	4b29      	ldr	r3, [pc, #164]	@ (8008a98 <__ieee754_atan2f+0x128>)
 80089f2:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80089f6:	edd3 7a00 	vldr	s15, [r3]
 80089fa:	e7cc      	b.n	8008996 <__ieee754_atan2f+0x26>
 80089fc:	2c02      	cmp	r4, #2
 80089fe:	d841      	bhi.n	8008a84 <__ieee754_atan2f+0x114>
 8008a00:	4b26      	ldr	r3, [pc, #152]	@ (8008a9c <__ieee754_atan2f+0x12c>)
 8008a02:	e7f6      	b.n	80089f2 <__ieee754_atan2f+0x82>
 8008a04:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008a08:	d0df      	beq.n	80089ca <__ieee754_atan2f+0x5a>
 8008a0a:	1a5b      	subs	r3, r3, r1
 8008a0c:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008a10:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008a14:	da1a      	bge.n	8008a4c <__ieee754_atan2f+0xdc>
 8008a16:	2a00      	cmp	r2, #0
 8008a18:	da01      	bge.n	8008a1e <__ieee754_atan2f+0xae>
 8008a1a:	313c      	adds	r1, #60	@ 0x3c
 8008a1c:	db19      	blt.n	8008a52 <__ieee754_atan2f+0xe2>
 8008a1e:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008a22:	f000 f919 	bl	8008c58 <fabsf>
 8008a26:	f000 f843 	bl	8008ab0 <atanf>
 8008a2a:	eef0 7a40 	vmov.f32	s15, s0
 8008a2e:	2c01      	cmp	r4, #1
 8008a30:	d012      	beq.n	8008a58 <__ieee754_atan2f+0xe8>
 8008a32:	2c02      	cmp	r4, #2
 8008a34:	d017      	beq.n	8008a66 <__ieee754_atan2f+0xf6>
 8008a36:	2c00      	cmp	r4, #0
 8008a38:	d0ad      	beq.n	8008996 <__ieee754_atan2f+0x26>
 8008a3a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008aa0 <__ieee754_atan2f+0x130>
 8008a3e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a42:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008aa4 <__ieee754_atan2f+0x134>
 8008a46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a4a:	e7a4      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a4c:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8008a94 <__ieee754_atan2f+0x124>
 8008a50:	e7ed      	b.n	8008a2e <__ieee754_atan2f+0xbe>
 8008a52:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008aa8 <__ieee754_atan2f+0x138>
 8008a56:	e7ea      	b.n	8008a2e <__ieee754_atan2f+0xbe>
 8008a58:	ee17 3a90 	vmov	r3, s15
 8008a5c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008a60:	ee07 3a90 	vmov	s15, r3
 8008a64:	e797      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a66:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008aa0 <__ieee754_atan2f+0x130>
 8008a6a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a6e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008aa4 <__ieee754_atan2f+0x134>
 8008a72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a76:	e78e      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a78:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8008aa4 <__ieee754_atan2f+0x134>
 8008a7c:	e78b      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a7e:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8008aac <__ieee754_atan2f+0x13c>
 8008a82:	e788      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a84:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8008aa8 <__ieee754_atan2f+0x138>
 8008a88:	e785      	b.n	8008996 <__ieee754_atan2f+0x26>
 8008a8a:	bf00      	nop
 8008a8c:	c0490fdb 	.word	0xc0490fdb
 8008a90:	bfc90fdb 	.word	0xbfc90fdb
 8008a94:	3fc90fdb 	.word	0x3fc90fdb
 8008a98:	08009050 	.word	0x08009050
 8008a9c:	08009044 	.word	0x08009044
 8008aa0:	33bbbd2e 	.word	0x33bbbd2e
 8008aa4:	40490fdb 	.word	0x40490fdb
 8008aa8:	00000000 	.word	0x00000000
 8008aac:	3f490fdb 	.word	0x3f490fdb

08008ab0 <atanf>:
 8008ab0:	b538      	push	{r3, r4, r5, lr}
 8008ab2:	ee10 5a10 	vmov	r5, s0
 8008ab6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8008aba:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8008abe:	eef0 7a40 	vmov.f32	s15, s0
 8008ac2:	d310      	bcc.n	8008ae6 <atanf+0x36>
 8008ac4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8008ac8:	d904      	bls.n	8008ad4 <atanf+0x24>
 8008aca:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008ace:	eeb0 0a67 	vmov.f32	s0, s15
 8008ad2:	bd38      	pop	{r3, r4, r5, pc}
 8008ad4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8008c0c <atanf+0x15c>
 8008ad8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8008c10 <atanf+0x160>
 8008adc:	2d00      	cmp	r5, #0
 8008ade:	bfc8      	it	gt
 8008ae0:	eef0 7a47 	vmovgt.f32	s15, s14
 8008ae4:	e7f3      	b.n	8008ace <atanf+0x1e>
 8008ae6:	4b4b      	ldr	r3, [pc, #300]	@ (8008c14 <atanf+0x164>)
 8008ae8:	429c      	cmp	r4, r3
 8008aea:	d810      	bhi.n	8008b0e <atanf+0x5e>
 8008aec:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8008af0:	d20a      	bcs.n	8008b08 <atanf+0x58>
 8008af2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008c18 <atanf+0x168>
 8008af6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008afa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008afe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b06:	dce2      	bgt.n	8008ace <atanf+0x1e>
 8008b08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8008b0c:	e013      	b.n	8008b36 <atanf+0x86>
 8008b0e:	f000 f8a3 	bl	8008c58 <fabsf>
 8008b12:	4b42      	ldr	r3, [pc, #264]	@ (8008c1c <atanf+0x16c>)
 8008b14:	429c      	cmp	r4, r3
 8008b16:	d84f      	bhi.n	8008bb8 <atanf+0x108>
 8008b18:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008b1c:	429c      	cmp	r4, r3
 8008b1e:	d841      	bhi.n	8008ba4 <atanf+0xf4>
 8008b20:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008b24:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008b28:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008b32:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008b36:	1c5a      	adds	r2, r3, #1
 8008b38:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008b3c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8008c20 <atanf+0x170>
 8008b40:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8008c24 <atanf+0x174>
 8008b44:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8008c28 <atanf+0x178>
 8008b48:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008b4c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008b50:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008c2c <atanf+0x17c>
 8008b54:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008b58:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8008c30 <atanf+0x180>
 8008b5c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008b60:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008c34 <atanf+0x184>
 8008b64:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008b68:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008c38 <atanf+0x188>
 8008b6c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008b70:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8008c3c <atanf+0x18c>
 8008b74:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008b78:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008c40 <atanf+0x190>
 8008b7c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008b80:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8008c44 <atanf+0x194>
 8008b84:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008b88:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008c48 <atanf+0x198>
 8008b8c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008b90:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008b94:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008b98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008b9c:	d121      	bne.n	8008be2 <atanf+0x132>
 8008b9e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008ba2:	e794      	b.n	8008ace <atanf+0x1e>
 8008ba4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008ba8:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008bac:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008bb6:	e7be      	b.n	8008b36 <atanf+0x86>
 8008bb8:	4b24      	ldr	r3, [pc, #144]	@ (8008c4c <atanf+0x19c>)
 8008bba:	429c      	cmp	r4, r3
 8008bbc:	d80b      	bhi.n	8008bd6 <atanf+0x126>
 8008bbe:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8008bc2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bc6:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008bca:	2302      	movs	r3, #2
 8008bcc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008bd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bd4:	e7af      	b.n	8008b36 <atanf+0x86>
 8008bd6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008bda:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008bde:	2303      	movs	r3, #3
 8008be0:	e7a9      	b.n	8008b36 <atanf+0x86>
 8008be2:	4a1b      	ldr	r2, [pc, #108]	@ (8008c50 <atanf+0x1a0>)
 8008be4:	491b      	ldr	r1, [pc, #108]	@ (8008c54 <atanf+0x1a4>)
 8008be6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008bea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008bee:	edd3 6a00 	vldr	s13, [r3]
 8008bf2:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008bf6:	2d00      	cmp	r5, #0
 8008bf8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008bfc:	edd2 7a00 	vldr	s15, [r2]
 8008c00:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008c04:	bfb8      	it	lt
 8008c06:	eef1 7a67 	vneglt.f32	s15, s15
 8008c0a:	e760      	b.n	8008ace <atanf+0x1e>
 8008c0c:	bfc90fdb 	.word	0xbfc90fdb
 8008c10:	3fc90fdb 	.word	0x3fc90fdb
 8008c14:	3edfffff 	.word	0x3edfffff
 8008c18:	7149f2ca 	.word	0x7149f2ca
 8008c1c:	3f97ffff 	.word	0x3f97ffff
 8008c20:	3c8569d7 	.word	0x3c8569d7
 8008c24:	3d4bda59 	.word	0x3d4bda59
 8008c28:	bd6ef16b 	.word	0xbd6ef16b
 8008c2c:	3d886b35 	.word	0x3d886b35
 8008c30:	3dba2e6e 	.word	0x3dba2e6e
 8008c34:	3e124925 	.word	0x3e124925
 8008c38:	3eaaaaab 	.word	0x3eaaaaab
 8008c3c:	bd15a221 	.word	0xbd15a221
 8008c40:	bd9d8795 	.word	0xbd9d8795
 8008c44:	bde38e38 	.word	0xbde38e38
 8008c48:	be4ccccd 	.word	0xbe4ccccd
 8008c4c:	401bffff 	.word	0x401bffff
 8008c50:	0800906c 	.word	0x0800906c
 8008c54:	0800905c 	.word	0x0800905c

08008c58 <fabsf>:
 8008c58:	ee10 3a10 	vmov	r3, s0
 8008c5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c60:	ee00 3a10 	vmov	s0, r3
 8008c64:	4770      	bx	lr
	...

08008c68 <_init>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr

08008c74 <_fini>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	bf00      	nop
 8008c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7a:	bc08      	pop	{r3}
 8008c7c:	469e      	mov	lr, r3
 8008c7e:	4770      	bx	lr
