$date
	Thu Sep 03 17:45:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! Y [1:0] $end
$var wire 1 " Msal $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module sinc $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Y $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 2 ' SAL [1:0] $end
$var wire 2 ( S [1:0] $end
$scope module DF1 $end
$var wire 2 ) D [1:0] $end
$var wire 1 & areset $end
$var wire 1 % clk $end
$var reg 2 * Y [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
b0 )
b0 (
b0 '
1&
0%
0$
0#
0"
b0 !
$end
#5
b1 (
b1 )
1#
0&
#10
b0 (
b0 )
b1 !
b1 '
b1 *
1%
#20
0%
#30
b1 (
b1 )
b0 !
b0 '
b0 *
1%
#35
1$
#40
0%
#50
b10 (
b10 )
b1 !
b1 '
b1 *
1%
#60
0%
#70
1"
b10 (
b10 )
b10 !
b10 '
b10 *
1%
#80
0%
#90
1%
#100
0%
#105
b0 (
b0 )
0"
0#
#110
b0 !
b0 '
b0 *
1%
#115
b1 (
b1 )
1#
#120
0%
#130
b10 (
b10 )
b1 !
b1 '
b1 *
1%
#140
0%
#150
1"
b10 (
b10 )
b10 !
b10 '
b10 *
1%
#155
b0 (
b0 )
0"
0$
#160
0%
#170
b1 (
b1 )
b0 !
b0 '
b0 *
1%
#180
0%
#190
b0 (
b0 )
b1 !
b1 '
b1 *
1%
#200
0%
