/*
 * Copyright (C) 2014 Freie Universit√§t Berlin
 * Copyright (C) 2015 PHYTEC Messtechnik GmbH
 *
 * This file is subject to the terms and conditions of the GNU Lesser General
 * Public License v2.1. See the file LICENSE in the top level directory for more
 * details.
 */

/**
 * @ingroup     cpu_k64f
 * @{
 *
 * @file
 * @brief       Interrupt vector definition for K64F MCUs
 *
 * @author      Hauke Petersen <hauke.petersen@fu-berlin.de>
 * @author      Johann Fischer <j.fischer@phytec.de>
 *
 * @}
 */

#include "vectors_kinetis.h"

/* interrupt vector table */
ISR_VECTORS const isr_func_t interrupt_vector[] = {
    /* Stack pointer */
    (isr_func_t)(&_estack),     /* pointer to the top of the empty stack */
    /* Cortex-M4 handlers */
    reset_handler_default,  /* entry point of the program */
    nmi_default,            /* non maskable interrupt handler */
    hard_fault_default,     /* hard fault exception */
    mem_manage_default,     /* memory manage exception */
    bus_fault_default,      /* bus fault exception */
    usage_fault_default,    /* usage fault exception */
    dummy_handler,          /* Reserved */
    dummy_handler,          /* Reserved */
    dummy_handler,          /* Reserved */
    dummy_handler,          /* Reserved */
    isr_svc,                /* system call interrupt, in RIOT used for
                             * switching into thread context on boot */
    debug_mon_default,      /* debug monitor exception */
    dummy_handler,          /* Reserved */
    isr_pendsv,             /* pendSV interrupt, in RIOT the actual
                             * context switching is happening here */
    isr_systick,            /* SysTick interrupt, not used in RIOT */
    /* K64F specific peripheral handlers */
    isr_dma0,              /* DMA channel 0 transfer complete */
    isr_dma1,              /* DMA channel 1 transfer complete */
    isr_dma2,              /* DMA channel 2 transfer complete */
    isr_dma3,              /* DMA channel 3 transfer complete */
    isr_dma4,              /* DMA channel 4 transfer complete */
    isr_dma5,              /* DMA channel 5 transfer complete */
    isr_dma6,              /* DMA channel 6 transfer complete */
    isr_dma7,              /* DMA channel 7 transfer complete */
    isr_dma8,              /* DMA channel 8 transfer complete */
    isr_dma9,              /* DMA channel 9 transfer complete */
    isr_dma10,             /* DMA channel 10 transfer complete */
    isr_dma11,             /* DMA channel 11 transfer complete */
    isr_dma12,             /* DMA channel 12 transfer complete */
    isr_dma13,             /* DMA channel 13 transfer complete */
    isr_dma14,             /* DMA channel 14 transfer complete */
    isr_dma15,             /* DMA channel 15 transfer complete */
    isr_dma_error,         /* DMA channel 0 - 15 error */
    isr_mcm,               /* MCM normal interrupt */
    isr_ftfl,              /* FTFL command complete */
    isr_ftfl_collision,    /* FTFL read collision */
    isr_pmc,               /* PMC controller low-voltage detect low-voltage warning */
    isr_llwu,              /* Low leakage wakeup */
    isr_wdog_ewm,          /* Single interrupt vector for  WDOG and EWM */
    isr_rng,               /* Randon number generator */
    isr_i2c0,              /* Inter-integrated circuit 0 */
    isr_i2c1,              /* Inter-integrated circuit 1 */
    isr_spi0,              /* Serial peripheral Interface 0 */
    isr_spi1,              /* Serial peripheral Interface 1 */
    isr_i2s0_tx,           /* Integrated interchip sound 0 transmit interrupt */
    isr_i2s0_rx,           /* Integrated interchip sound 0 receive interrupt */
    isr_uart0_lon,         /* UART0 LON interrupt */
    isr_uart0_rx_tx,       /* UART0 receive/transmit interrupt */
    isr_uart0_error,       /* UART0 error interrupt */
    isr_uart1_rx_tx,       /* UART1 receive/transmit interrupt */
    isr_uart1_error,       /* UART1 error interrupt */
    isr_uart2_rx_tx,       /* UART2 receive/transmit interrupt */
    isr_uart2_error,       /* UART2 error interrupt */
    isr_uart3_rx_tx,       /* UART3 receive/transmit interrupt */
    isr_uart3_error,       /* UART3 error interrupt */
    isr_adc0,              /* Analog-to-digital converter 0 */
    isr_cmp0,              /* Comparator 0 */
    isr_cmp1,              /* Comparator 1 */
    isr_ftm0,              /* FlexTimer module 0 fault overflow and channels interrupt */
    isr_ftm1,              /* FlexTimer module 1 fault overflow and channels interrupt */
    isr_ftm2,              /* FlexTimer module 2 fault overflow and channels interrupt */
    isr_cmt,               /* Carrier modulator transmitter */
    isr_rtc,               /* Real time clock */
    isr_rtc_seconds,       /* Real time clock seconds */
    isr_pit0,              /* Periodic interrupt timer channel 0 */
    isr_pit1,              /* Periodic interrupt timer channel 1 */
    isr_pit2,              /* Periodic interrupt timer channel 2 */
    isr_pit3,              /* Periodic interrupt timer channel 3 */
    isr_pdb0,              /* Programmable delay block */
    isr_usb0,              /* USB OTG interrupt */
    isr_usbdcd,            /* USB charger detect */
    dummy_handler,         /* Reserved interrupt */
    isr_dac0,              /* Digital-to-analog converter 0 */
    isr_mcg,               /* Multipurpose clock generator */
    isr_lptmr0,            /* Low power timer interrupt */
    isr_porta,             /* Port A pin detect interrupt */
    isr_portb,             /* Port B pin detect interrupt */
    isr_portc,             /* Port C pin detect interrupt */
    isr_portd,             /* Port D pin detect interrupt */
    isr_porte,             /* Port E pin detect interrupt */
    isr_swi,               /* Software interrupt */
    isr_spi2,              /* Serial peripheral Interface 2 */
    isr_uart4_rx_tx,       /* UART4 receive/transmit interrupt */
    isr_uart4_error,       /* UART4 error interrupt */
    isr_uart5_rx_tx,       /* UART5 receive/transmit interrupt */
    isr_uart5_error,       /* UART5 error interrupt */
    isr_cmp2,              /* Comparator 2 */
    isr_ftm3,              /* FlexTimer module 3 fault overflow and channels interrupt */
    isr_dac1,              /* Digital-to-analog converter 1 */
    isr_adc1,              /* Analog-to-digital converter 1 */
    isr_i2c2,              /* Inter-integrated circuit 2 */
    isr_can0_mb,           /* CAN0 OR'd message buffers interrupt */
    isr_can0_bus_off,      /* CAN0 bus off interrupt */
    isr_can0_error,        /* CAN0 error interrupt */
    isr_can0_tx_warn,      /* CAN0 tx warning interrupt */
    isr_can0_rx_warn,      /* CAN0 rx warning interrupt */
    isr_can0_wake_up,      /* CAN0 wake up interrupt */
    isr_sdhc,              /* SDHC interrupt */
    isr_enet_1588_timer,   /* Ethernet MAC IEEE 1588 Timer interrupt */
    isr_enet_tx,           /* Ethernet MAC transmit interrupt */
    isr_enet_rx,           /* Ethernet MAC receive interrupt */
    isr_enet_error,        /* Ethernet MAC error interrupt */
    dummy_handler,         /* reserved 102 */
    dummy_handler,         /* reserved 103 */
    dummy_handler,         /* reserved 104 */
    dummy_handler,         /* reserved 105 */
    dummy_handler,         /* reserved 106 */
    dummy_handler,         /* reserved 107 */
    dummy_handler,         /* reserved 108 */
    dummy_handler,         /* reserved 109 */
    dummy_handler,         /* reserved 110 */
    dummy_handler,         /* reserved 111 */
    dummy_handler,         /* reserved 112 */
    dummy_handler,         /* reserved 113 */
    dummy_handler,         /* reserved 114 */
    dummy_handler,         /* reserved 115 */
    dummy_handler,         /* reserved 116 */
    dummy_handler,         /* reserved 117 */
    dummy_handler,         /* reserved 118 */
    dummy_handler,         /* reserved 119 */
    dummy_handler,         /* reserved 120 */
    dummy_handler,         /* reserved 121 */
    dummy_handler,         /* reserved 122 */
    dummy_handler,         /* reserved 123 */
    dummy_handler,         /* reserved 124 */
    dummy_handler,         /* reserved 125 */
    dummy_handler,         /* reserved 126 */
    dummy_handler,         /* reserved 127 */
    dummy_handler,         /* reserved 128 */
    dummy_handler,         /* reserved 129 */
    dummy_handler,         /* reserved 130 */
    dummy_handler,         /* reserved 131 */
    dummy_handler,         /* reserved 132 */
    dummy_handler,         /* reserved 133 */
    dummy_handler,         /* reserved 134 */
    dummy_handler,         /* reserved 135 */
    dummy_handler,         /* reserved 136 */
    dummy_handler,         /* reserved 137 */
    dummy_handler,         /* reserved 138 */
    dummy_handler,         /* reserved 139 */
    dummy_handler,         /* reserved 140 */
    dummy_handler,         /* reserved 141 */
    dummy_handler,         /* reserved 142 */
    dummy_handler,         /* reserved 143 */
    dummy_handler,         /* reserved 144 */
    dummy_handler,         /* reserved 145 */
    dummy_handler,         /* reserved 146 */
    dummy_handler,         /* reserved 147 */
    dummy_handler,         /* reserved 148 */
    dummy_handler,         /* reserved 149 */
    dummy_handler,         /* reserved 150 */
    dummy_handler,         /* reserved 151 */
    dummy_handler,         /* reserved 152 */
    dummy_handler,         /* reserved 153 */
    dummy_handler,         /* reserved 154 */
    dummy_handler,         /* reserved 155 */
    dummy_handler,         /* reserved 156 */
    dummy_handler,         /* reserved 157 */
    dummy_handler,         /* reserved 158 */
    dummy_handler,         /* reserved 159 */
    dummy_handler,         /* reserved 160 */
    dummy_handler,         /* reserved 161 */
    dummy_handler,         /* reserved 162 */
    dummy_handler,         /* reserved 163 */
    dummy_handler,         /* reserved 164 */
    dummy_handler,         /* reserved 165 */
    dummy_handler,         /* reserved 166 */
    dummy_handler,         /* reserved 167 */
    dummy_handler,         /* reserved 168 */
    dummy_handler,         /* reserved 169 */
    dummy_handler,         /* reserved 170 */
    dummy_handler,         /* reserved 171 */
    dummy_handler,         /* reserved 172 */
    dummy_handler,         /* reserved 173 */
    dummy_handler,         /* reserved 174 */
    dummy_handler,         /* reserved 175 */
    dummy_handler,         /* reserved 176 */
    dummy_handler,         /* reserved 177 */
    dummy_handler,         /* reserved 178 */
    dummy_handler,         /* reserved 179 */
    dummy_handler,         /* reserved 180 */
    dummy_handler,         /* reserved 181 */
    dummy_handler,         /* reserved 182 */
    dummy_handler,         /* reserved 183 */
    dummy_handler,         /* reserved 184 */
    dummy_handler,         /* reserved 185 */
    dummy_handler,         /* reserved 186 */
    dummy_handler,         /* reserved 187 */
    dummy_handler,         /* reserved 188 */
    dummy_handler,         /* reserved 189 */
    dummy_handler,         /* reserved 190 */
    dummy_handler,         /* reserved 191 */
    dummy_handler,         /* reserved 192 */
    dummy_handler,         /* reserved 193 */
    dummy_handler,         /* reserved 194 */
    dummy_handler,         /* reserved 195 */
    dummy_handler,         /* reserved 196 */
    dummy_handler,         /* reserved 197 */
    dummy_handler,         /* reserved 198 */
    dummy_handler,         /* reserved 199 */
    dummy_handler,         /* reserved 200 */
    dummy_handler,         /* reserved 201 */
    dummy_handler,         /* reserved 202 */
    dummy_handler,         /* reserved 203 */
    dummy_handler,         /* reserved 204 */
    dummy_handler,         /* reserved 205 */
    dummy_handler,         /* reserved 206 */
    dummy_handler,         /* reserved 207 */
    dummy_handler,         /* reserved 208 */
    dummy_handler,         /* reserved 209 */
    dummy_handler,         /* reserved 210 */
    dummy_handler,         /* reserved 211 */
    dummy_handler,         /* reserved 212 */
    dummy_handler,         /* reserved 213 */
    dummy_handler,         /* reserved 214 */
    dummy_handler,         /* reserved 215 */
    dummy_handler,         /* reserved 216 */
    dummy_handler,         /* reserved 217 */
    dummy_handler,         /* reserved 218 */
    dummy_handler,         /* reserved 219 */
    dummy_handler,         /* reserved 220 */
    dummy_handler,         /* reserved 221 */
    dummy_handler,         /* reserved 222 */
    dummy_handler,         /* reserved 223 */
    dummy_handler,         /* reserved 224 */
    dummy_handler,         /* reserved 225 */
    dummy_handler,         /* reserved 226 */
    dummy_handler,         /* reserved 227 */
    dummy_handler,         /* reserved 228 */
    dummy_handler,         /* reserved 229 */
    dummy_handler,         /* reserved 230 */
    dummy_handler,         /* reserved 231 */
    dummy_handler,         /* reserved 232 */
    dummy_handler,         /* reserved 233 */
    dummy_handler,         /* reserved 234 */
    dummy_handler,         /* reserved 235 */
    dummy_handler,         /* reserved 236 */
    dummy_handler,         /* reserved 237 */
    dummy_handler,         /* reserved 238 */
    dummy_handler,         /* reserved 239 */
    dummy_handler,         /* reserved 240 */
    dummy_handler,         /* reserved 241 */
    dummy_handler,         /* reserved 242 */
    dummy_handler,         /* reserved 243 */
    dummy_handler,         /* reserved 244 */
    dummy_handler,         /* reserved 245 */
    dummy_handler,         /* reserved 246 */
    dummy_handler,         /* reserved 247 */
    dummy_handler,         /* reserved 248 */
    dummy_handler,         /* reserved 249 */
    dummy_handler,         /* reserved 250 */
    dummy_handler,         /* reserved 251 */
    dummy_handler,         /* reserved 252 */
    dummy_handler,         /* reserved 253 */
    dummy_handler,         /* reserved 254 */
    dummy_handler,         /* reserved 255 */
};
