Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 04:18:15 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : msys_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    2           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      2           
TIMING-7   Critical Warning  No common node between related clocks               2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         34          
LUTAR-1    Warning           LUT drives async reset alert                        3           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       96          
TIMING-20  Warning           Non-clocked latch                                   4           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (447)
5. checking no_input_delay (17)
6. checking no_output_delay (80)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (156)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_stable_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (447)
--------------------------------------------------
 There are 447 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (80)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.385       -5.113                     63                26548        0.089        0.000                      0                26548        3.000        0.000                       0                 11508  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
msys_i/clk_wiz_0_clk_out2                               {0.000 12.500}     25.000          40.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
msys_i/microblaze_0_Clk                                 {0.000 5.000}      10.000          100.000         
sys_clock                                               {0.000 5.000}      10.000          100.000         
  clk_out1_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_msys_clk_wiz_0_0                             {0.000 12.500}     25.000          40.000          
  clkfbout_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
msys_i/clk_wiz_0_clk_out2                                     9.474        0.000                      0                  183        0.174        0.000                      0                  183       12.000        0.000                       0                    90  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.569        0.000                      0                  222        0.139        0.000                      0                  222       15.812        0.000                       0                   234  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.054        0.000                      0                   47        0.262        0.000                      0                   47       16.166        0.000                       0                    41  
msys_i/microblaze_0_Clk                                      -0.385       -5.113                     63                25992        0.089        0.000                      0                25992        3.870        0.000                       0                 11135  
sys_clock                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_msys_clk_wiz_0_0                                                                                                                                                                               8.408        0.000                       0                     2  
  clk_out2_msys_clk_wiz_0_0                                                                                                                                                                              23.408        0.000                       0                     2  
  clkfbout_msys_clk_wiz_0_0                                                                                                                                                                               8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
msys_i/microblaze_0_Clk    msys_i/clk_wiz_0_clk_out2        0.522        0.000                      0                  114        0.154        0.000                      0                  114  
msys_i/clk_wiz_0_clk_out2  msys_i/microblaze_0_Clk          2.678        0.000                      0                   33        0.158        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                              From Clock                                              To Clock                                              
----------                                              ----------                                              --------                                              
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  msys_i/microblaze_0_Clk                                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  msys_i/microblaze_0_Clk                                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                                                                          msys_i/microblaze_0_Clk                                 
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    msys_i/microblaze_0_Clk                                 
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  msys_i/microblaze_0_Clk                                 
(none)                                                  msys_i/microblaze_0_Clk                                 msys_i/microblaze_0_Clk                                 


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_msys_clk_wiz_0_0                             
(none)                     msys_i/clk_wiz_0_clk_out2                             
(none)                     msys_i/microblaze_0_Clk                               
(none)                                                msys_i/clk_wiz_0_clk_out2  
(none)                                                msys_i/microblaze_0_Clk    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  msys_i/clk_wiz_0_clk_out2
  To Clock:  msys_i/clk_wiz_0_clk_out2

Setup :            0  Failing Endpoints,  Worst Slack        9.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 fall@12.500ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.878ns (29.778%)  route 2.071ns (70.222%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 13.944 - 12.500 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.564     1.564    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y186        FDRE (Prop_fdre_C_Q)         0.379     1.943 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/Q
                         net (fo=12, routed)          1.127     3.070    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/output_0[3]
    SLICE_X72Y186        LUT4 (Prop_lut4_I3_O)        0.119     3.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_2/O
                         net (fo=2, routed)           0.824     4.013    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_2_n_0
    SLICE_X72Y184        LUT6 (Prop_lut6_I2_O)        0.275     4.288 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_2/O
                         net (fo=1, routed)           0.120     4.408    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_2_n_0
    SLICE_X72Y184        LUT2 (Prop_lut2_I0_O)        0.105     4.513 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_1/O
                         net (fo=1, routed)           0.000     4.513    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_6
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    13.944    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.091    14.035    
                         clock uncertainty           -0.085    13.951    
    SLICE_X72Y184        FDRE (Setup_fdre_C_D)        0.036    13.987    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.825ns  (logic 0.489ns (26.790%)  route 1.336ns (73.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 26.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.665    15.886    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.446    26.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/C
                         clock pessimism              0.091    26.537    
                         clock uncertainty           -0.085    26.453    
    SLICE_X72Y186        FDRE (Setup_fdre_C_R)       -0.352    26.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.101    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.825ns  (logic 0.489ns (26.790%)  route 1.336ns (73.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 26.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.665    15.886    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.446    26.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]/C
                         clock pessimism              0.091    26.537    
                         clock uncertainty           -0.085    26.453    
    SLICE_X72Y186        FDRE (Setup_fdre_C_R)       -0.352    26.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.101    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.825ns  (logic 0.489ns (26.790%)  route 1.336ns (73.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 26.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.665    15.886    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.446    26.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[2]/C
                         clock pessimism              0.091    26.537    
                         clock uncertainty           -0.085    26.453    
    SLICE_X72Y186        FDRE (Setup_fdre_C_R)       -0.352    26.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.101    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.825ns  (logic 0.489ns (26.790%)  route 1.336ns (73.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 26.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.665    15.886    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.446    26.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]/C
                         clock pessimism              0.091    26.537    
                         clock uncertainty           -0.085    26.453    
    SLICE_X72Y186        FDRE (Setup_fdre_C_R)       -0.352    26.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.101    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.214ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.825ns  (logic 0.489ns (26.790%)  route 1.336ns (73.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 26.446 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.665    15.886    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.446    26.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[4]/C
                         clock pessimism              0.091    26.537    
                         clock uncertainty           -0.085    26.453    
    SLICE_X72Y186        FDRE (Setup_fdre_C_R)       -0.352    26.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.101    
                         arrival time                         -15.886    
  -------------------------------------------------------------------
                         slack                                 10.214    

Slack (MET) :             10.325ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.713ns  (logic 0.489ns (28.539%)  route 1.224ns (71.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 26.445 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/Q
                         net (fo=1, routed)           0.672    15.117    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg
    SLICE_X72Y182        LUT2 (Prop_lut2_I0_O)        0.105    15.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1/O
                         net (fo=6, routed)           0.553    15.775    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg[4]_i_1_n_0
    SLICE_X72Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.445    26.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[5]/C
                         clock pessimism              0.091    26.536    
                         clock uncertainty           -0.085    26.452    
    SLICE_X72Y185        FDRE (Setup_fdre_C_R)       -0.352    26.100    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.100    
                         arrival time                         -15.775    
  -------------------------------------------------------------------
                         slack                                 10.325    

Slack (MET) :             10.422ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 fall@12.500ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.589ns (29.478%)  route 1.409ns (70.522%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 13.944 - 12.500 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.091ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.564     1.564    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X72Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y186        FDRE (Prop_fdre_C_Q)         0.379     1.943 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/count_reg_reg[0]/Q
                         net (fo=18, routed)          0.855     2.798    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/output_0[0]
    SLICE_X72Y184        LUT3 (Prop_lut3_I1_O)        0.105     2.903 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_2/O
                         net (fo=1, routed)           0.554     3.457    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_2_n_0
    SLICE_X72Y184        LUT6 (Prop_lut6_I2_O)        0.105     3.562 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_1/O
                         net (fo=1, routed)           0.000     3.562    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_7
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    13.944    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.091    14.035    
                         clock uncertainty           -0.085    13.951    
    SLICE_X72Y184        FDRE (Setup_fdre_C_D)        0.034    13.985    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -3.562    
  -------------------------------------------------------------------
                         slack                                 10.422    

Slack (MET) :             10.789ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.374ns  (logic 0.384ns (27.955%)  route 0.990ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 26.402 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          0.990    15.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.402    26.402    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
                         clock pessimism              0.074    26.476    
                         clock uncertainty           -0.085    26.392    
    SLICE_X64Y188        FDRE (Setup_fdre_C_CE)      -0.168    26.224    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         26.224    
                         arrival time                         -15.435    
  -------------------------------------------------------------------
                         slack                                 10.789    

Slack (MET) :             10.789ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/clk_wiz_0_clk_out2 fall@12.500ns)
  Data Path Delay:        1.374ns  (logic 0.384ns (27.955%)  route 0.990ns (72.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 26.402 - 25.000 ) 
    Source Clock Delay      (SCD):    1.561ns = ( 14.061 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561    14.061    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y184        FDRE (Prop_fdre_C_Q)         0.384    14.445 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          0.990    15.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.402    26.402    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/C
                         clock pessimism              0.074    26.476    
                         clock uncertainty           -0.085    26.392    
    SLICE_X64Y188        FDRE (Setup_fdre_C_CE)      -0.168    26.224    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         26.224    
                         arrival time                         -15.435    
  -------------------------------------------------------------------
                         slack                                 10.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.430%)  route 0.118ns (45.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X68Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.118     0.902    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[6]
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                         clock pessimism             -0.262     0.656    
    SLICE_X69Y187        FDRE (Hold_fdre_C_D)         0.072     0.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.991%)  route 0.159ns (53.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.159     0.943    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[3]
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                         clock pessimism             -0.238     0.682    
    SLICE_X66Y188        FDRE (Hold_fdre_C_D)         0.085     0.767    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.667%)  route 0.122ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/Q
                         net (fo=2, routed)           0.122     0.907    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[11]
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X65Y189        FDRE (Hold_fdre_C_D)         0.070     0.730    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.608%)  route 0.122ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641     0.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X67Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.122     0.904    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[2]
    SLICE_X67Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.916     0.916    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                         clock pessimism             -0.260     0.656    
    SLICE_X67Y184        FDRE (Hold_fdre_C_D)         0.070     0.726    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.856%)  route 0.126ns (47.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X68Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y187        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.126     0.910    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[7]
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                         clock pessimism             -0.262     0.656    
    SLICE_X69Y187        FDRE (Hold_fdre_C_D)         0.075     0.731    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.700%)  route 0.127ns (47.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.127     0.912    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[13]
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X64Y189        FDRE (Hold_fdre_C_D)         0.070     0.730    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.641     0.641    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X67Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.122     0.904    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[3]
    SLICE_X67Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.916     0.916    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                         clock pessimism             -0.260     0.656    
    SLICE_X67Y184        FDRE (Hold_fdre_C_D)         0.066     0.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.252%)  route 0.124ns (46.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.124     0.909    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[12]
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X65Y189        FDRE (Hold_fdre_C_D)         0.066     0.726    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.109%)  route 0.113ns (40.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y187        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.113     0.921    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/Q[6]
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X64Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/C
                         clock pessimism             -0.260     0.660    
    SLICE_X64Y188        FDRE (Hold_fdre_C_D)         0.076     0.736    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.562%)  route 0.155ns (45.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.662     0.662    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y184        FDSE (Prop_fdse_C_Q)         0.141     0.803 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/Q
                         net (fo=4, routed)           0.155     0.958    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/cs_reg_reg
    SLICE_X74Y184        LUT2 (Prop_lut2_I1_O)        0.045     1.003 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/counter_done_reg_i_1/O
                         net (fo=1, routed)           0.000     1.003    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_next
    SLICE_X74Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.936     0.936    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                         clock pessimism             -0.238     0.698    
    SLICE_X74Y184        FDSE (Hold_fdse_C_D)         0.120     0.818    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/clk_wiz_0_clk_out2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { msys_i/clk_wiz_0/inst/clkout2_buf/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X72Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         25.000      24.000     SLICE_X74Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         25.000      24.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X62Y195  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X66Y182  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X71Y187  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X73Y187  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         25.000      24.000     SLICE_X71Y187  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X72Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X72Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X74Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X74Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X62Y195  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X62Y195  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X72Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X72Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X74Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X74Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X73Y184  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X62Y195  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         12.500      12.000     SLICE_X62Y195  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.569ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.874ns  (logic 0.589ns (31.429%)  route 1.285ns (68.571%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.010ns = ( 19.676 - 16.667 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589     3.386    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.379     3.765 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.703     4.468    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X3Y174         LUT6 (Prop_lut6_I3_O)        0.105     4.573 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.328     4.902    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X2Y173         LUT5 (Prop_lut5_I0_O)        0.105     5.007 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.253     5.260    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    18.125    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.202 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474    19.676    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.352    20.029    
                         clock uncertainty           -0.035    19.993    
    SLICE_X1Y173         FDRE (Setup_fdre_C_CE)      -0.164    19.829    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.829    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                 14.569    

Slack (MET) :             14.605ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.594ns (30.320%)  route 1.365ns (69.680%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.344 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.554    21.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X4Y171         LUT3 (Prop_lut3_I2_O)        0.105    21.536 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.476    22.012    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X4Y172         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    36.344    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X4Y172         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.335    36.679    
                         clock uncertainty           -0.035    36.644    
    SLICE_X4Y172         FDRE (Setup_fdre_C_D)       -0.027    36.617    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.617    
                         arrival time                         -22.012    
  -------------------------------------------------------------------
                         slack                                 14.605    

Slack (MET) :             14.843ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.796ns  (logic 0.594ns (33.065%)  route 1.202ns (66.935%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.345 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.545    20.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X2Y172         LUT6 (Prop_lut6_I4_O)        0.105    21.087 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.657    21.744    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X1Y172         LUT6 (Prop_lut6_I1_O)        0.105    21.849 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.849    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.345    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.352    36.697    
                         clock uncertainty           -0.035    36.662    
    SLICE_X1Y172         FDRE (Setup_fdre_C_D)        0.030    36.692    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.692    
                         arrival time                         -21.849    
  -------------------------------------------------------------------
                         slack                                 14.843    

Slack (MET) :             14.858ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.765ns  (logic 0.594ns (33.650%)  route 1.171ns (66.350%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.836    21.713    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X5Y170         LUT2 (Prop_lut2_I0_O)        0.105    21.818 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.818    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.477    36.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.335    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X5Y170         FDRE (Setup_fdre_C_D)        0.030    36.676    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                 14.858    

Slack (MET) :             14.860ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.765ns  (logic 0.594ns (33.650%)  route 1.171ns (66.350%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.836    21.713    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X5Y170         LUT4 (Prop_lut4_I2_O)        0.105    21.818 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.818    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.477    36.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.335    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X5Y170         FDRE (Setup_fdre_C_D)        0.032    36.678    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                 14.860    

Slack (MET) :             14.883ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.779ns  (logic 0.608ns (34.172%)  route 1.171ns (65.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.836    21.713    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X5Y170         LUT5 (Prop_lut5_I3_O)        0.119    21.832 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.832    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.477    36.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.335    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X5Y170         FDRE (Setup_fdre_C_D)        0.069    36.715    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 14.883    

Slack (MET) :             15.008ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.617ns  (logic 0.594ns (36.730%)  route 1.023ns (63.270%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.688    21.565    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X5Y170         LUT6 (Prop_lut6_I4_O)        0.105    21.670 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.670    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.477    36.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.335    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X5Y170         FDRE (Setup_fdre_C_D)        0.032    36.678    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -21.670    
  -------------------------------------------------------------------
                         slack                                 15.008    

Slack (MET) :             15.011ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.615ns  (logic 0.594ns (36.775%)  route 1.021ns (63.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.013ns = ( 36.346 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.686    21.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X5Y170         LUT6 (Prop_lut6_I4_O)        0.105    21.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.668    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.477    36.346    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.335    36.681    
                         clock uncertainty           -0.035    36.646    
    SLICE_X5Y170         FDRE (Setup_fdre_C_D)        0.033    36.679    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -21.668    
  -------------------------------------------------------------------
                         slack                                 15.011    

Slack (MET) :             15.036ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.605ns  (logic 0.594ns (37.003%)  route 1.011ns (62.997%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 36.345 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.545    20.982    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X2Y172         LUT6 (Prop_lut6_I4_O)        0.105    21.087 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.466    21.553    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X1Y172         LUT6 (Prop_lut6_I1_O)        0.105    21.658 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.658    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476    36.345    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.352    36.697    
                         clock uncertainty           -0.035    36.662    
    SLICE_X1Y172         FDRE (Setup_fdre_C_D)        0.032    36.694    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.694    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 15.036    

Slack (MET) :             15.048ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.615ns  (logic 0.594ns (36.780%)  route 1.021ns (63.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 36.344 - 33.333 ) 
    Source Clock Delay      (SCD):    3.386ns = ( 20.053 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716    18.382    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.463 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.589    20.052    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X1Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y173         FDRE (Prop_fdre_C_Q)         0.384    20.437 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.335    20.772    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y172         LUT6 (Prop_lut6_I0_O)        0.105    20.877 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.686    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y172         LUT3 (Prop_lut3_I1_O)        0.105    21.667 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.667    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X6Y172         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459    34.792    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.869 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.475    36.344    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y172         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.335    36.679    
                         clock uncertainty           -0.035    36.644    
    SLICE_X6Y172         FDRE (Setup_fdre_C_D)        0.072    36.716    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.716    
                         arrival time                         -21.667    
  -------------------------------------------------------------------
                         slack                                 15.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.144%)  route 0.069ns (32.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.455    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172        FDRE (Prop_fdre_C_Q)         0.141     1.596 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.069     1.665    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.864    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                         clock pessimism             -0.409     1.455    
    SLICE_X13Y172        FDRE (Hold_fdre_C_D)         0.071     1.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.515%)  route 0.074ns (28.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y176         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/Q
                         net (fo=3, routed)           0.074     1.697    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
    SLICE_X1Y176         LUT4 (Prop_lut4_I0_O)        0.045     1.742 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.742    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[5]
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C
                         clock pessimism             -0.398     1.495    
    SLICE_X1Y176         FDRE (Hold_fdre_C_D)         0.091     1.586    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.535%)  route 0.096ns (40.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.875ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.650     1.462    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X22Y160        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y160        FDRE (Prop_fdre_C_Q)         0.141     1.603 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.096     1.699    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X23Y160        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.926     1.875    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y160        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                         clock pessimism             -0.400     1.475    
    SLICE_X23Y160        FDRE (Hold_fdre_C_D)         0.051     1.526    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.576%)  route 0.117ns (45.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.647     1.459    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y166        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.117     1.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X23Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.922     1.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.397     1.474    
    SLICE_X23Y165        FDRE (Hold_fdre_C_D)         0.070     1.544    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.119%)  route 0.095ns (33.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.669     1.481    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y175         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/Q
                         net (fo=1, routed)           0.095     1.717    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[10]
    SLICE_X3Y175         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_2/O
                         net (fo=1, routed)           0.000     1.762    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[9]
    SLICE_X3Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.892    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C
                         clock pessimism             -0.398     1.494    
    SLICE_X3Y175         FDRE (Hold_fdre_C_D)         0.092     1.586    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.479%)  route 0.098ns (34.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/Q
                         net (fo=7, routed)           0.098     1.721    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_0
    SLICE_X0Y176         LUT6 (Prop_lut6_I2_O)        0.045     1.766 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.398     1.495    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.092     1.587    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.642%)  route 0.102ns (35.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y176         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/Q
                         net (fo=7, routed)           0.102     1.725    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_0
    SLICE_X0Y176         LUT3 (Prop_lut3_I0_O)        0.045     1.770 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[1]
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                         clock pessimism             -0.398     1.495    
    SLICE_X0Y176         FDRE (Hold_fdre_C_D)         0.092     1.587    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.252%)  route 0.124ns (46.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141     1.602 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.124     1.726    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X21Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.923     1.872    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X21Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.397     1.475    
    SLICE_X21Y163        FDRE (Hold_fdre_C_D)         0.066     1.541    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.383%)  route 0.103ns (35.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.398ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.669     1.481    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y176         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.103     1.725    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X4Y176         LUT2 (Prop_lut2_I1_O)        0.045     1.770 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1/O
                         net (fo=1, routed)           0.000     1.770    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate__1_n_0
    SLICE_X4Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.892    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y176         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                         clock pessimism             -0.398     1.494    
    SLICE_X4Y176         FDCE (Hold_fdce_C_D)         0.091     1.585    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.350%)  route 0.123ns (46.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y162        FDRE (Prop_fdre_C_Q)         0.141     1.602 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.123     1.725    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X20Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.924     1.873    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.412     1.461    
    SLICE_X20Y162        FDRE (Hold_fdre_C_D)         0.078     1.539    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X3Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X3Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X4Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X3Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X4Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y176   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X6Y171   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.054ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.139ns  (logic 0.885ns (21.383%)  route 3.254ns (78.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.286    23.907    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.291    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X15Y166        FDCE (Setup_fdce_C_CE)      -0.338    35.962    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                         -23.907    
  -------------------------------------------------------------------
                         slack                                 12.054    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.108ns  (logic 0.885ns (21.545%)  route 3.223ns (78.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255    23.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.291    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X17Y166        FDRE (Setup_fdre_C_CE)      -0.338    35.962    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                         -23.876    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.108ns  (logic 0.885ns (21.545%)  route 3.223ns (78.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255    23.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.291    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X17Y166        FDRE (Setup_fdre_C_CE)      -0.338    35.962    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                         -23.876    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.108ns  (logic 0.885ns (21.545%)  route 3.223ns (78.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255    23.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.291    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X17Y166        FDRE (Setup_fdre_C_CE)      -0.338    35.962    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                         -23.876    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.108ns  (logic 0.885ns (21.545%)  route 3.223ns (78.455%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 36.044 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255    23.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413    36.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.291    36.335    
                         clock uncertainty           -0.035    36.300    
    SLICE_X17Y166        FDRE (Setup_fdre_C_CE)      -0.338    35.962    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                         -23.876    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.192ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.000ns  (logic 0.885ns (22.126%)  route 3.115ns (77.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 36.043 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.147    23.768    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412    36.043    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.291    36.334    
                         clock uncertainty           -0.035    36.299    
    SLICE_X16Y167        FDCE (Setup_fdce_C_CE)      -0.338    35.961    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.961    
                         arrival time                         -23.768    
  -------------------------------------------------------------------
                         slack                                 12.192    

Slack (MET) :             12.324ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.863ns  (logic 0.885ns (22.908%)  route 2.978ns (77.093%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 36.038 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.010    23.632    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.038    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.291    36.329    
                         clock uncertainty           -0.035    36.294    
    SLICE_X17Y171        FDRE (Setup_fdre_C_CE)      -0.338    35.956    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                         -23.632    
  -------------------------------------------------------------------
                         slack                                 12.324    

Slack (MET) :             12.437ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.753ns  (logic 0.885ns (23.584%)  route 2.868ns (76.416%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 36.040 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.899    23.521    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.409    36.040    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.291    36.331    
                         clock uncertainty           -0.035    36.296    
    SLICE_X17Y170        FDCE (Setup_fdce_C_CE)      -0.338    35.958    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.958    
                         arrival time                         -23.521    
  -------------------------------------------------------------------
                         slack                                 12.437    

Slack (MET) :             12.593ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.594ns  (logic 0.885ns (24.625%)  route 2.709ns (75.375%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 36.038 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115    22.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.741    23.363    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y171        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.038    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y171        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.291    36.329    
                         clock uncertainty           -0.035    36.294    
    SLICE_X15Y171        FDCE (Setup_fdce_C_CE)      -0.338    35.956    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.956    
                         arrival time                         -23.363    
  -------------------------------------------------------------------
                         slack                                 12.593    

Slack (MET) :             12.708ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.646ns  (logic 0.875ns (23.997%)  route 2.771ns (76.003%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 36.035 - 33.333 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678    22.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.105    22.612 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.803    23.415    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    36.035    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.291    36.326    
                         clock uncertainty           -0.035    36.291    
    SLICE_X19Y175        FDCE (Setup_fdce_C_CE)      -0.168    36.123    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.123    
                         arrival time                         -23.415    
  -------------------------------------------------------------------
                         slack                                 12.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672     1.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y171         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.167     1.652    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X3Y171         LUT6 (Prop_lut6_I5_O)        0.045     1.697 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.697    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X3Y171         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.947     1.736    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y171         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.392     1.344    
    SLICE_X3Y171         FDRE (Hold_fdre_C_D)         0.091     1.435    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.341    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.164     1.505 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.174     1.679    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y174         LUT3 (Prop_lut3_I2_O)        0.045     1.724 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.724    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X2Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.341    
    SLICE_X2Y174         FDRE (Hold_fdre_C_D)         0.120     1.461    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.951%)  route 0.179ns (49.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.341    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.141     1.482 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.179     1.661    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y173         LUT6 (Prop_lut6_I5_O)        0.045     1.706 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.706    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.341    
    SLICE_X4Y173         FDRE (Hold_fdre_C_D)         0.091     1.432    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.478ns  (logic 0.191ns (39.940%)  route 0.287ns (60.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns = ( 18.398 - 16.667 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.178    18.333    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X5Y173         LUT5 (Prop_lut5_I1_O)        0.045    18.378 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110    18.488    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.020    
    SLICE_X5Y174         FDRE (Hold_fdre_C_CE)       -0.032    17.988    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.988    
                         arrival time                          18.488    
  -------------------------------------------------------------------
                         slack                                  0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y173   msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y173   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X5Y172   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  msys_i/microblaze_0_Clk

Setup :           63  Failing Endpoints,  Worst Slack       -0.385ns,  Total Violation       -5.113ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        10.354ns  (logic 2.530ns (24.434%)  route 7.824ns (75.566%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=2 LUT6=1 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 11.257 - 10.000 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.372     1.372    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.379     1.751 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td2_reg_reg[0]/Q
                         net (fo=819, routed)         0.249     2.000    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td2_reg_reg_n_0_[0]
    SLICE_X50Y90         LUT1 (Prop_lut1_I0_O)        0.105     2.105 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_41/O
                         net (fo=1, routed)           0.529     2.634    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_41_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     3.026 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_18/O[0]
                         net (fo=626, routed)         3.296     6.322    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_18_n_7
    SLICE_X21Y17         MUXF7 (Prop_muxf7_S_O)       0.371     6.693 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_667/O
                         net (fo=1, routed)           0.000     6.693    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_667_n_0
    SLICE_X21Y17         MUXF8 (Prop_muxf8_I1_O)      0.079     6.772 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_289/O
                         net (fo=1, routed)           0.488     7.261    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_289_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I1_O)        0.264     7.525 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_130/O
                         net (fo=1, routed)           0.000     7.525    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_130_n_0
    SLICE_X21Y18         MUXF7 (Prop_muxf7_I0_O)      0.178     7.703 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_59/O
                         net (fo=1, routed)           0.000     7.703    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_59_n_0
    SLICE_X21Y18         MUXF8 (Prop_muxf8_I1_O)      0.079     7.782 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_29/O
                         net (fo=1, routed)           2.185     9.966    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_29_n_0
    SLICE_X38Y90         LUT5 (Prop_lut5_I0_O)        0.264    10.230 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_13/O
                         net (fo=1, routed)           0.000    10.230    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_13_n_0
    SLICE_X38Y90         MUXF7 (Prop_muxf7_I1_O)      0.178    10.408 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_4/O
                         net (fo=1, routed)           1.077    11.485    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]_i_4_n_0
    SLICE_X50Y85         LUT5 (Prop_lut5_I2_O)        0.241    11.726 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.726    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in__2[62]
    SLICE_X50Y85         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.257    11.257    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X50Y85         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/C
                         clock pessimism              0.084    11.341    
                         clock uncertainty           -0.074    11.267    
    SLICE_X50Y85         FDRE (Setup_fdre_C_D)        0.074    11.341    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td23_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        10.147ns  (logic 2.550ns (25.129%)  route 7.597ns (74.870%))
  Logic Levels:           9  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 11.250 - 10.000 ) 
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.372     1.372    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y66         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td23_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.379     1.751 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td23_reg_reg[0]/Q
                         net (fo=804, routed)         0.579     2.330    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td23_reg_reg_n_0_[0]
    SLICE_X32Y69         LUT1 (Prop_lut1_I0_O)        0.105     2.435 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_48/O
                         net (fo=1, routed)           0.398     2.832    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_48_n_0
    SLICE_X33Y68         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482     3.314 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_20/O[1]
                         net (fo=313, routed)         3.194     6.508    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_20_n_6
    SLICE_X33Y143        MUXF8 (Prop_muxf8_S_O)       0.369     6.877 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_355/O
                         net (fo=1, routed)           0.809     7.685    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_355_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.264     7.949 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_150/O
                         net (fo=1, routed)           0.000     7.949    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_150_n_0
    SLICE_X37Y141        MUXF7 (Prop_muxf7_I0_O)      0.178     8.127 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_69/O
                         net (fo=1, routed)           0.000     8.127    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_69_n_0
    SLICE_X37Y141        MUXF8 (Prop_muxf8_I1_O)      0.079     8.206 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_31/O
                         net (fo=1, routed)           1.189     9.395    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_31_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I1_O)        0.264     9.659 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_12/O
                         net (fo=1, routed)           0.000     9.659    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_12_n_0
    SLICE_X33Y121        MUXF7 (Prop_muxf7_I0_O)      0.178     9.837 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_4/O
                         net (fo=1, routed)           1.430    11.267    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]_i_4_n_0
    SLICE_X47Y102        LUT5 (Prop_lut5_I2_O)        0.252    11.519 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    11.519    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/p_0_in__0__0[41]
    SLICE_X47Y102        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.250    11.250    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y102        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]/C
                         clock pessimism              0.000    11.250    
                         clock uncertainty           -0.074    11.177    
    SLICE_X47Y102        FDRE (Setup_fdre_C_D)        0.030    11.207    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         11.207    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.487ns (5.224%)  route 8.835ns (94.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.220    10.838    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.255    11.255    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[4]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.074    11.181    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.514    10.667    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.487ns (5.224%)  route 8.835ns (94.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.220    10.838    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.255    11.255    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[5]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.074    11.181    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.514    10.667    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.487ns (5.224%)  route 8.835ns (94.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.220    10.838    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.255    11.255    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[6]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.074    11.181    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.514    10.667    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.322ns  (logic 0.487ns (5.224%)  route 8.835ns (94.776%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 11.255 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.220    10.838    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.255    11.255    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X69Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[7]/C
                         clock pessimism              0.000    11.255    
                         clock uncertainty           -0.074    11.181    
    SLICE_X69Y78         FDRE (Setup_fdre_C_R)       -0.514    10.667    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td43_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.667    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.487ns (5.232%)  route 8.821ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.206    10.824    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.262    11.262    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[0]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.074    11.188    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.514    10.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.487ns (5.232%)  route 8.821ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.206    10.824    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.262    11.262    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[1]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.074    11.188    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.514    10.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.487ns (5.232%)  route 8.821ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.206    10.824    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.262    11.262    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[2]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.074    11.188    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.514    10.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (msys_i/microblaze_0_Clk rise@10.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.487ns (5.232%)  route 8.821ns (94.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 11.262 - 10.000 ) 
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516     1.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379     1.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615     2.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108     2.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        8.206    10.824    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aresetn_0
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.262    11.262    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X63Y89         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[3]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.074    11.188    
    SLICE_X63Y89         FDRE (Setup_fdre_C_R)       -0.514    10.674    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/td26_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 -0.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.144%)  route 0.186ns (56.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.641     0.641    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X9Y176         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y176         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/Q
                         net (fo=9, routed)           0.186     0.968    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[2]
    RAMB18_X0Y71         RAMB18E1                                     r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.955     0.955    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X0Y71         RAMB18E1                                     r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.259     0.696    
    RAMB18_X0Y71         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.879    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/top_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.586%)  route 0.261ns (61.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.641     0.641    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y190        FDRE (Prop_fdre_C_Q)         0.164     0.805 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67_reg[21]/Q
                         net (fo=4, routed)           0.261     1.066    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/Q[21]
    SLICE_X44Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/top_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/s_axi_aclk
    SLICE_X44Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/top_reg_reg[21]/C
                         clock pessimism             -0.009     0.910    
    SLICE_X44Y188        FDRE (Hold_fdre_C_D)         0.066     0.976    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/top_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.835%)  route 0.188ns (57.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.650     0.650    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X9Y162         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y162         FDRE (Prop_fdre_C_Q)         0.141     0.791 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=9, routed)           0.188     0.979    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB18_X0Y65         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.962     0.962    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y65         RAMB18E1                                     r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.259     0.703    
    RAMB18_X0Y65         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.886    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.678%)  route 0.131ns (44.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.678     0.678    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X2Y186         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y186         FDRE (Prop_fdre_C_Q)         0.164     0.842 r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.131     0.973    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X2Y185         SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.954     0.954    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X2Y185         SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.261     0.693    
    SLICE_X2Y185         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.876    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -0.876    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMD32 clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.645     0.645    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X15Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y180        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[15]/Q
                         net (fo=84, routed)          0.120     0.906    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/D
    SLICE_X14Y179        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.917     0.917    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/WCLK
    SLICE_X14Y179        RAMD32                                       r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP/CLK
                         clock pessimism             -0.259     0.658    
    SLICE_X14Y179        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.804    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/mutes_buff_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.942ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.666     0.666    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X81Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/mutes_buff_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y191        FDRE (Prop_fdre_C_Q)         0.141     0.807 r  msys_i/serial_adc_pwm_top_0/U0/datapath/mutes_buff_reg[49]/Q
                         net (fo=1, routed)           0.053     0.861    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[1]_0[15]
    SLICE_X80Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.942     0.942    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X80Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[49]/C
                         clock pessimism             -0.263     0.679    
    SLICE_X80Y191        FDRE (Hold_fdre_C_D)         0.076     0.755    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.189%)  route 0.265ns (61.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639     0.639    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X56Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y185        FDRE (Prop_fdre_C_Q)         0.164     0.803 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[3]/Q
                         net (fo=4, routed)           0.265     1.069    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/Q[3]
    SLICE_X43Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.916     0.916    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X43Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[3]/C
                         clock pessimism             -0.009     0.907    
    SLICE_X43Y185        FDRE (Hold_fdre_C_D)         0.047     0.954    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.483%)  route 0.064ns (25.517%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642     0.642    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X31Y180        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y180        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_reg/Q
                         net (fo=2, routed)           0.064     0.847    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip2Bus_WrAck_core_reg
    SLICE_X30Y180        LUT5 (Prop_lut5_I2_O)        0.045     0.892 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_i_1/O
                         net (fo=1, routed)           0.000     0.892    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/IP2Bus_WrAck_1
    SLICE_X30Y180        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914     0.914    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X30Y180        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg/C
                         clock pessimism             -0.259     0.655    
    SLICE_X30Y180        FDRE (Hold_fdre_C_D)         0.121     0.776    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.IP2Bus_WrAck_reg
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_5_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639     0.639    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X37Y178        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y178        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_4_reg/Q
                         net (fo=1, routed)           0.055     0.835    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/read_ack_delay_4
    SLICE_X37Y178        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.911     0.911    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X37Y178        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_5_reg/C
                         clock pessimism             -0.272     0.639    
    SLICE_X37Y178        FDRE (Hold_fdre_C_D)         0.078     0.717    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_WR_RD_ACK_GEN.read_ack_delay_5_reg
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.888%)  route 0.315ns (69.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639     0.639    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X57Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y186        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71_reg[1]/Q
                         net (fo=4, routed)           0.315     1.096    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/Q[1]
    SLICE_X43Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.916     0.916    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aclk
    SLICE_X43Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[1]/C
                         clock pessimism             -0.009     0.907    
    SLICE_X43Y185        FDRE (Hold_fdre_C_D)         0.070     0.977    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/top_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/microblaze_0_Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/clkout1_buf/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y64   msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y64   msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65   msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y65   msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y70   msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y70   msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y74   msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y74   msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y71   msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y71   msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y172  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y172  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y173  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y172  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X12Y172  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    msys_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  clk_out2_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y2    msys_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  clkfbout_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    msys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  msys_i/clk_wiz_0_clk_out2

Setup :            0  Failing Endpoints,  Worst Slack        0.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (msys_i/clk_wiz_0_clk_out2 fall@12.500ns - msys_i/microblaze_0_Clk rise@10.000ns)
  Data Path Delay:        1.737ns  (logic 0.484ns (27.865%)  route 1.253ns (72.135%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 13.944 - 12.500 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 11.516 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    11.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    11.895 r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         1.253    13.148    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/s_axi_aresetn
    SLICE_X72Y184        LUT2 (Prop_lut2_I1_O)        0.105    13.253 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_1/O
                         net (fo=1, routed)           0.000    13.253    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_6
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    13.944    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.944    
                         clock uncertainty           -0.205    13.739    
    SLICE_X72Y184        FDRE (Setup_fdre_C_D)        0.036    13.775    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (msys_i/clk_wiz_0_clk_out2 fall@12.500ns - msys_i/microblaze_0_Clk rise@10.000ns)
  Data Path Delay:        1.730ns  (logic 0.484ns (27.985%)  route 1.246ns (72.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 13.944 - 12.500 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 11.516 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    11.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    11.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         1.246    13.141    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/s_axi_aresetn
    SLICE_X72Y184        LUT6 (Prop_lut6_I5_O)        0.105    13.246 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_1/O
                         net (fo=1, routed)           0.000    13.246    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_7
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    13.944    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    13.944    
                         clock uncertainty           -0.205    13.739    
    SLICE_X72Y184        FDRE (Setup_fdre_C_D)        0.034    13.773    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.195ns  (logic 0.487ns (15.243%)  route 2.708ns (84.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 26.444 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.093    24.711    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X74Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    26.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                         clock pessimism              0.000    26.444    
                         clock uncertainty           -0.205    26.239    
    SLICE_X74Y184        FDSE (Setup_fdse_C_S)       -0.585    25.654    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg
  -------------------------------------------------------------------
                         required time                         25.654    
                         arrival time                         -24.711    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.180ns  (logic 0.487ns (15.316%)  route 2.693ns (84.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 26.447 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.078    24.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.447    26.447    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.000    26.447    
                         clock uncertainty           -0.205    26.242    
    SLICE_X73Y187        FDRE (Setup_fdre_C_R)       -0.514    25.728    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -24.696    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/S
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/clk_wiz_0_clk_out2 rise@25.000ns - msys_i/microblaze_0_Clk rise@20.000ns)
  Data Path Delay:        3.159ns  (logic 0.487ns (15.415%)  route 2.672ns (84.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 26.444 - 25.000 ) 
    Source Clock Delay      (SCD):    1.516ns = ( 21.516 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    20.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.516    21.516    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X47Y181        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y181        FDRE (Prop_fdre_C_Q)         0.379    21.895 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=163, routed)         0.615    22.510    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aresetn
    SLICE_X43Y185        LUT1 (Prop_lut1_I0_O)        0.108    22.618 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/cs_reg_i_1/O
                         net (fo=3874, routed)        2.057    24.675    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]_0
    SLICE_X73Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.444    26.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                         clock pessimism              0.000    26.444    
                         clock uncertainty           -0.205    26.239    
    SLICE_X73Y184        FDSE (Setup_fdse_C_S)       -0.514    25.725    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg
  -------------------------------------------------------------------
                         required time                         25.725    
                         arrival time                         -24.675    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.186ns (25.754%)  route 0.536ns (74.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/Q
                         net (fo=3, routed)           0.536     1.321    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[1]
    SLICE_X71Y186        LUT6 (Prop_lut6_I5_O)        0.045     1.366 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.366    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[9]
    SLICE_X71Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.917     0.917    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X71Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.205     1.122    
    SLICE_X71Y186        FDRE (Hold_fdre_C_D)         0.091     1.213    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.246ns (31.930%)  route 0.524ns (68.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/s_axi_aclk
    SLICE_X60Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y196        FDRE (Prop_fdre_C_Q)         0.148     0.792 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff_reg[2]/Q
                         net (fo=5, routed)           0.524     1.317    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/count_buff[2]
    SLICE_X62Y195        LUT4 (Prop_lut4_I0_O)        0.098     1.415 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_i_1/O
                         net (fo=1, routed)           0.000     1.415    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_stretched
    SLICE_X62Y195        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.921     0.921    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X62Y195        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.205     1.126    
    SLICE_X62Y195        FDRE (Hold_fdre_C_D)         0.120     1.246    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_metastable_reg
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.329%)  route 0.579ns (75.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=10, routed)          0.579     1.364    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[3]
    SLICE_X71Y187        LUT6 (Prop_lut6_I4_O)        0.045     1.409 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.409    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[13]
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.205     1.123    
    SLICE_X71Y187        FDRE (Hold_fdre_C_D)         0.091     1.214    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.183ns (22.807%)  route 0.619ns (77.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=10, routed)          0.619     1.404    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[3]
    SLICE_X73Y187        LUT5 (Prop_lut5_I1_O)        0.042     1.446 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.446    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[1]
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.938     0.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.205     1.143    
    SLICE_X73Y187        FDRE (Hold_fdre_C_D)         0.107     1.250    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.186ns (23.095%)  route 0.619ns (76.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=10, routed)          0.619     1.404    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[3]
    SLICE_X73Y187        LUT5 (Prop_lut5_I0_O)        0.045     1.449 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.449    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[12]
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.938     0.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.205     1.143    
    SLICE_X73Y187        FDRE (Hold_fdre_C_D)         0.091     1.234    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.038%)  route 0.621ns (76.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=10, routed)          0.621     1.406    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[3]
    SLICE_X73Y187        LUT6 (Prop_lut6_I3_O)        0.045     1.451 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.451    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[14]
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.938     0.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.205     1.143    
    SLICE_X73Y187        FDRE (Hold_fdre_C_D)         0.092     1.235    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.459%)  route 0.607ns (76.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.607     1.392    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X71Y187        LUT5 (Prop_lut5_I3_O)        0.045     1.437 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.437    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.205     1.123    
    SLICE_X71Y187        FDRE (Hold_fdre_C_D)         0.092     1.215    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.296ns (35.669%)  route 0.534ns (64.331%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 f  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=29, routed)          0.294     1.079    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[0]
    SLICE_X67Y188        LUT4 (Prop_lut4_I1_O)        0.048     1.127 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sda_reg_clr_buff_i_2/O
                         net (fo=1, routed)           0.240     1.367    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr
    SLICE_X66Y182        LUT4 (Prop_lut4_I3_O)        0.107     1.474 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_i_1/O
                         net (fo=1, routed)           0.000     1.474    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_i_1_n_0
    SLICE_X66Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.914     0.914    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.205     1.119    
    SLICE_X66Y182        FDRE (Hold_fdre_C_D)         0.120     1.239    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.186ns (21.757%)  route 0.669ns (78.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.669     1.454    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X71Y187        LUT5 (Prop_lut5_I3_O)        0.045     1.499 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.499    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X71Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.205     1.123    
    SLICE_X71Y187        FDRE (Hold_fdre_C_D)         0.092     1.215    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             msys_i/clk_wiz_0_clk_out2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/clk_wiz_0_clk_out2 rise@0.000ns - msys_i/microblaze_0_Clk rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.186ns (19.582%)  route 0.764ns (80.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X68Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=9, routed)           0.764     1.549    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]_0[2]
    SLICE_X73Y187        LUT6 (Prop_lut6_I0_O)        0.045     1.594 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.594    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[2]
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.938     0.938    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.000     0.938    
                         clock uncertainty            0.205     1.143    
    SLICE_X73Y187        FDRE (Hold_fdre_C_D)         0.092     1.235    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.359    





---------------------------------------------------------------------------------------------------
From Clock:  msys_i/clk_wiz_0_clk_out2
  To Clock:  msys_i/microblaze_0_Clk

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.961ns  (logic 0.433ns (22.084%)  route 1.528ns (77.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 31.405 - 30.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 26.523 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    26.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.433    26.956 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           1.528    28.484    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[0]
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405    31.405    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]/C
                         clock pessimism              0.000    31.405    
                         clock uncertainty           -0.205    31.200    
    SLICE_X71Y188        FDRE (Setup_fdre_C_D)       -0.039    31.161    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[0]
  -------------------------------------------------------------------
                         required time                         31.161    
                         arrival time                         -28.484    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.719ns  (logic 0.348ns (20.249%)  route 1.371ns (79.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 31.402 - 30.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 26.523 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    26.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.348    26.871 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           1.371    28.242    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[6]
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.402    31.402    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]/C
                         clock pessimism              0.000    31.402    
                         clock uncertainty           -0.205    31.197    
    SLICE_X67Y187        FDRE (Setup_fdre_C_D)       -0.169    31.028    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[6]
  -------------------------------------------------------------------
                         required time                         31.028    
                         arrival time                         -28.242    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.802ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.715ns  (logic 0.398ns (23.212%)  route 1.317ns (76.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 31.402 - 30.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 26.522 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.522    26.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.398    26.920 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/Q
                         net (fo=2, routed)           1.317    28.237    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[10]
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.402    31.402    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[10]/C
                         clock pessimism              0.000    31.402    
                         clock uncertainty           -0.205    31.197    
    SLICE_X63Y188        FDRE (Setup_fdre_C_D)       -0.159    31.038    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[10]
  -------------------------------------------------------------------
                         required time                         31.038    
                         arrival time                         -28.237    
  -------------------------------------------------------------------
                         slack                                  2.802    

Slack (MET) :             2.818ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.822ns  (logic 0.433ns (23.771%)  route 1.389ns (76.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 31.396 - 30.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 26.522 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.522    26.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.433    26.955 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           1.389    28.344    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[8]
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.396    31.396    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]/C
                         clock pessimism              0.000    31.396    
                         clock uncertainty           -0.205    31.191    
    SLICE_X54Y188        FDRE (Setup_fdre_C_D)       -0.030    31.161    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[24]
  -------------------------------------------------------------------
                         required time                         31.161    
                         arrival time                         -28.344    
  -------------------------------------------------------------------
                         slack                                  2.818    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.799ns  (logic 0.433ns (24.067%)  route 1.366ns (75.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 31.404 - 30.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 26.522 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.522    26.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.433    26.955 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           1.366    28.321    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[5]
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    31.404    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]/C
                         clock pessimism              0.000    31.404    
                         clock uncertainty           -0.205    31.199    
    SLICE_X65Y190        FDRE (Setup_fdre_C_D)       -0.059    31.140    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[21]
  -------------------------------------------------------------------
                         required time                         31.140    
                         arrival time                         -28.321    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.804ns  (logic 0.379ns (21.013%)  route 1.425ns (78.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 31.404 - 30.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 26.523 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    26.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.379    26.902 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           1.425    28.327    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[14]
    SLICE_X65Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    31.404    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X65Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/C
                         clock pessimism              0.000    31.404    
                         clock uncertainty           -0.205    31.199    
    SLICE_X65Y191        FDRE (Setup_fdre_C_D)       -0.044    31.155    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]
  -------------------------------------------------------------------
                         required time                         31.155    
                         arrival time                         -28.327    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.809ns  (logic 0.433ns (23.937%)  route 1.376ns (76.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.396ns = ( 31.396 - 30.000 ) 
    Source Clock Delay      (SCD):    1.522ns = ( 26.522 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.522    26.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.433    26.955 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/Q
                         net (fo=2, routed)           1.376    28.331    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[9]
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.396    31.396    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[25]/C
                         clock pessimism              0.000    31.396    
                         clock uncertainty           -0.205    31.191    
    SLICE_X54Y188        FDRE (Setup_fdre_C_D)       -0.031    31.160    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[25]
  -------------------------------------------------------------------
                         required time                         31.160    
                         arrival time                         -28.331    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.801ns  (logic 0.433ns (24.041%)  route 1.368ns (75.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns = ( 31.405 - 30.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 26.523 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    26.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.433    26.956 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/Q
                         net (fo=9, routed)           1.368    28.324    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[15]
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405    31.405    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[31]/C
                         clock pessimism              0.000    31.405    
                         clock uncertainty           -0.205    31.200    
    SLICE_X71Y188        FDRE (Setup_fdre_C_D)       -0.044    31.156    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[31]
  -------------------------------------------------------------------
                         required time                         31.156    
                         arrival time                         -28.324    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.784ns  (logic 0.379ns (21.244%)  route 1.405ns (78.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 31.404 - 30.000 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 26.523 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523    26.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDRE (Prop_fdre_C_Q)         0.379    26.902 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           1.405    28.307    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[11]
    SLICE_X63Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    31.404    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X63Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]/C
                         clock pessimism              0.000    31.404    
                         clock uncertainty           -0.205    31.199    
    SLICE_X63Y190        FDRE (Setup_fdre_C_D)       -0.059    31.140    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[27]
  -------------------------------------------------------------------
                         required time                         31.140    
                         arrival time                         -28.307    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.862ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (msys_i/microblaze_0_Clk rise@30.000ns - msys_i/clk_wiz_0_clk_out2 rise@25.000ns)
  Data Path Delay:        1.776ns  (logic 0.379ns (21.338%)  route 1.397ns (78.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns = ( 31.404 - 30.000 ) 
    Source Clock Delay      (SCD):    1.519ns = ( 26.519 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.519    26.519    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y185        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y185        FDRE (Prop_fdre_C_Q)         0.379    26.898 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/Q
                         net (fo=2, routed)           1.397    28.295    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[3]
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404    31.404    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[3]/C
                         clock pessimism              0.000    31.404    
                         clock uncertainty           -0.205    31.199    
    SLICE_X65Y190        FDRE (Setup_fdre_C_D)       -0.042    31.157    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[3]
  -------------------------------------------------------------------
                         required time                         31.157    
                         arrival time                         -28.295    
  -------------------------------------------------------------------
                         slack                                  2.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.141ns (20.452%)  route 0.548ns (79.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/Q
                         net (fo=2, routed)           0.548     1.334    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[4]
    SLICE_X62Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X62Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.205     1.124    
    SLICE_X62Y189        FDRE (Hold_fdre_C_D)         0.052     1.176    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/D
                            (rising edge-triggered cell FDSE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.164ns (22.777%)  route 0.556ns (77.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.663     0.663    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y184        FDSE (Prop_fdse_C_Q)         0.164     0.827 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=1, routed)           0.556     1.383    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg
    SLICE_X73Y186        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.937     0.937    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/s_axi_aclk
    SLICE_X73Y186        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg/C
                         clock pessimism              0.000     0.937    
                         clock uncertainty            0.205     1.142    
    SLICE_X73Y186        FDSE (Hold_fdse_C_D)         0.075     1.217    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_metastable_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.397%)  route 0.586ns (80.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.642     0.642    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y184        FDRE (Prop_fdre_C_Q)         0.141     0.783 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           0.586     1.369    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[1]
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[1]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.205     1.123    
    SLICE_X67Y187        FDRE (Hold_fdre_C_D)         0.072     1.195    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.148ns (21.835%)  route 0.530ns (78.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.148     0.792 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.530     1.322    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[7]
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.205     1.125    
    SLICE_X69Y189        FDRE (Hold_fdre_C_D)         0.017     1.142    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.894%)  route 0.605ns (81.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           0.605     1.389    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[5]
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921     0.921    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X65Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[5]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.205     1.126    
    SLICE_X65Y190        FDRE (Hold_fdre_C_D)         0.072     1.198    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.141ns (18.677%)  route 0.614ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[10]/Q
                         net (fo=2, routed)           0.614     1.399    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[10]
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.914     0.914    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.205     1.119    
    SLICE_X54Y188        FDRE (Hold_fdre_C_D)         0.088     1.207    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.554%)  route 0.619ns (81.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/Q
                         net (fo=2, routed)           0.619     1.404    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[13]
    SLICE_X63Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X63Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.205     1.124    
    SLICE_X63Y189        FDRE (Hold_fdre_C_D)         0.066     1.190    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.141ns (18.367%)  route 0.627ns (81.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.627     1.412    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[14]
    SLICE_X65Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921     0.921    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X65Y191        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]/C
                         clock pessimism              0.000     0.921    
                         clock uncertainty            0.205     1.126    
    SLICE_X65Y191        FDRE (Hold_fdre_C_D)         0.071     1.197    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.148ns (21.414%)  route 0.543ns (78.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.148     0.792 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[12]/Q
                         net (fo=2, routed)           0.543     1.335    msys_i/serial_adc_pwm_top_0/U0/datapath/sdob_data[12]
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]/C
                         clock pessimism              0.000     0.918    
                         clock uncertainty            0.205     1.123    
    SLICE_X67Y187        FDRE (Hold_fdre_C_D)        -0.008     1.115    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             msys_i/microblaze_0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/microblaze_0_Clk rise@0.000ns - msys_i/clk_wiz_0_clk_out2 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.431%)  route 0.624ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/Q
                         net (fo=2, routed)           0.624     1.409    msys_i/serial_adc_pwm_top_0/U0/datapath/sdoa_data[12]
    SLICE_X62Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X62Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.205     1.124    
    SLICE_X62Y189        FDRE (Hold_fdre_C_D)         0.063     1.187    msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg66_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.222    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.985ns  (logic 0.210ns (3.006%)  route 6.775ns (96.994%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.197     6.197    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y173         LUT2 (Prop_lut2_I1_O)        0.105     6.302 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.579     6.880    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.105     6.985 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.985    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     3.012    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.889ns  (logic 0.210ns (3.048%)  route 6.679ns (96.952%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.444     6.444    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X3Y172         LUT6 (Prop_lut6_I4_O)        0.105     6.549 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4/O
                         net (fo=2, routed)           0.235     6.784    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_4_n_0
    SLICE_X1Y172         LUT6 (Prop_lut6_I4_O)        0.105     6.889 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     6.889    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     3.012    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.822ns  (logic 0.119ns (1.744%)  route 6.703ns (98.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.703     6.703    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X0Y176         LUT5 (Prop_lut5_I4_O)        0.119     6.822 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     6.822    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.010    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 0.108ns (1.585%)  route 6.705ns (98.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.049     6.049    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y176         LUT2 (Prop_lut2_I0_O)        0.108     6.157 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_2/O
                         net (fo=1, routed)           0.655     6.813    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473     3.009    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 0.119ns (1.766%)  route 6.621ns (98.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.621     6.621    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X0Y175         LUT3 (Prop_lut3_I1_O)        0.119     6.740 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     6.740    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[12]
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473     3.009    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.726ns  (logic 0.105ns (1.561%)  route 6.621ns (98.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.621     6.621    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X0Y175         LUT3 (Prop_lut3_I1_O)        0.105     6.726 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     6.726    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473     3.009    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 0.105ns (1.563%)  route 6.614ns (98.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.244     6.244    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.105     6.349 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.371     6.719    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.010    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 0.105ns (1.563%)  route 6.614ns (98.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.244     6.244    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.105     6.349 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.371     6.719    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.010    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 0.105ns (1.563%)  route 6.614ns (98.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.244     6.244    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.105     6.349 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.371     6.719    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.010    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.719ns  (logic 0.105ns (1.563%)  route 6.614ns (98.437%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          6.244     6.244    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y175         LUT3 (Prop_lut3_I1_O)        0.105     6.349 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.371     6.719    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.474     3.010    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y176         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.284ns  (logic 0.045ns (1.970%)  route 2.239ns (98.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.239     2.239    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X4Y172         LUT6 (Prop_lut6_I4_O)        0.045     2.284 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.284    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X4Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.945     1.894    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.319ns  (logic 0.045ns (1.941%)  route 2.274ns (98.059%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.274     2.274    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X4Y172         LUT3 (Prop_lut3_I1_O)        0.045     2.319 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.319    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X4Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.945     1.894    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.354ns  (logic 0.045ns (1.912%)  route 2.309ns (98.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.309     2.309    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.045     2.354 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.354    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.946     1.895    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.045ns (1.888%)  route 2.339ns (98.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.262     2.262    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X2Y174         LUT6 (Prop_lut6_I4_O)        0.045     2.307 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.076     2.384    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.892    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.384ns  (logic 0.045ns (1.888%)  route 2.339ns (98.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.262     2.262    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0]
    SLICE_X2Y174         LUT6 (Prop_lut6_I4_O)        0.045     2.307 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.076     2.384    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X3Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.892    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.419ns  (logic 0.045ns (1.860%)  route 2.374ns (98.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.374     2.374    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X2Y172         LUT5 (Prop_lut5_I4_O)        0.045     2.419 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     2.419    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X2Y172         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.946     1.895    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y172         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.424ns  (logic 0.045ns (1.857%)  route 2.379ns (98.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.379     2.379    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X1Y172         LUT6 (Prop_lut6_I1_O)        0.045     2.424 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000     2.424    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.946     1.895    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.045ns (1.842%)  route 2.398ns (98.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.344     2.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X2Y173         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055     2.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.045ns (1.842%)  route 2.398ns (98.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.344     2.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X2Y173         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055     2.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.443ns  (logic 0.045ns (1.842%)  route 2.398ns (98.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.344     2.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X2Y173         LUT6 (Prop_lut6_I5_O)        0.045     2.389 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055     2.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.295ns (21.677%)  route 4.679ns (78.323%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.682    22.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y172         LUT5 (Prop_lut5_I4_O)        0.105    22.616 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.663    23.279    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y172         LUT5 (Prop_lut5_I4_O)        0.105    23.384 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.648    24.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I0_O)        0.105    24.137 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.817    24.954    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y173         LUT2 (Prop_lut2_I0_O)        0.105    25.059 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.579    25.638    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.105    25.743 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.743    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     3.012    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.833ns  (logic 1.295ns (22.201%)  route 4.538ns (77.799%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.682    22.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y172         LUT5 (Prop_lut5_I4_O)        0.105    22.616 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.663    23.279    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y172         LUT5 (Prop_lut5_I4_O)        0.105    23.384 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.648    24.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I0_O)        0.105    24.137 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.817    24.954    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y173         LUT2 (Prop_lut2_I0_O)        0.105    25.059 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.438    25.497    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X1Y172         LUT6 (Prop_lut6_I0_O)        0.105    25.602 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    25.602    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.476     3.012    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y172         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.009ns  (logic 1.190ns (23.759%)  route 3.819ns (76.241%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.009ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.682    22.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y172         LUT5 (Prop_lut5_I4_O)        0.105    22.616 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           0.663    23.279    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X7Y172         LUT5 (Prop_lut5_I4_O)        0.105    23.384 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           0.648    24.032    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y172         LUT6 (Prop_lut6_I0_O)        0.105    24.137 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.535    24.672    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X2Y175         LUT6 (Prop_lut6_I0_O)        0.105    24.777 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.777    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.473     3.009    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.061ns (24.060%)  route 3.349ns (75.940%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.504    24.178    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X10Y164        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.415     2.951    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X10Y164        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.061ns (25.328%)  route 3.128ns (74.673%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.283    23.958    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.417     2.953    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 1.061ns (25.328%)  route 3.128ns (74.673%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.283    23.958    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X10Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.417     2.953    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.070ns  (logic 0.980ns (24.077%)  route 3.090ns (75.923%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.943ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT4 (Prop_lut4_I1_O)        0.267    21.829 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.682    22.511    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X5Y172         LUT5 (Prop_lut5_I4_O)        0.105    22.616 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_i_1/O
                         net (fo=3, routed)           1.118    23.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Instr_Insert_Reg_En
    SLICE_X13Y172        LUT5 (Prop_lut5_I4_O)        0.105    23.839 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000    23.839    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.061ns (26.245%)  route 2.982ns (73.755%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.137    23.811    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X8Y163         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.415     2.951    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X8Y163         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 1.061ns (27.026%)  route 2.865ns (72.974%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.950ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.020    23.695    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X8Y164         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.414     2.950    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X8Y164         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.809ns  (logic 1.061ns (27.854%)  route 2.748ns (72.146%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    3.102ns = ( 19.769 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.587    19.769    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y174         FDRE (Prop_fdre_C_Q)         0.384    20.153 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.946    21.099    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I2_O)        0.119    21.218 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.344    21.562    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y171         LUT3 (Prop_lut3_I1_O)        0.290    21.852 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.554    22.406    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y171         LUT6 (Prop_lut6_I5_O)        0.268    22.674 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.903    23.578    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X8Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.413     2.949    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X8Y165         SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.594%)  route 0.181ns (46.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.669     1.341    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y174         FDRE (Prop_fdre_C_Q)         0.164     1.505 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.181     1.686    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y175         LUT6 (Prop_lut6_I2_O)        0.045     1.731 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.943     1.892    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.191ns (56.754%)  route 0.146ns (43.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.146    18.301    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X2Y172         LUT5 (Prop_lut5_I2_O)        0.045    18.346 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X2Y172         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.946     1.895    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y172         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.191ns (42.370%)  route 0.260ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.343ns = ( 18.010 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.671    18.010    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y172         FDCE (Prop_fdce_C_Q)         0.146    18.156 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.205    18.361    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X2Y173         LUT6 (Prop_lut6_I0_O)        0.045    18.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.055    18.460    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.944     1.893    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/jump2_I_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.460ns  (logic 1.157ns (47.034%)  route 1.303ns (52.966%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.522     1.522    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X21Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/jump2_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y171        FDRE (Prop_fdre_C_Q)         0.379     1.901 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/jump2_I_reg/Q
                         net (fo=7, routed)           1.303     3.204    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_4
    SLICE_X15Y169        LUT2 (Prop_lut2_I1_O)        0.105     3.309 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__121/O
                         net (fo=1, routed)           0.000     3.309    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X15Y169        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.766 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     3.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.982 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     3.982    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X15Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.945    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.870ns  (logic 0.484ns (25.879%)  route 1.386ns (74.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.518     1.518    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X23Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.379     1.897 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=26, routed)          1.386     3.283    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid
    SLICE_X13Y174        LUT5 (Prop_lut5_I1_O)        0.105     3.388 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.388    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X13Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.404     2.940    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.348ns (18.989%)  route 1.485ns (81.011%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520     1.520    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X11Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y175        FDRE (Prop_fdre_C_Q)         0.348     1.868 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=433, routed)         1.485     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X15Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.411     2.947    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.379ns (28.857%)  route 0.934ns (71.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.525     1.525    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDRE (Prop_fdre_C_Q)         0.379     1.904 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.934     2.838    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X15Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.411     2.947    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.199ns  (logic 0.379ns (31.606%)  route 0.820ns (68.394%))
  Logic Levels:           0  
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519     1.519    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDRE (Prop_fdre_C_Q)         0.379     1.898 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.820     2.718    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X17Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.946    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X17Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.032ns  (logic 0.379ns (36.742%)  route 0.653ns (63.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.528     1.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y166        FDRE (Prop_fdre_C_Q)         0.379     1.907 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.653     2.560    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X22Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.412     2.948    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X22Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.018ns  (logic 0.379ns (37.245%)  route 0.639ns (62.755%))
  Logic Levels:           0  
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.522     1.522    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y172        FDRE (Prop_fdre_C_Q)         0.379     1.901 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.639     2.540    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X11Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405     2.941    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X11Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.379ns (37.356%)  route 0.636ns (62.644%))
  Logic Levels:           0  
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.525     1.525    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y170         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_fdre_C_Q)         0.379     1.904 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[0]/Q
                         net (fo=1, routed)           0.636     2.540    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[0]
    SLICE_X6Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.480     3.016    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.931ns  (logic 0.379ns (40.706%)  route 0.552ns (59.294%))
  Logic Levels:           0  
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.949ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.530     1.530    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y165        FDRE (Prop_fdre_C_Q)         0.379     1.909 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.552     2.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[21]
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.413     2.949    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.379ns (40.544%)  route 0.556ns (59.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.525     1.525    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDRE (Prop_fdre_C_Q)         0.379     1.904 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.556     2.460    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X8Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.459     1.459    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.536 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.411     2.947    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.647     0.647    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.108     0.897    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[18]
    SLICE_X9Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.919     1.868    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.647     0.647    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.110     0.899    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[16]
    SLICE_X8Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.919     1.868    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        1.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.868ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.647     0.647    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y167         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y167         FDRE (Prop_fdre_C_Q)         0.141     0.788 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.110     0.899    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X9Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.919     1.868    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.383%)  route 0.114ns (44.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.648     0.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.114     0.903    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.921     1.870    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.648     0.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.115     0.904    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.921     1.870    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.982%)  route 0.115ns (45.018%))
  Logic Levels:           0  
  Clock Path Skew:        1.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.648     0.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y166        FDRE (Prop_fdre_C_Q)         0.141     0.789 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.115     0.905    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.921     1.870    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y166         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.674     0.674    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y168         FDRE (Prop_fdre_C_Q)         0.141     0.815 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.114     0.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.949     1.898    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.131%)  route 0.162ns (55.869%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642     0.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDRE (Prop_fdre_C_Q)         0.128     0.770 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.162     0.932    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X15Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.866    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.426%)  route 0.095ns (36.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.674     0.674    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X6Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y168         FDRE (Prop_fdre_C_Q)         0.164     0.838 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[1]/Q
                         net (fo=1, routed)           0.095     0.933    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[1]
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.949     1.898    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y168         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.750%)  route 0.154ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.641     0.641    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X15Y173        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y173        FDCE (Prop_fdce_C_Q)         0.141     0.782 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.154     0.936    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.920     0.920    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.949 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.864    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 0.105ns (1.992%)  route 5.167ns (98.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.493     4.493    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.105     4.598 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.674     5.272    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 0.105ns (1.992%)  route 5.167ns (98.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.493     4.493    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.105     4.598 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.674     5.272    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 0.105ns (1.992%)  route 5.167ns (98.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.493     4.493    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.105     4.598 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.674     5.272    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 0.105ns (1.992%)  route 5.167ns (98.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.493     4.493    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.105     4.598 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.674     5.272    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 0.105ns (2.031%)  route 5.066ns (97.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.571     5.171    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y172         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.439    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 0.105ns (2.031%)  route 5.066ns (97.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.571     5.171    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y172         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.439    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 0.105ns (2.031%)  route 5.066ns (97.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.571     5.171    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y172         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.439    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.171ns  (logic 0.105ns (2.031%)  route 5.066ns (97.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.571     5.171    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y172         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.475    19.439    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 0.105ns (2.076%)  route 4.953ns (97.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.457     5.058    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y173         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.058ns  (logic 0.105ns (2.076%)  route 4.953ns (97.924%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           4.495     4.495    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y173         LUT1 (Prop_lut1_I0_O)        0.105     4.600 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.457     5.058    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X5Y173         FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.473     2.771    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.453ns  (logic 0.045ns (1.834%)  route 2.408ns (98.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.045     2.344 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.110     2.453    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942    18.398    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.043ns (1.750%)  route 2.415ns (98.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.043     2.342 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.458    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.043ns (1.750%)  route 2.415ns (98.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.299     2.299    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X5Y173         LUT5 (Prop_lut5_I0_O)        0.043     2.342 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.116     2.458    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.228ns  (logic 0.758ns (17.926%)  route 3.470ns (82.074%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.286     7.613    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 0.758ns (18.059%)  route 3.439ns (81.941%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255     7.582    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 0.758ns (18.059%)  route 3.439ns (81.941%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255     7.582    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 0.758ns (18.059%)  route 3.439ns (81.941%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255     7.582    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.197ns  (logic 0.758ns (18.059%)  route 3.439ns (81.941%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.255     7.582    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.089ns  (logic 0.758ns (18.536%)  route 3.331ns (81.464%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.147     7.474    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412     2.710    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.953ns  (logic 0.758ns (19.175%)  route 3.195ns (80.825%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.010     7.338    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 0.758ns (19.729%)  route 3.084ns (80.272%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.678ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.115     6.328 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.899     7.227    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.409     2.707    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.748ns (20.022%)  route 2.988ns (79.978%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.105     6.318 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.803     7.121    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.736ns  (logic 0.748ns (20.022%)  route 2.988ns (79.978%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    3.385ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.588     3.385    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y175         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y175         FDRE (Prop_fdre_C_Q)         0.433     3.818 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.000     4.818    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y171         LUT3 (Prop_lut3_I0_O)        0.105     4.923 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.507     5.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y171         LUT4 (Prop_lut4_I0_O)        0.105     5.535 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.678     6.213    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X3Y171         LUT5 (Prop_lut5_I4_O)        0.105     6.318 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.803     7.121    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.671     1.483    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.098     1.722    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.440%)  route 0.109ns (43.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.671     1.483    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.109     1.733    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.474%)  route 0.183ns (56.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.644     1.456    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y169        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y169        FDRE (Prop_fdre_C_Q)         0.141     1.597 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.183     1.780    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.921     1.710    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.117%)  route 0.176ns (57.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.176     1.786    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.000%)  route 0.187ns (57.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.141     1.602 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.187     1.789    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.921     1.710    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.342%)  route 0.170ns (54.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.671     1.483    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y172         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.170     1.794    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X5Y173         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.880%)  route 0.188ns (57.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.188     1.811    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942     1.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.699%)  route 0.189ns (57.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.189     1.812    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942     1.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.452%)  route 0.208ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.731ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.208     1.831    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.942     1.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y174         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.151%)  route 0.226ns (63.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.670     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.226     1.836    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.943     1.732    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.162ns  (logic 0.484ns (22.382%)  route 1.678ns (77.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.522     1.522    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X15Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y172        FDRE (Prop_fdre_C_Q)         0.379     1.901 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           1.145     3.046    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X15Y170        LUT2 (Prop_lut2_I0_O)        0.105     3.151 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.533     3.685    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X17Y170        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.409     2.707    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.930ns  (logic 0.505ns (26.172%)  route 1.425ns (73.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520     1.520    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y176        FDRE (Prop_fdre_C_Q)         0.379     1.899 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           0.789     2.688    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X15Y171        LUT2 (Prop_lut2_I0_O)        0.126     2.814 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.636     3.450    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X15Y171        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y171        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.246ns  (logic 0.379ns (30.422%)  route 0.867ns (69.578%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.523     1.523    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171        FDRE (Prop_fdre_C_Q)         0.379     1.902 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.867     2.769    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X16Y167        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.412     2.710    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.379ns (34.877%)  route 0.708ns (65.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520     1.520    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.379     1.899 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.708     2.607    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.379ns (34.877%)  route 0.708ns (65.123%))
  Logic Levels:           0  
  Clock Path Skew:        1.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.520     1.520    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.379     1.899 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.708     2.607    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.379ns (47.633%)  route 0.417ns (52.367%))
  Logic Levels:           0  
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.528     1.528    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDRE (Prop_fdre_C_Q)         0.379     1.907 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.417     2.324    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X15Y166        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.413     2.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.027%)  route 0.203ns (58.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.647     0.647    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDRE (Prop_fdre_C_Q)         0.141     0.788 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.203     0.991    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X15Y166        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.921     1.710    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.663%)  route 0.291ns (67.337%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.640     0.640    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.291     1.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912     1.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.663%)  route 0.291ns (67.337%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.640     0.640    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDRE (Prop_fdre_C_Q)         0.141     0.781 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.291     1.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X19Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912     1.701    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.142%)  route 0.420ns (74.858%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.642     0.642    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171        FDRE (Prop_fdre_C_Q)         0.141     0.783 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.420     1.203    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X16Y167        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.920     1.709    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.186ns (23.811%)  route 0.595ns (76.189%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.706ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.639     0.639    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y174        FDRE (Prop_fdre_C_Q)         0.141     0.780 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.361     1.141    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X15Y170        LUT2 (Prop_lut2_I1_O)        0.045     1.186 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.234     1.420    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X17Y170        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.917     1.706    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.189ns (22.688%)  route 0.644ns (77.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.645     0.645    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.141     0.786 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.336     1.123    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X15Y171        LUT2 (Prop_lut2_I1_O)        0.048     1.171 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.308     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X15Y171        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.705    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y171        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/microblaze_0_Clk

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.042ns  (logic 1.560ns (25.822%)  route 4.482ns (74.178%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  reset_IBUF_inst/O
                         net (fo=2, routed)           4.239     5.694    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X0Y171         LUT2 (Prop_lut2_I0_O)        0.105     5.799 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.243     6.042    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.474     1.474    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.693ns  (logic 1.525ns (26.788%)  route 4.168ns (73.212%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         1.420     1.420 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           3.476     4.897    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X19Y162        LUT1 (Prop_lut1_I0_O)        0.105     5.002 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.692     5.693    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X11Y172        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.408     1.408    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X11Y172        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.754ns  (logic 1.414ns (29.733%)  route 3.341ns (70.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.341     4.754    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y186         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.484     1.484    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y186         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.034ns  (logic 0.250ns (12.309%)  route 1.784ns (87.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.784     2.034    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y186         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.954     0.954    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y186         FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.501ns  (logic 0.302ns (12.071%)  route 2.199ns (87.929%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           1.865     2.122    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X19Y162        LUT1 (Prop_lut1_I0_O)        0.045     2.167 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.334     2.501    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X11Y172        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915     0.915    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X11Y172        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.645ns  (logic 0.337ns (12.721%)  route 2.309ns (87.279%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=2, routed)           2.194     2.485    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X0Y171         LUT2 (Prop_lut2_I0_O)        0.045     2.530 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     2.645    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.944     0.944    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/microblaze_0_Clk

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 2.759ns (59.083%)  route 1.911ns (40.917%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.592     5.256    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     5.943 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.043    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     6.281 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     7.204    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     7.501 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.396     7.897    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X15Y175        LUT2 (Prop_lut2_I1_O)        0.105     8.002 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.002    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 2.654ns (57.905%)  route 1.929ns (42.095%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.592     5.256    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     5.943 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.043    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     6.281 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     7.204    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     7.501 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.415     7.915    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 2.654ns (59.722%)  route 1.790ns (40.278%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.592     5.256    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     5.943 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.043    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     6.281 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     7.204    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     7.501 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.275     7.776    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.949ns  (logic 2.357ns (79.938%)  route 0.592ns (20.062%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    3.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.535     3.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y162        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.664 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.592     5.256    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X10Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     5.943 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.043    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     6.281 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.281    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X10Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.413     1.413    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X10Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 0.493ns (22.480%)  route 1.700ns (77.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.532     3.329    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y162        FDRE (Prop_fdre_C_Q)         0.379     3.708 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           1.038     4.746    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X18Y165        LUT5 (Prop_lut5_I1_O)        0.114     4.860 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.662     5.522    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X30Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.408     1.408    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X30Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.147ns  (logic 0.606ns (28.221%)  route 1.541ns (71.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.533     3.330    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.348     3.678 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.043     4.721    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X14Y159        LUT5 (Prop_lut5_I1_O)        0.258     4.979 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.499     5.477    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Y[0]
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.415     1.415    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Clk
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.128ns  (logic 0.494ns (23.214%)  route 1.634ns (76.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.532     3.329    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y162        FDRE (Prop_fdre_C_Q)         0.379     3.708 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.977     4.685    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X17Y166        LUT5 (Prop_lut5_I1_O)        0.115     4.800 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.657     5.457    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.407     1.407    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.494ns (23.511%)  route 1.607ns (76.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.534     3.331    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y160        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDRE (Prop_fdre_C_Q)         0.379     3.710 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.073     4.783    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X16Y168        LUT5 (Prop_lut5_I1_O)        0.115     4.898 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.534     5.432    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.413     1.413    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.095ns  (logic 0.484ns (23.101%)  route 1.611ns (76.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.534     3.331    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y161        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y161        FDRE (Prop_fdre_C_Q)         0.379     3.710 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.982     4.692    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X14Y160        LUT6 (Prop_lut6_I3_O)        0.105     4.797 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.629     5.426    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X14Y161        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.416     1.416    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X14Y161        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.068ns  (logic 0.599ns (28.966%)  route 1.469ns (71.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    3.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.716     1.716    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.797 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.532     3.329    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X26Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y162        FDRE (Prop_fdre_C_Q)         0.348     3.677 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.937     4.614    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y164        LUT5 (Prop_lut5_I1_O)        0.251     4.865 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.532     5.397    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X14Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414     1.414    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X14Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.930%)  route 0.151ns (54.070%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.455    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172        FDRE (Prop_fdre_C_Q)         0.128     1.583 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.151     1.734    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X15Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915     0.915    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X15Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.076%)  route 0.152ns (51.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.455    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172        FDRE (Prop_fdre_C_Q)         0.141     1.596 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.152     1.748    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X15Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.915     0.915    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X15Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.274%)  route 0.227ns (61.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.455    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y172        FDRE (Prop_fdre_C_Q)         0.141     1.596 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.227     1.823    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X15Y173        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.913     0.913    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X15Y173        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.492%)  route 0.369ns (66.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.460    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y163        FDRE (Prop_fdre_C_Q)         0.141     1.601 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/Q
                         net (fo=2, routed)           0.257     1.858    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y164        LUT6 (Prop_lut6_I3_O)        0.045     1.903 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.112     2.015    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Y[0]
    SLICE_X14Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.924     0.924    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Clk
    SLICE_X14Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[23].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.347%)  route 0.372ns (66.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.460    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.141     1.601 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.255     1.856    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X18Y165        LUT6 (Prop_lut6_I3_O)        0.045     1.901 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.117     2.018    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.922     0.922    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.257%)  route 0.391ns (67.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.460    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y163        FDRE (Prop_fdre_C_Q)         0.141     1.601 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.294     1.895    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y166        LUT6 (Prop_lut6_I3_O)        0.045     1.940 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.097     2.037    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X12Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.922     0.922    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X12Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.466%)  route 0.405ns (68.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.647     1.459    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y167        FDRE (Prop_fdre_C_Q)         0.141     1.600 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.249     1.849    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y166        LUT6 (Prop_lut6_I3_O)        0.045     1.894 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.156     2.050    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X12Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923     0.923    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X12Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.393%)  route 0.406ns (68.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y162        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y162        FDRE (Prop_fdre_C_Q)         0.141     1.602 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.240     1.842    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X12Y161        LUT6 (Prop_lut6_I3_O)        0.045     1.887 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.167     2.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X10Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923     0.923    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X10Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.266%)  route 0.429ns (69.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.649     1.461    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y163        FDRE (Prop_fdre_C_Q)         0.141     1.602 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.190     1.792    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X13Y164        LUT6 (Prop_lut6_I3_O)        0.045     1.837 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.239     2.076    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.923     0.923    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X12Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.186ns (30.293%)  route 0.428ns (69.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.786     0.786    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.812 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.650     1.462    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X23Y160        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDRE (Prop_fdre_C_Q)         0.141     1.603 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.320     1.923    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y164        LUT6 (Prop_lut6_I3_O)        0.045     1.968 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.108     2.076    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.922     0.922    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/microblaze_0_Clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.077ns  (logic 0.484ns (44.926%)  route 0.593ns (55.074%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.592     3.107    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y171         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.379     3.486 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.350     3.836    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X0Y171         LUT2 (Prop_lut2_I1_O)        0.105     3.941 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.243     4.184    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.474     1.474    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 1.613ns (48.011%)  route 1.747ns (51.989%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.428     3.851    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.345 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.345    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.445 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.445    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     4.683 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     5.606    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     5.903 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.396     6.299    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X15Y175        LUT2 (Prop_lut2_I1_O)        0.105     6.404 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.508ns (46.069%)  route 1.765ns (53.931%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.428     3.851    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.345 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.345    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.445 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.445    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     4.683 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     5.606    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     5.903 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.415     6.317    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.134ns  (logic 1.508ns (48.119%)  route 1.626ns (51.881%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.428     3.851    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.345 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.345    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.445 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.445    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     4.683 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.923     5.606    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X15Y173        LUT6 (Prop_lut6_I2_O)        0.297     5.903 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.275     6.178    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.225ns  (logic 0.498ns (22.386%)  route 1.727ns (77.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.956     4.380    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X15Y171        LUT4 (Prop_lut4_I2_O)        0.119     4.499 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.770     5.269    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X15Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.979ns  (logic 0.484ns (24.454%)  route 1.495ns (75.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.956     4.380    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X15Y171        LUT5 (Prop_lut5_I2_O)        0.105     4.485 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.539     5.023    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X15Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 0.484ns (25.456%)  route 1.417ns (74.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.613     4.037    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X15Y171        LUT5 (Prop_lut5_I2_O)        0.105     4.142 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.804     4.946    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.868ns  (logic 0.694ns (37.155%)  route 1.174ns (62.845%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.403ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523     3.038    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y171        FDRE (Prop_fdre_C_Q)         0.379     3.417 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.399     3.817    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X17Y171        LUT6 (Prop_lut6_I0_O)        0.105     3.922 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.116     4.037    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X17Y171        LUT5 (Prop_lut5_I1_O)        0.105     4.142 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.659     4.801    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X23Y175        LUT3 (Prop_lut3_I2_O)        0.105     4.906 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.906    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X23Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.403     1.403    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.662ns  (logic 0.484ns (29.113%)  route 1.178ns (70.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.588     3.103    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y173         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y173         FDRE (Prop_fdre_C_Q)         0.379     3.482 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.807     4.289    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X16Y176        LUT2 (Prop_lut2_I1_O)        0.105     4.394 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.372     4.766    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.638ns  (logic 1.211ns (73.909%)  route 0.428ns (26.091%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    3.044ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.529     3.044    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.379     3.423 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.428     3.851    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     4.345 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.345    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.445 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.445    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X10Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.238     4.683 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     4.683    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X10Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.413     1.413    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X10Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.396%)  route 0.263ns (58.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.672     1.344    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y171         FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_fdre_C_Q)         0.141     1.485 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.148     1.633    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X0Y171         LUT2 (Prop_lut2_I1_O)        0.045     1.678 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.115     1.793    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.944     0.944    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.399%)  route 0.092ns (39.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.141     1.452 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.092     1.545    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912     0.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.018%)  route 0.120ns (45.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y171        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y171        FDCE (Prop_fdce_C_Q)         0.141     1.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.120     1.576    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.916     0.916    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.562%)  route 0.168ns (54.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.311ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X19Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDCE (Prop_fdce_C_Q)         0.141     1.452 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.168     1.621    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912     0.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.799%)  route 0.232ns (62.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.647     1.319    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.141     1.460 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.232     1.692    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921     0.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.866%)  route 0.252ns (64.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.646     1.318    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X16Y167        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y167        FDCE (Prop_fdce_C_Q)         0.141     1.459 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.252     1.711    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X11Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.450%)  route 0.242ns (56.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.647     1.319    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.141     1.460 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.242     1.702    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X13Y166        LUT5 (Prop_lut5_I0_O)        0.045     1.747 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.747    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921     0.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.053%)  route 0.299ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y170        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDCE (Prop_fdce_C_Q)         0.141     1.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.299     1.755    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.912     0.912    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.141ns (27.862%)  route 0.365ns (72.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    1.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.648     1.320    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X15Y166        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y166        FDCE (Prop_fdce_C_Q)         0.141     1.461 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.365     1.826    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X7Y165         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.952     0.952    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X7Y165         FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.269%)  route 0.341ns (64.731%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.647     1.319    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y166        FDRE (Prop_fdre_C_Q)         0.141     1.460 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.341     1.802    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X13Y166        LUT4 (Prop_lut4_I0_O)        0.045     1.847 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.847    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.921     0.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X13Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  msys_i/microblaze_0_Clk

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.531ns  (logic 0.484ns (31.619%)  route 1.047ns (68.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.523     1.523    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X17Y178        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y178        FDRE (Prop_fdre_C_Q)         0.379     1.902 r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.675     2.577    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X16Y176        LUT2 (Prop_lut2_I0_O)        0.105     2.682 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.372     3.054    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.405     1.405    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.434ns  (logic 0.348ns (24.264%)  route 1.086ns (75.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.590     1.590    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X5Y177         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y177         FDRE (Prop_fdre_C_Q)         0.348     1.938 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          1.086     3.024    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y181         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.480     1.480    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y181         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.151ns  (logic 0.433ns (37.611%)  route 0.718ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.404ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.519     1.519    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X66Y185        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y185        FDRE (Prop_fdre_C_Q)         0.433     1.952 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.718     2.670    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X66Y191        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.404     1.404    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X66Y191        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.379ns (40.261%)  route 0.562ns (59.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.591     1.591    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X4Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.379     1.970 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.562     2.532    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.480     1.480    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.822%)  route 0.549ns (59.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.597     1.597    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y182         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.379     1.976 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.549     2.526    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y177         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.476     1.476    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y177         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.999ns  (logic 0.433ns (43.361%)  route 0.566ns (56.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.524     1.524    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X66Y191        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y191        FDRE (Prop_fdre_C_Q)         0.433     1.957 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.566     2.523    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X66Y185        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.400     1.400    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X66Y185        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.379ns (42.766%)  route 0.507ns (57.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.596     1.596    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.379     1.975 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.507     2.482    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.480     1.480    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.379ns (42.965%)  route 0.503ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.596     1.596    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y168         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.379     1.975 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.503     2.478    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y165         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.482     1.482    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y165         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.481%)  route 0.357ns (48.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.603ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.603     1.603    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X1Y187         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.379     1.982 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.357     2.339    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X1Y189         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.486     1.486    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X1Y189         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.786ns  (logic 0.379ns (48.201%)  route 0.407ns (51.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.414ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.535     1.535    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y195        FDRE (Prop_fdre_C_Q)         0.379     1.914 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.407     2.321    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.414     1.414    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.795%)  route 0.064ns (33.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.675     0.675    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_clk
    SLICE_X5Y182         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y182         FDRE (Prop_fdre_C_Q)         0.128     0.803 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.064     0.867    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/src_in
    SLICE_X5Y182         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.950     0.950    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X5Y182         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.676     0.676    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y167         FDRE (Prop_fdre_C_Q)         0.141     0.817 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.119     0.936    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.951     0.951    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X1Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.022%)  route 0.179ns (55.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.650     0.650    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y195        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.179     0.970    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.925     0.925    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X28Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.354%)  route 0.184ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.652     0.652    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X20Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y195        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.184     0.977    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X29Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.925     0.925    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X29Y195        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.877%)  route 0.173ns (55.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.957ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.679     0.679    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X1Y187         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y187         FDRE (Prop_fdre_C_Q)         0.141     0.820 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.173     0.993    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X1Y189         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.957     0.957    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X1Y189         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.389%)  route 0.236ns (62.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.675     0.675    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y168         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.236     1.052    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y165         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.953     0.953    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y165         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.986%)  route 0.240ns (63.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.675     0.675    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y167         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.240     1.056    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.950     0.950    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.023%)  route 0.250ns (63.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.946ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.676     0.676    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y182         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y182         FDRE (Prop_fdre_C_Q)         0.141     0.817 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.250     1.068    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y177         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.946     0.946    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y177         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.306%)  route 0.258ns (64.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.950ns
    Source Clock Delay      (SCD):    0.671ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.671     0.671    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X4Y171         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     0.812 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.258     1.070    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.950     0.950    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.651%)  route 0.272ns (62.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.645     0.645    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X66Y191        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y191        FDRE (Prop_fdre_C_Q)         0.164     0.809 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.272     1.081    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X66Y185        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.917     0.917    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X66Y185        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.081ns (2.768%)  route 2.845ns (97.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.405     4.453    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.077ns (2.800%)  route 2.673ns (97.200%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.300    -0.986    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/clk_wiz_0_clk_out2
  To Clock:  

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/clkout2_buf/O
                            (clock source 'msys_i/clk_wiz_0_clk_out2'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.325ns  (logic 3.407ns (32.998%)  route 6.918ns (67.002%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 fall edge)
                                                     12.500    12.500 f  
    BUFGCTRL_X0Y2        BUFG                         0.000    12.500 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          2.102    14.602    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X73Y184        LUT6 (Prop_lut6_I5_O)        0.105    14.707 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0/O
                         net (fo=1, routed)           4.816    19.523    scl_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.302    22.825 f  scl_OBUF_inst/O
                         net (fo=0)                   0.000    22.825    scl
    T5                                                                f  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.482ns  (logic 0.484ns (5.104%)  route 8.998ns (94.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          7.125    11.006    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y25         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.104ns  (logic 0.484ns (5.316%)  route 8.620ns (94.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.746    10.627    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y24         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.670ns  (logic 0.484ns (5.582%)  route 8.186ns (94.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.313    10.193    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    RAMB36_X3Y23         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.522ns  (logic 0.484ns (5.679%)  route 8.038ns (94.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          6.165    10.045    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[15]
    RAMB36_X3Y24         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 0.503ns (5.986%)  route 7.900ns (94.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.379     1.902 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/Q
                         net (fo=2, routed)           1.400     3.302    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[21]
    SLICE_X65Y188        LUT3 (Prop_lut3_I2_O)        0.124     3.426 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          6.500     9.926    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 3.656ns (44.405%)  route 4.577ns (55.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.559     1.559    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X72Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y182        FDRE (Prop_fdre_C_Q)         0.379     1.938 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/Q
                         net (fo=2, routed)           4.577     6.515    sdi_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.277     9.793 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     9.793    sdi
    N5                                                                r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.921ns  (logic 0.589ns (7.436%)  route 7.332ns (92.564%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          3.842     7.722    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X62Y147        LUT4 (Prop_lut4_I0_O)        0.105     7.827 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           1.617     9.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y29         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 3.700ns (47.136%)  route 4.150ns (52.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.561     1.561    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y184        FDSE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y184        FDSE (Prop_fdse_C_Q)         0.379     1.940 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/Q
                         net (fo=4, routed)           4.150     6.090    cs_OBUF
    U4                   OBUF (Prop_obuf_I_O)         3.321     9.411 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     9.411    cs
    U4                                                                r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.888ns  (logic 0.589ns (7.467%)  route 7.299ns (92.533%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.523     1.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.379     1.902 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[15]/Q
                         net (fo=9, routed)           1.874     3.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/D[15]
    SLICE_X73Y185        LUT3 (Prop_lut3_I2_O)        0.105     3.881 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          5.051     8.932    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[15]
    SLICE_X82Y136        LUT4 (Prop_lut4_I1_O)        0.105     9.037 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.374     9.411    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X3Y27         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.186ns (29.436%)  route 0.446ns (70.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X64Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/Q
                         net (fo=2, routed)           0.148     0.933    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[28]
    SLICE_X65Y189        LUT3 (Prop_lut3_I2_O)        0.045     0.978 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          0.298     1.276    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.209ns (30.435%)  route 0.478ns (69.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/Q
                         net (fo=2, routed)           0.197     1.006    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[16]
    SLICE_X65Y188        LUT3 (Prop_lut3_I2_O)        0.045     1.051 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          0.280     1.331    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.186ns (26.827%)  route 0.507ns (73.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.230     1.015    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[26]
    SLICE_X65Y189        LUT3 (Prop_lut3_I2_O)        0.045     1.060 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          0.277     1.337    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.209ns (29.936%)  route 0.489ns (70.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     0.982    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[15]
    SLICE_X70Y188        LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.315     1.342    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.209ns (29.778%)  route 0.493ns (70.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[0]/Q
                         net (fo=2, routed)           0.174     0.982    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[15]
    SLICE_X70Y188        LUT3 (Prop_lut3_I2_O)        0.045     1.027 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_17/O
                         net (fo=30, routed)          0.319     1.346    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.247ns (34.592%)  route 0.467ns (65.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X70Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.148     0.792 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.155     0.947    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[7]
    SLICE_X70Y188        LUT3 (Prop_lut3_I0_O)        0.099     1.046 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          0.312     1.358    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.186ns (25.855%)  route 0.533ns (74.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.643     0.643    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X69Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y187        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/Q
                         net (fo=2, routed)           0.197     0.981    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[14]
    SLICE_X65Y188        LUT3 (Prop_lut3_I0_O)        0.045     1.026 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          0.337     1.363    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[14]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.720ns  (logic 0.210ns (29.153%)  route 0.510ns (70.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           0.188     0.996    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[20]
    SLICE_X65Y189        LUT3 (Prop_lut3_I2_O)        0.046     1.042 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          0.323     1.364    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.724ns  (logic 0.207ns (28.594%)  route 0.517ns (71.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.164     0.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/Q
                         net (fo=2, routed)           0.214     1.022    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[17]
    SLICE_X65Y188        LUT3 (Prop_lut3_I2_O)        0.043     1.065 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.303     1.368    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.246ns (33.581%)  route 0.487ns (66.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y188        FDRE (Prop_fdre_C_Q)         0.148     0.792 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/Q
                         net (fo=2, routed)           0.157     0.950    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/D[9]
    SLICE_X66Y188        LUT3 (Prop_lut3_I0_O)        0.098     1.048 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          0.329     1.377    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/microblaze_0_Clk
  To Clock:  

Max Delay           524 Endpoints
Min Delay           524 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.387ns  (logic 3.773ns (33.136%)  route 7.614ns (66.864%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.527     1.527    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X71Y197        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y197        FDRE (Prop_fdre_C_Q)         0.379     1.906 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[3]/Q
                         net (fo=1, routed)           0.894     2.800    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[3]
    SLICE_X71Y192        LUT2 (Prop_lut2_I1_O)        0.105     2.905 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[3]_INST_0/O
                         net (fo=1, routed)           6.720     9.625    pwm_out_OBUF[3]
    R8                   OBUF (Prop_obuf_I_O)         3.289    12.914 r  pwm_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.914    pwm_out[3]
    R8                                                                r  pwm_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.992ns  (logic 3.792ns (34.497%)  route 7.200ns (65.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569     1.569    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X73Y197        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y197        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[17]/Q
                         net (fo=1, routed)           0.683     2.631    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[17]
    SLICE_X73Y197        LUT2 (Prop_lut2_I1_O)        0.105     2.736 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[17]_INST_0/O
                         net (fo=1, routed)           6.517     9.253    pwm_out_OBUF[17]
    U6                   OBUF (Prop_obuf_I_O)         3.308    12.561 r  pwm_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.561    pwm_out[17]
    U6                                                                r  pwm_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.952ns  (logic 3.929ns (35.878%)  route 7.023ns (64.122%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569     1.569    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X78Y197        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y197        FDRE (Prop_fdre_C_Q)         0.398     1.967 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[26]/Q
                         net (fo=1, routed)           0.786     2.753    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[26]
    SLICE_X80Y197        LUT2 (Prop_lut2_I0_O)        0.234     2.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[26]_INST_0/O
                         net (fo=1, routed)           6.237     9.224    pwm_out_OBUF[26]
    T8                   OBUF (Prop_obuf_I_O)         3.297    12.522 r  pwm_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    12.522    pwm_out[26]
    T8                                                                r  pwm_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.826ns  (logic 3.901ns (36.030%)  route 6.925ns (63.970%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.526     1.526    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X65Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.348     1.874 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[19]/Q
                         net (fo=1, routed)           0.754     2.628    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[19]
    SLICE_X71Y196        LUT2 (Prop_lut2_I0_O)        0.242     2.870 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[19]_INST_0/O
                         net (fo=1, routed)           6.171     9.041    pwm_out_OBUF[19]
    V7                   OBUF (Prop_obuf_I_O)         3.311    12.352 r  pwm_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    12.352    pwm_out[19]
    V7                                                                r  pwm_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 3.876ns (36.303%)  route 6.801ns (63.697%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569     1.569    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X79Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y196        FDRE (Prop_fdre_C_Q)         0.348     1.917 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[28]/Q
                         net (fo=1, routed)           0.548     2.465    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[28]
    SLICE_X78Y196        LUT2 (Prop_lut2_I0_O)        0.242     2.707 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[28]_INST_0/O
                         net (fo=1, routed)           6.253     8.960    pwm_out_OBUF[28]
    R5                   OBUF (Prop_obuf_I_O)         3.286    12.246 r  pwm_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    12.246    pwm_out[28]
    R5                                                                r  pwm_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.528ns  (logic 3.901ns (37.052%)  route 6.627ns (62.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569     1.569    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X73Y196        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y196        FDRE (Prop_fdre_C_Q)         0.348     1.917 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[4]/Q
                         net (fo=1, routed)           0.659     2.576    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[4]
    SLICE_X73Y195        LUT2 (Prop_lut2_I0_O)        0.239     2.815 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[4]_INST_0/O
                         net (fo=1, routed)           5.968     8.783    pwm_out_OBUF[4]
    U9                   OBUF (Prop_obuf_I_O)         3.314    12.097 r  pwm_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.097    pwm_out[4]
    U9                                                                r  pwm_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[51]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.441ns  (logic 3.763ns (36.037%)  route 6.679ns (63.963%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.568     1.568    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X81Y190        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y190        FDRE (Prop_fdre_C_Q)         0.379     1.947 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[51]/Q
                         net (fo=1, routed)           0.516     2.463    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[51]
    SLICE_X81Y190        LUT2 (Prop_lut2_I0_O)        0.105     2.568 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[51]_INST_0/O
                         net (fo=1, routed)           6.163     8.731    pwm_out_OBUF[51]
    P2                   OBUF (Prop_obuf_I_O)         3.279    12.009 r  pwm_out_OBUF[51]_inst/O
                         net (fo=0)                   0.000    12.009    pwm_out[51]
    P2                                                                r  pwm_out[51] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.460ns  (logic 3.937ns (37.641%)  route 6.523ns (62.359%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.521     1.521    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X58Y193        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y193        FDRE (Prop_fdre_C_Q)         0.398     1.919 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[20]/Q
                         net (fo=1, routed)           0.661     2.580    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[20]
    SLICE_X62Y193        LUT2 (Prop_lut2_I0_O)        0.235     2.815 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[20]_INST_0/O
                         net (fo=1, routed)           5.862     8.677    pwm_out_OBUF[20]
    R7                   OBUF (Prop_obuf_I_O)         3.304    11.981 r  pwm_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    11.981    pwm_out[20]
    R7                                                                r  pwm_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.396ns  (logic 3.758ns (36.150%)  route 6.638ns (63.850%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.568     1.568    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/s_axi_aclk
    SLICE_X79Y192        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y192        FDRE (Prop_fdre_C_Q)         0.379     1.947 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/phaseInverter/o_reg_reg[57]/Q
                         net (fo=1, routed)           0.667     2.614    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/output[57]
    SLICE_X81Y192        LUT2 (Prop_lut2_I0_O)        0.105     2.719 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[57]_INST_0/O
                         net (fo=1, routed)           5.970     8.690    pwm_out_OBUF[57]
    P4                   OBUF (Prop_obuf_I_O)         3.274    11.964 r  pwm_out_OBUF[57]_inst/O
                         net (fo=0)                   0.000    11.964    pwm_out[57]
    P4                                                                r  pwm_out[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_out[58]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.341ns  (logic 3.781ns (36.565%)  route 6.560ns (63.435%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.569     1.569    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X81Y193        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y193        FDRE (Prop_fdre_C_Q)         0.379     1.948 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg_reg[58]/Q
                         net (fo=1, routed)           0.540     2.489    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/mutes_reg[58]
    SLICE_X81Y193        LUT2 (Prop_lut2_I1_O)        0.105     2.594 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_out[58]_INST_0/O
                         net (fo=1, routed)           6.020     8.613    pwm_out_OBUF[58]
    T3                   OBUF (Prop_obuf_I_O)         3.297    11.910 r  pwm_out_OBUF[58]_inst/O
                         net (fo=0)                   0.000    11.910    pwm_out[58]
    T3                                                                r  pwm_out[58] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.248ns (50.541%)  route 0.243ns (49.459%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y189        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=29, routed)          0.243     1.028    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[0]
    SLICE_X70Y189        LUT6 (Prop_lut6_I4_O)        0.045     1.073 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/FSM_sequential_NEXT_STATE_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     1.073    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]_2
    SLICE_X70Y189        MUXF7 (Prop_muxf7_I0_O)      0.062     1.135 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.135    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]_i_1_n_0
    SLICE_X70Y189        LDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.289ns (54.829%)  route 0.238ns (45.171%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y189        FDRE (Prop_fdre_C_Q)         0.128     0.772 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q
                         net (fo=25, routed)          0.238     1.010    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[1]
    SLICE_X68Y189        LUT5 (Prop_lut5_I3_O)        0.099     1.109 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]_i_2/O
                         net (fo=1, routed)           0.000     1.109    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]_i_2_n_0
    SLICE_X68Y189        MUXF7 (Prop_muxf7_I0_O)      0.062     1.171 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.171    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]_i_1_n_0
    SLICE_X68Y189        LDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.530ns  (logic 0.231ns (43.603%)  route 0.299ns (56.397%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/Q
                         net (fo=5, routed)           0.127     0.912    msys_i/serial_adc_pwm_top_0/U0/fsm/reg_read
    SLICE_X68Y188        LUT6 (Prop_lut6_I2_O)        0.045     0.957 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]_i_3/O
                         net (fo=1, routed)           0.056     1.013    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]_i_3_n_0
    SLICE_X68Y188        LUT6 (Prop_lut6_I0_O)        0.045     1.058 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.174    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]_i_1_n_0
    SLICE_X65Y188        LDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.186ns (27.727%)  route 0.485ns (72.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.208     0.993    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y189        LUT3 (Prop_lut3_I1_O)        0.045     1.038 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          0.277     1.315    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.680ns  (logic 0.231ns (33.984%)  route 0.449ns (66.016%))
  Logic Levels:           2  (LUT5=2)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X71Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/reg_read_reg_reg/Q
                         net (fo=5, routed)           0.122     0.907    msys_i/serial_adc_pwm_top_0/U0/fsm/reg_read
    SLICE_X69Y188        LUT5 (Prop_lut5_I2_O)        0.045     0.952 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]_i_2/O
                         net (fo=1, routed)           0.080     1.032    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]_i_2_n_0
    SLICE_X69Y188        LUT5 (Prop_lut5_I0_O)        0.045     1.077 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]_i_1/O
                         net (fo=1, routed)           0.246     1.324    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]_i_1_n_0
    SLICE_X65Y188        LDCE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.186ns (26.017%)  route 0.529ns (73.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.208     0.993    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y189        LUT3 (Prop_lut3_I1_O)        0.045     1.038 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          0.321     1.359    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y36         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.719ns  (logic 0.189ns (26.278%)  route 0.530ns (73.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.208     0.993    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y189        LUT3 (Prop_lut3_I1_O)        0.048     1.041 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          0.323     1.363    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.186ns (25.143%)  route 0.554ns (74.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.251     1.036    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y188        LUT3 (Prop_lut3_I1_O)        0.045     1.081 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.303     1.384    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.189ns (25.376%)  route 0.556ns (74.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.208     0.993    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y189        LUT3 (Prop_lut3_I1_O)        0.048     1.041 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          0.348     1.389    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.189ns (24.619%)  route 0.579ns (75.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.644     0.644    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y188        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.257     1.042    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y188        LUT3 (Prop_lut3_I1_O)        0.048     1.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_chan_sel_mux/adc_pwm_LUT_16_i_11/O
                         net (fo=30, routed)          0.322     1.412    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/clk_wiz_0_clk_out2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 1.445ns (25.535%)  route 4.213ns (74.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           4.213     5.658    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X70Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.402     1.402    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X70Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.024ns  (logic 1.444ns (28.753%)  route 3.579ns (71.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.405ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           3.579     5.024    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X70Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          1.405     1.405    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X70Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.100ns  (logic 0.281ns (13.379%)  route 1.819ns (86.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           1.819     2.100    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X70Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X70Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/clk_wiz_0_clk_out2  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.571ns  (logic 0.281ns (10.936%)  route 2.290ns (89.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           2.290     2.571    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X70Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/clk_wiz_0_clk_out2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=91, routed)          0.915     0.915    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X70Y183        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/microblaze_0_Clk

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[13]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[6]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 3.312ns (36.989%)  route 5.642ns (63.011%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.725     8.954    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.390     1.390    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[9]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.909ns  (logic 3.312ns (37.176%)  route 5.597ns (62.824%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.680     8.909    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.392     1.392    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[11]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.909ns  (logic 3.312ns (37.176%)  route 5.597ns (62.824%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.680     8.909    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.392     1.392    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[12]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.909ns  (logic 3.312ns (37.176%)  route 5.597ns (62.824%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.359     4.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/ramloop[5].ram.ram_douta[5]
    SLICE_X62Y153        LUT6 (Prop_lut6_I3_O)        0.105     4.589 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.589    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_4_n_0
    SLICE_X62Y153        MUXF7 (Prop_muxf7_I1_O)      0.206     4.795 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.795    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X62Y153        MUXF8 (Prop_muxf8_I0_O)      0.082     4.877 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=3, routed)           1.525     6.401    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[5]
    SLICE_X59Y168        LUT2 (Prop_lut2_I1_O)        0.259     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31/O
                         net (fo=1, routed)           0.000     6.660    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg[15]_i_31_n_0
    SLICE_X59Y168        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     6.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.992    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_15_n_0
    SLICE_X59Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           1.033     8.124    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg_reg[0][0]
    SLICE_X60Y170        LUT6 (Prop_lut6_I4_O)        0.105     8.229 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/comp_reg[15]_i_1/O
                         net (fo=16, routed)          0.680     8.909    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg0
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       1.392     1.392    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X61Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_flash_io0_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  spi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  spi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.247    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.869     0.869    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io3_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  spi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  spi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.249    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.868     0.868    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io2_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  spi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  spi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.251    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.868     0.868    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io1_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  spi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  spi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.257    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.869     0.869    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 esp32_mosi
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  esp32_mosi (IN)
                         net (fo=0)                   0.000     0.000    esp32_mosi
    A1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  esp32_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.263    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.865     0.865    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.158ns (50.757%)  route 0.153ns (49.243%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y188        LDCE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/G
    SLICE_X65Y188        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[2]/Q
                         net (fo=1, routed)           0.153     0.311    msys_i/serial_adc_pwm_top_0/U0/fsm/NEXT_STATE[2]
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.918     0.918    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X67Y187        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.139%)  route 0.170ns (51.861%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y188        LDCE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/G
    SLICE_X65Y188        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[3]/Q
                         net (fo=1, routed)           0.170     0.328    msys_i/serial_adc_pwm_top_0/U0/fsm/NEXT_STATE[3]
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.919     0.919    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y188        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.158ns (48.092%)  route 0.171ns (51.908%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y189        LDCE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/G
    SLICE_X68Y189        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[0]/Q
                         net (fo=1, routed)           0.171     0.329    msys_i/serial_adc_pwm_top_0/U0/fsm/NEXT_STATE[0]
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.178ns (54.167%)  route 0.151ns (45.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y189        LDCE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/G
    SLICE_X70Y189        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_NEXT_STATE_reg[1]/Q
                         net (fo=1, routed)           0.151     0.329    msys_i/serial_adc_pwm_top_0/U0/fsm/NEXT_STATE[1]
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.920     0.920    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X69Y189        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/microblaze_0_Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.244ns (24.659%)  route 0.746ns (75.341%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y153        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X62Y153        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.190     0.354    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X63Y153        MUXF8 (Prop_muxf8_S_O)       0.080     0.434 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=5, routed)           0.556     0.990    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/douta[0]
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/microblaze_0_Clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=11135, routed)       0.907     0.907    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X60Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/C





