HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:RTG4_CoreRISCV_AXI4_BaseDesign
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/131||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/132||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/133||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||RTG4_CoreRISCV_AXI4_BaseDesign.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/134||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/135||corejtagdebug.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\COREJTAGDEBUG\1.0.102\rtl\vlog\core\corejtagdebug.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/136||corespi.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/137||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CG775 ||@W:Found Component MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB||RTG4_CoreRISCV_AXI4_BaseDesign.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/138||mirslv2mirmstrbridge_ahb.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/21
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/143||Top.v(3201);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3201
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/144||Top.v(3201);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3201
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/145||Top.v(3197);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3197
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/146||Top.v(3197);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3197
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(147);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/147||Top.v(3193);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3193
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/148||Top.v(3193);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3193
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 3||RTG4_CoreRISCV_AXI4_BaseDesign.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/149||Top.v(3189);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3189
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 3||RTG4_CoreRISCV_AXI4_BaseDesign.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/150||Top.v(3189);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3189
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/151||Top.v(3185);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3185
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/152||Top.v(3185);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3185
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/153||Top.v(3181);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3181
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/154||Top.v(3181);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3181
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 2||RTG4_CoreRISCV_AXI4_BaseDesign.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/155||Top.v(3177);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3177
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 2||RTG4_CoreRISCV_AXI4_BaseDesign.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/156||Top.v(3177);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3177
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/157||Top.v(3173);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3173
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/158||Top.v(3173);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3173
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/159||Top.v(3169);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/160||Top.v(3169);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||RTG4_CoreRISCV_AXI4_BaseDesign.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\synthesis\RTG4_CoreRISCV_AXI4_BaseDesign.srr'/linenumber/161||Top.v(3165);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Desktop\RTG4_CoreRISCV_AXI4_MultiProcessorDesign\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v'/linenumber/3165
Implementation;Synthesis||(null)||Please refer to the log file for details about 6266 Warning(s)||RTG4_CoreRISCV_AXI4_BaseDesign.srr;liberoaction://open_report/file/RTG4_CoreRISCV_AXI4_BaseDesign.srr||(null);(null)
