$date
	Thu Jan 29 13:40:18 2026
$end
$version
	QuestaSim Version 10.7c
$end
$timescale
	1ps
$end

$scope module uvm_root $end
$upscope $end

$scope module tb $end
$var reg 1 ! clk_axi $end
$var reg 1 " clk_periph $end
$var reg 1 # axi_resetn $end

$scope module dut $end
$var parameter 32 $ ADDR_WIDTH $end
$var parameter 32 % DATA_WIDTH $end
$var parameter 32 & FIFO_DEPTH $end
$var parameter 32 ' PTR $end
$var wire 1 ( clk_axi $end
$var wire 1 ) clk_periph $end
$var wire 1 * axi_resetn_i $end
$var wire 1 + axi_awaddr_i [3] $end
$var wire 1 , axi_awaddr_i [2] $end
$var wire 1 - axi_awaddr_i [1] $end
$var wire 1 . axi_awaddr_i [0] $end
$var wire 1 / axi_awvalid_i $end
$var reg 1 0 axi_awready_o $end
$var wire 1 1 axi_wdata_i [31] $end
$var wire 1 2 axi_wdata_i [30] $end
$var wire 1 3 axi_wdata_i [29] $end
$var wire 1 4 axi_wdata_i [28] $end
$var wire 1 5 axi_wdata_i [27] $end
$var wire 1 6 axi_wdata_i [26] $end
$var wire 1 7 axi_wdata_i [25] $end
$var wire 1 8 axi_wdata_i [24] $end
$var wire 1 9 axi_wdata_i [23] $end
$var wire 1 : axi_wdata_i [22] $end
$var wire 1 ; axi_wdata_i [21] $end
$var wire 1 < axi_wdata_i [20] $end
$var wire 1 = axi_wdata_i [19] $end
$var wire 1 > axi_wdata_i [18] $end
$var wire 1 ? axi_wdata_i [17] $end
$var wire 1 @ axi_wdata_i [16] $end
$var wire 1 A axi_wdata_i [15] $end
$var wire 1 B axi_wdata_i [14] $end
$var wire 1 C axi_wdata_i [13] $end
$var wire 1 D axi_wdata_i [12] $end
$var wire 1 E axi_wdata_i [11] $end
$var wire 1 F axi_wdata_i [10] $end
$var wire 1 G axi_wdata_i [9] $end
$var wire 1 H axi_wdata_i [8] $end
$var wire 1 I axi_wdata_i [7] $end
$var wire 1 J axi_wdata_i [6] $end
$var wire 1 K axi_wdata_i [5] $end
$var wire 1 L axi_wdata_i [4] $end
$var wire 1 M axi_wdata_i [3] $end
$var wire 1 N axi_wdata_i [2] $end
$var wire 1 O axi_wdata_i [1] $end
$var wire 1 P axi_wdata_i [0] $end
$var wire 1 Q axi_wstrb_i [3] $end
$var wire 1 R axi_wstrb_i [2] $end
$var wire 1 S axi_wstrb_i [1] $end
$var wire 1 T axi_wstrb_i [0] $end
$var wire 1 U axi_wvalid_i $end
$var reg 1 V axi_wready_o $end
$var reg 2 W axi_bresp_o [1:0] $end
$var reg 1 X axi_bvalid_o $end
$var wire 1 Y axi_bready_i $end
$var wire 1 Z axi_araddr_i [3] $end
$var wire 1 [ axi_araddr_i [2] $end
$var wire 1 \ axi_araddr_i [1] $end
$var wire 1 ] axi_araddr_i [0] $end
$var wire 1 ^ axi_arvalid_i $end
$var reg 1 _ axi_arready_o $end
$var reg 32 ` axi_rdata_o [31:0] $end
$var reg 2 a axi_rresp_o [1:0] $end
$var reg 1 b axi_rvalid_o $end
$var wire 1 c axi_rready_i $end
$var wire 1 d periph_rd_en_i $end
$var reg 32 e periph_rdata_o [31:0] $end
$var reg 1 f periph_rvalid_o $end
$var wire 1 g periph_empty_o $end
$var wire 1 h periph_full_o $end
$var wire 1 i irq_clear_full_i $end
$var wire 1 j irq_clear_empty_i $end
$var wire 1 k irq_full_o $end
$var wire 1 l irq_empty_o $end
$var reg 4 m fifo_wr_ptr_bin_r [3:0] $end
$var reg 4 n fifo_rd_ptr_bin_r [3:0] $end
$var reg 4 o fifo_wr_ptr_gray_r [3:0] $end
$var reg 4 p fifo_rd_ptr_gray_r [3:0] $end
$var reg 4 q fifo_rd_ptr_gray_sync_axi_1 [3:0] $end
$var reg 4 r fifo_rd_ptr_gray_sync_axi_2 [3:0] $end
$var reg 4 s fifo_wr_ptr_gray_sync_periph_1 [3:0] $end
$var reg 4 t fifo_wr_ptr_gray_sync_periph_2 [3:0] $end
$var reg 1 u axi_aw_pending_r $end
$var reg 4 v axi_awaddr_latched_r [3:0] $end
$var reg 1 w axi_w_pending_r $end
$var reg 32 x axi_wdata_latched_r [31:0] $end
$var wire 1 y fifo_wr_addr_w [2] $end
$var wire 1 z fifo_wr_addr_w [1] $end
$var wire 1 { fifo_wr_addr_w [0] $end
$var wire 1 | fifo_rd_addr_w [2] $end
$var wire 1 } fifo_rd_addr_w [1] $end
$var wire 1 ~ fifo_rd_addr_w [0] $end
$var wire 1 !! fifo_rd_bin_sync_axi [3] $end
$var wire 1 "! fifo_rd_bin_sync_axi [2] $end
$var wire 1 #! fifo_rd_bin_sync_axi [1] $end
$var wire 1 $! fifo_rd_bin_sync_axi [0] $end
$var wire 1 %! fifo_wr_bin_sync_periph [3] $end
$var wire 1 &! fifo_wr_bin_sync_periph [2] $end
$var wire 1 '! fifo_wr_bin_sync_periph [1] $end
$var wire 1 (! fifo_wr_bin_sync_periph [0] $end
$var wire 1 )! fifo_wr_bin_next_w [3] $end
$var wire 1 *! fifo_wr_bin_next_w [2] $end
$var wire 1 +! fifo_wr_bin_next_w [1] $end
$var wire 1 ,! fifo_wr_bin_next_w [0] $end
$var wire 1 -! fifo_full_axi_w $end
$var wire 1 .! fifo_empty_periph_w $end
$var wire 1 /! fifo_empty_axi_w $end
$var wire 1 0! occupancy_axi_w [3] $end
$var wire 1 1! occupancy_axi_w [2] $end
$var wire 1 2! occupancy_axi_w [1] $end
$var wire 1 3! occupancy_axi_w [0] $end

$scope function bin2gray $end
$var reg 4 4! bin2gray [3:0] $end
$var reg 4 5! bin [3:0] $end
$upscope $end

$scope function gray2bin $end
$var reg 4 6! gray2bin [3:0] $end
$var reg 4 7! gray [3:0] $end
$var integer 32 8! i $end
$upscope $end
$upscope $end
$upscope $end

$scope begin uvm_pkg $end
$var parameter 32 9! UVM_HDL_MAX_WIDTH $end
$var parameter 32 :! UVM_STREAMBITS $end
$var parameter 32 ;! UVM_RADIX $end
$var parameter 32 <! UVM_MACRO_NUMFLAGS $end
$var parameter 32 =! UVM_DEFAULT $end
$var parameter 32 >! UVM_ALL_ON $end
$var parameter 32 ?! UVM_FLAGS_ON $end
$var parameter 32 @! UVM_FLAGS_OFF $end
$var parameter 32 A! UVM_COPY $end
$var parameter 32 B! UVM_NOCOPY $end
$var parameter 32 C! UVM_COMPARE $end
$var parameter 32 D! UVM_NOCOMPARE $end
$var parameter 32 E! UVM_PRINT $end
$var parameter 32 F! UVM_NOPRINT $end
$var parameter 32 G! UVM_RECORD $end
$var parameter 32 H! UVM_NORECORD $end
$var parameter 32 I! UVM_PACK $end
$var parameter 32 J! UVM_NOPACK $end
$var parameter 32 K! UVM_PHYSICAL $end
$var parameter 32 L! UVM_ABSTRACT $end
$var parameter 32 M! UVM_READONLY $end
$var parameter 32 N! UVM_NODEFPRINT $end
$var parameter 32 O! UVM_MACRO_EXTRAS $end
$var parameter 32 P! UVM_FLAGS $end
$var parameter 32 Q! UVM_UNPACK $end
$var parameter 32 R! UVM_CHECK_FIELDS $end
$var parameter 32 S! UVM_END_DATA_EXTRA $end
$var parameter 32 T! UVM_START_FUNCS $end
$var parameter 32 U! UVM_SET $end
$var parameter 32 V! UVM_SETINT $end
$var parameter 32 W! UVM_SETOBJ $end
$var parameter 32 X! UVM_SETSTR $end
$var parameter 32 Y! UVM_END_FUNCS $end
$var parameter 32 Z! UVM_STR_CRC_POLYNOMIAL $end
$var parameter 32 [! UVM_STDOUT $end
$var parameter 32 \! UVM_LINE_WIDTH $end
$var parameter 32 ]! UVM_NUM_LINES $end
$var parameter 32 ^! UVM_SMALL_STRING $end
$var parameter 32 _! UVM_LARGE_STRING $end
$var reg 1 `! uvm_start_uvm_declarations $end
$var integer 32 a! uvm_global_random_seed $end
$var integer 32 b! UVM_UNBOUNDED_CONNECTIONS $end

$scope function uvm_hdl_check_path $end
$var integer 32 c! uvm_hdl_check_path $end
$upscope $end

$scope function uvm_hdl_deposit $end
$var integer 32 d! uvm_hdl_deposit $end
$var reg 1024 e! value [1023:0] $end
$upscope $end

$scope function uvm_hdl_force $end
$var integer 32 f! uvm_hdl_force $end
$var reg 1024 g! value [1023:0] $end
$upscope $end

$scope task uvm_hdl_force_time $end
$var reg 1024 h! value [1023:0] $end
$var time 64 i! force_time $end
$upscope $end

$scope function uvm_hdl_release_and_read $end
$var integer 32 j! uvm_hdl_release_and_read $end
$var reg 1024 k! value [1023:0] $end
$upscope $end

$scope function uvm_hdl_release $end
$var integer 32 l! uvm_hdl_release $end
$upscope $end

$scope function uvm_hdl_read $end
$var integer 32 m! uvm_hdl_read $end
$var reg 1024 n! value [1023:0] $end
$upscope $end

$scope function uvm_dpi_get_next_arg_c $end
$upscope $end

$scope function uvm_dpi_get_tool_name_c $end
$upscope $end

$scope function uvm_dpi_get_tool_version_c $end
$upscope $end

$scope function uvm_dpi_get_next_arg $end
$upscope $end

$scope function uvm_dpi_get_tool_name $end
$upscope $end

$scope function uvm_dpi_get_tool_version $end
$upscope $end

$scope function uvm_dpi_regcomp $end
$upscope $end

$scope function uvm_dpi_regexec $end
$var integer 32 o! uvm_dpi_regexec $end
$upscope $end

$scope function uvm_dpi_regfree $end
$upscope $end

$scope function uvm_re_match $end
$var integer 32 p! uvm_re_match $end
$upscope $end

$scope function uvm_dump_re_cache $end
$upscope $end

$scope function uvm_glob_to_re $end
$upscope $end

$scope function uvm_revision_string $end
$upscope $end

$scope function uvm_radix_to_string $end
$var integer 32 q! radix $end
$upscope $end

$scope function uvm_instance_scope $end
$var reg 8 r! c [7:0] $end
$var integer 32 s! pos $end
$upscope $end

$scope function uvm_oneway_hash $end
$var integer 32 t! uvm_oneway_hash $end
$var integer 32 u! seed $end
$var reg 1 v! msb $end
$var reg 8 w! current_byte [7:0] $end
$var reg 32 x! crc1 [31:0] $end
$upscope $end

$scope function uvm_create_random_seed $end
$var integer 32 y! uvm_create_random_seed $end
$upscope $end

$scope function uvm_object_value_str $end
$upscope $end

$scope function uvm_leaf_scope $end
$var reg 8 z! scope_separator [7:0] $end
$var reg 8 {! bracket_match [7:0] $end
$var integer 32 |! pos $end
$var integer 32 }! bmatches $end
$upscope $end

$scope function uvm_vector_to_string $end
$var reg 4096 ~! value [4095:0] $end
$var integer 32 !" size $end
$var integer 32 "" radix $end
$upscope $end

$scope function uvm_get_array_index_int $end
$var integer 32 #" uvm_get_array_index_int $end
$var reg 1 $" is_wildcard $end
$var integer 32 %" i $end
$upscope $end

$scope function uvm_get_array_index_string $end
$var reg 1 &" is_wildcard $end
$var integer 32 '" i $end
$upscope $end

$scope function uvm_is_array $end
$var reg 1 (" uvm_is_array $end
$upscope $end

$scope function uvm_has_wildcard $end
$upscope $end

$scope task run_test $end
$upscope $end

$scope function global_stop_request $end
$upscope $end

$scope function set_global_timeout $end
$var time 64 )" timeout $end
$var reg 1 *" overridable $end
$upscope $end

$scope function set_global_stop_timeout $end
$var time 64 +" timeout $end
$upscope $end

$scope function uvm_report_enabled $end
$var reg 1 ," uvm_report_enabled $end
$var integer 32 -" verbosity $end
$var reg 2 ." severity [1:0] $end
$upscope $end

$scope function uvm_report $end
$var reg 2 /" severity [1:0] $end
$var integer 32 0" verbosity $end
$var integer 32 1" line $end
$upscope $end

$scope function uvm_report_info $end
$var integer 32 2" verbosity $end
$var integer 32 3" line $end
$upscope $end

$scope function uvm_report_warning $end
$var integer 32 4" verbosity $end
$var integer 32 5" line $end
$upscope $end

$scope function uvm_report_error $end
$var integer 32 6" verbosity $end
$var integer 32 7" line $end
$upscope $end

$scope function uvm_report_fatal $end
$var integer 32 8" verbosity $end
$var integer 32 9" line $end
$upscope $end

$scope function uvm_string_to_severity $end
$var reg 1 :" uvm_string_to_severity $end
$var reg 2 ;" sev [1:0] $end
$upscope $end

$scope function uvm_string_to_action $end
$upscope $end

$scope function set_config_int $end
$var reg 4096 <" value [4095:0] $end
$upscope $end

$scope function set_config_object $end
$var reg 1 =" clone $end
$upscope $end

$scope function set_config_string $end
$upscope $end

$scope function uvm_is_match $end
$var reg 1 >" uvm_is_match $end
$upscope $end

$scope function uvm_string_to_bits $end
$var reg 115200 ?" uvm_string_to_bits [115199:0] $end
$upscope $end

$scope function uvm_bits_to_string $end
$var reg 115200 @" str [115199:0] $end
$upscope $end

$scope task uvm_wait_for_nba_region $end
$var integer 32 A" nba $end
$var integer 32 B" next_nba $end
$upscope $end

$scope function uvm_split_string $end
$upscope $end

$scope function uvm_hdl_concat2string $end
$upscope $end
$upscope $end

$scope begin axi4_uvm_pkg $end
$upscope $end

$scope begin testbench_sv_unit $end
$upscope $end

$scope begin std $end
$upscope $end

$scope begin questa_uvm_pkg $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&"
0("
0:"
b0 ;"
bx ?"
bx @"
bx e!
bx g!
bx h!
bx k!
bx n!
1`!
1v!
b1110010 w!
b10000010101111110010001000101101 x!
bx ~!
0$"
0*"
0,"
b0 ."
b0 /"
bx <"
0="
0>"
0!
0"
0#
00
0V
b0 W
0X
0_
b0 `
b0 a
0b
b0 e
0f
b0 m
b0 n
b0 o
b0 p
b0 q
b0 r
b0 s
b0 t
0u
b0 v
0w
b0 x
bx 4!
bx 5!
b0 6!
b0 7!
b10000000000 9!
b1000000000000 :!
b1111000000000000000000000000 ;!
b10001 <!
b10101010101 =!
b101010101 >!
b101010101 ?!
b0 @!
b1 A!
b10 B!
b100 C!
b1000 D!
b10000 E!
b100000 F!
b1000000 G!
b10000000 H!
b100000000 I!
b1000000000 J!
b10000000000000 K!
b100000000000000 L!
b1000000000000000 M!
b10000000000000000 N!
b100000000000000000 O!
b100000000000000001 P!
b100000000000000010 Q!
b100000000000000011 R!
b100000000000000100 S!
b100000000000000101 T!
b100000000000000110 U!
b100000000000000110 V!
b100000000000000111 W!
b100000000000001000 X!
b100000000000001000 Y!
b100110000010001110110110110 Z!
b1 [!
b1111000 \!
b1111000 ]!
b1110111111 ^!
b11100000111111111 _!
b100 $
b100000 %
b1000 &
b11 '
b0 q!
b0 z!
b0 {!
b0 |!
b0 }!
b0 '"
b0 c!
b0 d!
b0 f!
b0 j!
b0 l!
b0 m!
b1 o!
b0 p!
b1101001011000001111100000011110 a!
b101110 r!
b111 s!
b111100001111100011100010011011 t!
b1101001011000001111100000011110 u!
b10110001100101110110011110110011 y!
b0 !"
b0 ""
b0 #"
b0 %"
b111110100 -"
b0 0"
b0 1"
b11001000 2"
b11011000 3"
b0 4"
b0 5"
b0 6"
b0 7"
b0 8"
b0 9"
b100011 A"
b100011 B"
b11111111111111111111111111111111 b!
b11111111111111111111111111111111 8!
bx i!
bx )"
bx +"
0*
0)
0(
0.
0-
0,
0+
0/
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
0T
0S
0R
0Q
0U
0Y
0]
0\
0[
0Z
0^
0c
0d
1g
0h
0i
0j
0k
0l
0{
0z
0y
0~
0}
0|
0$!
0#!
0"!
0!!
0(!
0'!
0&!
0%!
1,!
0+!
0*!
0)!
0-!
1.!
1/!
03!
02!
01!
00!
$end
#5000
1!
1(
#7000
1"
1)
#10000
0!
0(
#14000
0"
0)
#15000
1!
1(
#20000
0!
0(
#21000
1"
1)
#25000
1!
1(
#28000
0"
0)
#30000
0!
0(
#35000
1"
1!
1)
1(
#40000
0!
0(
#42000
0"
0)
#45000
1!
1(
#49000
1"
1)
#50000
1#
0!
1*
0(
b100100 B"
b100100 A"
b101110 z!
b1 |!
b0 |!
b1100001101010000 ~!
b1000000 !"
b1001000000000000000000000000 ""
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b10 ~!
b100000 !"
b10000000000000000000000000 ""
b0 }!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11101 |!
b11100 |!
b11011 |!
b11010 |!
b11001 |!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b100101 B"
b111100001111100011100010011100 y!
b100101 A"
#55000
1!
1(
10
1V
1_
1/
1T
1S
1R
1Q
1O
1N
1M
1L
1K
1J
1I
1G
1E
1B
1A
1@
1?
1>
1=
1;
1:
19
17
16
15
14
13
11
1U
#56000
0"
0)
#60000
0!
0(
#63000
1"
1)
#65000
1!
1(
b1 5!
b1 4!
1u
1w
b10111110111011111100101011111110 x
b1 m
b1 o
1X
0u
0w
0/!
1{
0,!
1+!
13!
0/
0U
1Y
#70000
0"
0!
0)
0(
#75000
1!
1(
b0 }!
b1 |!
b0 |!
b1100001101010000 ~!
b1000000 !"
b1001000000000000000000000000 ""
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b10 ~!
b100000 !"
b10000000000000000000000000 ""
b0 }!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11101 |!
b11100 |!
b11011 |!
b11010 |!
b11001 |!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b100110 B"
00
0V
0X
b100110 A"
0Y
#77000
1"
1)
b1 s
#80000
0!
0(
#84000
0"
0)
#85000
1!
1(
10
1V
#90000
0!
0(
#91000
1"
1)
b1 t
b1 7!
b10 8!
b1 8!
b0 8!
b1 6!
b11111111111111111111111111111111 8!
1(!
0.!
0g
#95000
1!
1(
#98000
0"
0)
#100000
0!
0(
#105000
1"
1!
1)
1(
#110000
0!
0(
#112000
0"
0)
#115000
1!
1(
#119000
1"
1)
#120000
0!
0(
#125000
1!
1(
#126000
0"
0)
#130000
0!
0(
#133000
1"
1)
#135000
1!
1(
#140000
0"
0!
0)
0(
#145000
1!
1(
#147000
1"
1)
#150000
0!
0(
#154000
0"
0)
#155000
1!
1(
#160000
0!
0(
#161000
1"
1)
#165000
1!
1(
#168000
0"
0)
#170000
0!
0(
#175000
b111100001111100011100010011110 y!
1"
1!
1)
1(
b100111 B"
b100111 A"
#180000
0!
0(
#182000
0"
0)
#185000
1!
1(
#189000
1"
1)
1d
#190000
0!
0(
#195000
1!
1(
#196000
0"
0)
#200000
0!
0(
#203000
1"
1)
b0 }!
b1 |!
b0 |!
b101010101110011000 ~!
b1000000 !"
b1001000000000000000000000000 ""
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b10010010011111000 ~!
b0 }!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b10 ~!
b100000 !"
b10000000000000000000000000 ""
b0 }!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b11101 |!
b11100 |!
b11011 |!
b11010 |!
b11001 |!
b11000 |!
b10111 |!
b10110 |!
b10101 |!
b10100 |!
b10011 |!
b10010 |!
b10001 |!
b10000 |!
b1111 |!
b1110 |!
b1101 |!
b1100 |!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b0 }!
b1011 |!
b1010 |!
b1001 |!
b1000 |!
b111 |!
b110 |!
b101 |!
b100 |!
b11 |!
b10 |!
b11111111111111111111111111111111 }!
b101000 B"
b10111110111011111100101011111110 e
1f
b1 n
b1 p
b101000 A"
1.!
1~
0d
1g
#205000
1!
1(
b1 q
#210000
0"
0!
0)
0(
#215000
1!
1(
b1 r
b10 8!
b1 8!
b0 8!
b11111111111111111111111111111111 8!
1$!
03!
1/!
#217000
1"
1)
0f
#220000
0!
0(
#224000
0"
0)
#225000
1!
1(
#230000
0!
0(
#231000
1"
1)
#235000
1!
1(
#238000
0"
0)
#240000
0!
0(
#245000
1"
1!
1)
1(
#250000
0!
0(
#252000
0"
0)
#255000
1!
1(
#259000
1"
1)
#260000
0!
0(
#265000
1!
1(
#266000
0"
0)
#270000
0!
0(
#273000
1"
1)
#275000
1!
1(
#280000
0"
0!
0)
0(
#285000
1!
1(
#287000
1"
1)
#290000
0!
0(
#294000
0"
0)
#295000
1!
1(
#300000
0!
0(
#301000
1"
1)
#305000
1!
1(
#308000
0"
0)
#310000
0!
0(
#315000
1"
1!
1)
1(
#320000
0!
0(
#322000
0"
0)
#325000
1!
1(
#329000
1"
1)
#330000
0!
0(
#335000
1!
1(
#336000
0"
0)
#340000
0!
0(
#343000
1"
1)
#345000
1!
1(
#350000
0"
0!
0)
0(
#355000
1!
1(
#357000
1"
1)
#360000
0!
0(
#364000
0"
0)
#365000
1!
1(
#370000
0!
0(
#371000
1"
1)
#375000
1!
1(
#378000
0"
0)
#380000
0!
0(
#385000
1"
1!
1)
1(
#390000
0!
0(
#392000
0"
0)
#395000
1!
1(
#399000
1"
1)
#400000
0!
0(
#405000
1!
1(
#406000
0"
0)
#410000
0!
0(
#413000
1"
1)
#415000
1!
1(
#420000
0"
0!
0)
0(
#425000
1!
1(
#427000
1"
1)
#430000
0!
0(
#434000
0"
0)
#435000
1!
1(
#440000
0!
0(
#441000
1"
1)
#445000
1!
1(
#448000
0"
0)
#450000
0!
0(
#455000
1"
1!
1)
1(
#460000
0!
0(
#462000
0"
0)
#465000
1!
1(
#469000
1"
1)
#470000
0!
0(
#475000
1!
1(
#476000
0"
0)
#480000
0!
0(
#483000
1"
1)
#485000
1!
1(
#490000
0"
0!
0)
0(
#495000
1!
1(
#497000
1"
1)
#500000
0!
0(
#504000
0"
0)
#505000
1!
1(
#510000
0!
0(
#511000
1"
1)
#515000
1!
1(
#518000
0"
0)
#520000
0!
0(
#525000
1"
1!
1)
1(
#530000
0!
0(
#532000
0"
0)
#535000
1!
1(
#539000
1"
1)
#540000
0!
0(
#545000
1!
1(
#546000
0"
0)
#550000
0!
0(
#553000
1"
1)
#555000
1!
1(
#560000
0"
0!
0)
0(
#565000
1!
1(
#567000
1"
1)
#570000
0!
0(
#574000
0"
0)
#575000
1!
1(
#580000
0!
0(
#581000
1"
1)
#585000
1!
1(
#588000
0"
0)
#590000
0!
0(
#595000
1"
1!
1)
1(
#600000
0!
0(
#602000
0"
0)
#605000
1!
1(
#609000
1"
1)
#610000
0!
0(
#615000
1!
1(
#616000
0"
0)
#620000
0!
0(
#623000
1"
1)
#625000
1!
1(
#630000
0"
0!
0)
0(
#635000
1!
1(
#637000
1"
1)
#640000
0!
0(
#644000
0"
0)
#645000
1!
1(
#650000
0!
0(
#651000
1"
1)
#655000
1!
1(
#658000
0"
0)
#660000
0!
0(
#665000
1"
1!
1)
1(
#670000
0!
0(
#672000
0"
0)
#675000
1!
1(
#679000
1"
1)
#680000
0!
0(
#685000
1!
1(
#686000
0"
0)
#690000
0!
0(
#693000
1"
1)
#695000
1!
1(
#700000
0"
0!
0)
0(
#703000
b101001 B"
b101010 B"
b1010