`default_nettype none

module thinpad_top(
    input wire clk_50M,           //50MHz Ã¦â€”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¦Â?
    input wire clk_11M0592,       //11.0592MHz Ã¦â€”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¦Â?

    input wire clock_btn,         //BTN5Ã¦â€°â?¹Ã¥Å Â¨Ã¦â?”Â¶Ã©â?™Å¸Ã¦Å’â?°Ã©â?™Â®Ã¥Â??Ã¥â€¦Â³Ã¯Â¼Å’Ã¥Â¸Â¦Ã¦Â¶Ë†Ã¦Å â?“Ã§â?ÂµÃ¨Â·Â¯Ã¯Â¼Å’Ã¦Å’â?°Ã¤Â¸â?¹Ã¦â?”Â¶Ã¤Â¸Â?1
    input wire reset_btn,         //BTN6Ã¦â€°â?¹Ã¥Å Â¨Ã¥Â¤ÂÃ¤Â½ÂÃ¦Å’â?°Ã©â?™Â®Ã¥Â??Ã¥â€¦Â³Ã¯Â¼Å’Ã¥Â¸Â¦Ã¦Â¶Ë†Ã¦Å â?“Ã§â?ÂµÃ¨Â·Â¯Ã¯Â¼Å’Ã¦Å’â?°Ã¤Â¸â?¹Ã¦â?”Â¶Ã¤Â¸Â?1

    input  wire[3:0]  touch_btn,  //BTN1~BTN4Ã¯Â¼Å’Ã¦Å’â€°Ã©â?™Â®Ã¥Â¼â‚¬Ã¥â€¦Â³Ã¯Â¼Å’Ã¦Å’â?°Ã¤Â¸â?¹Ã¦â?”Â¶Ã¤Â¸Â?1
    input  wire[31:0] dip_sw,     //32Ã¤Â½ÂÃ¦â€¹Â¨Ã§Â ÂÃ¥Â¼â‚¬Ã¥â€¦Â³Ã¯Â¼Å’Ã¦â?¹Â¨Ã¥Ë†Â°Ã¢â‚¬Å“ONÃ¢â‚¬ÂÃ¦â?”Â¶Ã¤Â??1
    output wire[15:0] leds,       //16Ã¤Â½ÂLEDÃ¯Â¼Å’Ã¨Â¾â€œÃ¥â?¡ÂºÃ¦â?”Â?1Ã§â€šÂ¹Ã¤ÂºÂ?
    output wire[7:0]  dpy0,       //Ã¦â€¢Â°Ã§Â ÂÃ§Â®Â¡Ã¤Â½Å½Ã¤Â½ÂÃ¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¥Å’â?¦Ã¦â?¹Â¬Ã¥Â°ÂÃ¦â?¢Â°Ã§â?šÂ¹Ã¯Â¼Å’Ã¨Â¾â?œÃ¥â?¡Â?1Ã§â€šÂ¹Ã¤ÂºÂ?
    output wire[7:0]  dpy1,       //Ã¦â€¢Â°Ã§Â ÂÃ§Â®Â¡Ã©Â«ËœÃ¤Â½ÂÃ¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¥Å’â?¦Ã¦â?¹Â¬Ã¥Â°ÂÃ¦â?¢Â°Ã§â?šÂ¹Ã¯Â¼Å’Ã¨Â¾â?œÃ¥â?¡Â?1Ã§â€šÂ¹Ã¤ÂºÂ?

    //CPLDÃ¤Â¸Â²Ã¥ÂÂ£Ã¦Å½Â§Ã¥Ë†Â¶Ã¥â„¢Â¨Ã¤Â¿Â¡Ã¥Â??
    output wire uart_rdn,         //Ã¨Â¯Â»Ã¤Â¸Â²Ã¥ÂÂ£Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    output wire uart_wrn,         //Ã¥â€ â„¢Ã¤Â¸Â²Ã¥ÂÂ£Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    input wire uart_dataready,    //Ã¤Â¸Â²Ã¥ÂÂ£Ã¦â€¢Â°Ã¦ÂÂ®Ã¥â?¡â? Ã¥Â¤â?¡Ã¥Â??
    input wire uart_tbre,         //Ã¥Ââ€˜Ã??ÂÃ¦â€¢Â°Ã¦ÂÂ®Ã¦Â â?¡Ã¥Â??
    input wire uart_tsre,         //Ã¦â€¢Â°Ã¦ÂÂ®Ã¥Ââ?˜Ã??ÂÃ¥Â®Å’Ã¦Â¯â€¢Ã¦Â â?¡Ã¥Â??

    //BaseRAMÃ¤Â¿Â¡Ã¥ÂÂ·
    inout wire[31:0] base_ram_data,  //BaseRAMÃ¦â€¢Â°Ã¦ÂÂ®Ã¯Â¼Å’Ã¤Â½Å?8Ã¤Â½ÂÃ¤Â¸Å½CPLDÃ¤Â¸Â²Ã¥ÂÂ£Ã¦Å½Â§Ã¥Ë†Â¶Ã¥â„¢Â¨Ã¥â?¦Â±Ã¤Â??
    output wire[19:0] base_ram_addr, //BaseRAMÃ¥Å“Â°Ã¥Ââ‚?
    output wire[3:0] base_ram_be_n,  //BaseRAMÃ¥Â­â€”Ã¨Å â?šÃ¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â?¢Ë†Ã£â‚¬â€šÃ¥Â¦â?šÃ¦Å¾Å“Ã¤Â¸ÂÃ¤Â½Â¿Ã§â?Â¨Ã¥Â­â?”Ã¨Å â?šÃ¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¨Â¯Â·Ã¤Â¿ÂÃ¦Å’ÂÃ¤Â??0
    output wire base_ram_ce_n,       //BaseRAMÃ§â€°â?¡Ã??â€°Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â???
    output wire base_ram_oe_n,       //BaseRAMÃ¨Â¯Â»Ã¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    output wire base_ram_we_n,       //BaseRAMÃ¥â€ â„¢Ã¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???

    //ExtRAMÃ¤Â¿Â¡Ã¥ÂÂ·
    inout wire[31:0] ext_ram_data,  //ExtRAMÃ¦â€¢Â°Ã¦ÂÂ?
    output wire[19:0] ext_ram_addr, //ExtRAMÃ¥Å“Â°Ã¥Ââ‚?
    output wire[3:0] ext_ram_be_n,  //ExtRAMÃ¥Â­â€”Ã¨Å â?šÃ¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â?¢Ë†Ã£â‚¬â€šÃ¥Â¦â?šÃ¦Å¾Å“Ã¤Â¸ÂÃ¤Â½Â¿Ã§â?Â¨Ã¥Â­â?”Ã¨Å â?šÃ¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¨Â¯Â·Ã¤Â¿ÂÃ¦Å’ÂÃ¤Â??0
    output wire ext_ram_ce_n,       //ExtRAMÃ§â€°â?¡Ã??â€°Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â???
    output wire ext_ram_oe_n,       //ExtRAMÃ¨Â¯Â»Ã¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    output wire ext_ram_we_n,       //ExtRAMÃ¥â€ â„¢Ã¤Â½Â¿Ã¨Æ’Â½Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???

    //Ã§â€ºÂ´Ã¨Â¿Å¾Ã¤Â¸Â²Ã¥ÂÂ£Ã¤Â¿Â¡Ã¥ÂÂ?
    output wire txd,  //Ã§â€ºÂ´Ã¨Â¿Å¾Ã¤Â¸Â²Ã¥ÂÂ£Ã¥Ââ?˜Ã??ÂÃ§Â«Â¯
    input  wire rxd,  //Ã§â€ºÂ´Ã¨Â¿Å¾Ã¤Â¸Â²Ã¥ÂÂ£Ã¦Å½Â¥Ã¦â?Â¶Ã§Â??

    //FlashÃ¥Â­ËœÃ¥â€šÂ¨Ã¥â„¢Â¨Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¥Ââ€šÃ??? JS28F640 Ã¨Å Â¯Ã§â€°â?¡Ã¦â?°â?¹Ã¥â? Å?
    output wire [22:0]flash_a,      //FlashÃ¥Å“Â°Ã¥Ââ‚¬Ã¯Â¼Å’a0Ã¤Â»â€¦Ã¥Å“Â?8bitÃ¦Â¨Â¡Ã¥Â¼ÂÃ¦Å“â€°Ã¦â?¢Ë†Ã¯Â??16bitÃ¦Â¨Â¡Ã¥Â¼ÂÃ¦â€”Â Ã¦â?ÂÃ¤Â??
    inout  wire [15:0]flash_d,      //FlashÃ¦â€¢Â°Ã¦ÂÂ?
    output wire flash_rp_n,         //FlashÃ¥Â¤ÂÃ¤Â½ÂÃ¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â?¢Ë?
    output wire flash_vpen,         //FlashÃ¥â€ â„¢Ã¤Â¿ÂÃ¦Å Â¤Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã§â€ÂµÃ¥Â¹Â³Ã¦â?”Â¶Ã¤Â¸ÂÃ¨Æ’Â½Ã¦â?œÂ¦Ã©â„¢Â¤Ã£â‚¬ÂÃ§Æ’Â§Ã¥â???
    output wire flash_ce_n,         //FlashÃ§â€°â?¡Ã??â€°Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â???
    output wire flash_oe_n,         //FlashÃ¨Â¯Â»Ã¤Â½Â¿Ã¨Æ’Â½Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    output wire flash_we_n,         //FlashÃ¥â€ â„¢Ã¤Â½Â¿Ã¨Æ’Â½Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â€°Ã¦â???
    output wire flash_byte_n,       //Flash 8bitÃ¦Â¨Â¡Ã¥Â¼ÂÃ©â‚¬â?°Ã¦â?¹Â©Ã¯Â¼Å’Ã¤Â½Å½Ã¦Å“â?°Ã¦â?¢Ë†Ã£â‚¬â€šÃ¥Å“Â¨Ã¤Â½Â¿Ã§â?Â¨flashÃ§Å¡?16Ã¤Â½ÂÃ¦Â¨Â¡Ã¥Â¼ÂÃ¦â€”Â¶Ã¨Â¯Â·Ã¨Â®Â¾Ã¤Â??1

    //USB Ã¦Å½Â§Ã¥Ë†Â¶Ã¥â„¢Â¨Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¥Ââ?šÃ??? SL811 Ã¨Å Â¯Ã§â€°â?¡Ã¦â?°â?¹Ã¥â? Å?
    output wire sl811_a0,
    inout  wire[7:0] sl811_d,
    output wire sl811_wr_n,
    output wire sl811_rd_n,
    output wire sl811_cs_n,
    output wire sl811_rst_n,
    output wire sl811_dack_n,
    input  wire sl811_intrq,
    input  wire sl811_drq_n,

    //Ã§Â½â€˜Ã§Â»Å“Ã¦Å½Â§Ã¥Ë†Â¶Ã¥â„¢Â¨Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã¥Ââ€šÃ??? DM9000A Ã¨Å Â¯Ã§â€°â?¡Ã¦â?°â?¹Ã¥â? Å?
    output wire dm9k_cmd,
    inout  wire[15:0] dm9k_sd,
    output wire dm9k_iow_n,
    output wire dm9k_ior_n,
    output wire dm9k_cs_n,
    output wire dm9k_pwrst_n,
    input  wire dm9k_int,

    //Ã¥â€ºÂ¾Ã¥Æ’ÂÃ¨Â¾â?œÃ¥â?¡ÂºÃ¤Â¿Â¡Ã¥ÂÂ?
    output wire[2:0] video_red,    //Ã§ÂºÂ¢Ã¨â€°Â²Ã¥Æ’ÂÃ§Â´Â Ã¯Â??3Ã¤Â½?
    output wire[2:0] video_green,  //Ã§Â»Â¿Ã¨â€°Â²Ã¥Æ’ÂÃ§Â´Â Ã¯Â??3Ã¤Â½?
    output wire[1:0] video_blue,   //Ã¨â€œÂÃ¨â?°Â²Ã¥Æ’ÂÃ§Â´Â Ã¯Â??2Ã¤Â½?
    output wire video_hsync,       //Ã¨Â¡Å’Ã¥ÂÅ’Ã¦Â­Â¥Ã¯Â¼Ë†Ã¦Â°Â´Ã¥Â¹Â³Ã¥ÂÅ’Ã¦Â­Â¥Ã¯Â¼â€°Ã¤Â¿Â¡Ã¥Â??
    output wire video_vsync,       //Ã¥Å“ÂºÃ¥ÂÅ’Ã¦Â­Â¥Ã¯Â¼Ë†Ã¥Å¾â€šÃ§â?ºÂ´Ã¥ÂÅ’Ã¦Â­Â¥Ã¯Â¼â?°Ã¤Â¿Â¡Ã¥Â??
    output wire video_clk,         //Ã¥Æ’ÂÃ§Â´Â Ã¦â€”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¡Â?
    output wire video_de          //Ã¨Â¡Å’Ã¦â€¢Â°Ã¦ÂÂ®Ã¦Å“â?°Ã¦â?¢Ë†Ã¤Â¿Â¡Ã¥ÂÂ·Ã¯Â¼Å’Ã§â?Â¨Ã¤ÂºÅ½Ã¥Å’ÂºÃ¥Ë†â? Ã¦Â¶Ë†Ã©Å¡ÂÃ¥Å??
 
);
parameter ClkFrequency = 25000000;

/* =========== Demo code begin =========== */

// PLLÃ¥Ë†â€ Ã©Â¢â?˜Ã§Â¤ÂºÃ¤Â¾â??
wire locked, clk_10M, clk_20M, flash_clk, vga_read_clk;
pll_example clock_gen 
 (
  // Clock out ports
  .clk_out1(clk_10M), // Ã¦â€”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¡Â?1Ã¯Â¼Å’Ã©Â¢â€˜Ã§Å½â?¡Ã¥Å“Â¨IPÃ©â€¦ÂÃ§Â½Â®Ã§â?¢Å’Ã©ÂÂ¢Ã¤Â¸Â­Ã¨Â®Â¾Ã§Â??
  .clk_out2(clk_20M), // Ã¦â€”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¡Â?2Ã¯Â¼Å’Ã©Â¢â€˜Ã§Å½â?¡Ã¥Å“Â¨IPÃ©â€¦ÂÃ§Â½Â®Ã§â?¢Å’Ã©ÂÂ¢Ã¤Â¸Â­Ã¨Â®Â¾Ã§Â??
  .clk_out3(flash_clk),
  .clk_out4(vga_read_clk),
  // Status and control signals
  .reset(reset_btn), // PLLÃ¥Â¤ÂÃ¤Â½ÂÃ¨Â¾â€œÃ¥â?¦Â?
  .locked(locked), // Ã©â€ÂÃ¥Â®Å¡Ã¨Â¾â?œÃ¥â?¡ÂºÃ¯Â??"1"Ã¨Â¡Â¨Ã§Â¤ÂºÃ¦â€”Â¶Ã©â?™Å¸Ã§Â¨Â³Ã¥Â®Å¡Ã¯Â¼Å’Ã¥ÂÂ¯Ã¤Â½Å“Ã¤Â¸ÂºÃ¥ÂÅ½Ã§ÂºÂ§Ã§â?ÂµÃ¨Â·Â¯Ã¥Â¤ÂÃ¤Â½Â?
 // Clock in ports
  .clk_in1(clk_50M) // Ã¥Â¤â€“Ã©Æ’Â¨Ã¦â?”Â¶Ã©â?™Å¸Ã¨Â¾â?œÃ¥â?¦Â?
 );

reg reset_of_clk10M;
// Ã¥Â¼â€šÃ¦Â­Â¥Ã¥Â¤ÂÃ¤Â½ÂÃ¯Â¼Å’Ã¥ÂÅ’Ã¦Â­Â¥Ã©â?¡Å Ã¦â???
always@(posedge clk_10M or negedge locked) begin
    if(~locked) reset_of_clk10M <= 1'b1;
    else        reset_of_clk10M <= 1'b0;
end

always@(posedge clk_10M or posedge reset_of_clk10M) begin
    if(reset_of_clk10M)begin
        // Your Code
    end
    else begin
        // Your Code
    end
end

wire[31:0] regcheck,regsum;

openmips_min_sopc cpu(
    // input
    .clk(clk_10M),.rst(reset_of_clk10M),
    .mmu_data_i         (masterReadData),
    .mmu_miss         (tlbmiss),
    .mmu_invalid      (tlbinvalid),
    .mmu_permissionDenied(permissionDenied),
    .cpu_stall        (flashStall),
    .uart_int_i       (uartinterrupt),

    // output
    .regcheck         (regcheck),
    .regsum           (regsum),
    .virtAddr         (virtAddr),
    .masterRd         (masterRd),
    .masterWr         (masterWr),
    .mmu_data_o         (masterWriteData),
    .masterByteEnable (masterByteEnable),
    .userMode         (userMode),
    .tlbwi            (tlbwi),
    .refillMessage    (refillMessage),
    .debugger         (debugger)
    
);
wire[63:0] debugger;
wire[31:0] virtAddr;

wire debug;
assign debug = 1'b0;
wire[63:0] debugaddr;
assign debugaddr = debugger;
mmu_interface mmu(

    // input 
    .clk             (clk_10M),
    .rst             (reset_of_clk10M),
    .en              (masterRd | masterWr),
    .userMode        (userMode),
    .virtAddr        (virtAddr),
    .permissionDenied(permissionDenied),
    .refillMessage   (refillMessage),
    .tlbwi           (tlbwi),
    .MasterRd        (masterRd),
    .MasterWr        (masterWr),
    .MasterByteEnable(masterByteEnable),

    // output
     .physAddr        (physAddr),
     .miss            (tlbmiss),
     .invalid         (tlbinvalid),
     .BusRd           (busRd),
     .BusWr           (busWr),
     .BusByteEnable   (busByteEnable)

    );
wire[31:0] physAddr;
wire masterRd, masterWr;
wire[3:0] masterByteEnable;
wire[31:0] masterWriteData;
wire userMode,tlbwi,permissionDenied;
wire tlbmiss,tlbinvalid;
wire[66:0] refillMessage;

wire[31:0] masterReadData;
wire busRd,busWr;
wire[3:0] busByteEnable;

 bus bus0(
     // input

     .masterAddr_i      (physAddr),
     .masterRd_i        (busRd),
     .masterWr_i        (busWr),
     .masterByteEnable_i(busByteEnable),
     .masterData_i      (masterWriteData),
     .sramData_i        (sramReadData),
     .romData_i         (romData),
     .flashData_i       (flashReadData),
     .uartData_i        (uartReadData),
    // output 
     .masterData_o      (masterReadData),
     .sramRd_o          (sramRd),
     .sramWr_o          (sramWr),
     .sramByteEnable_o  (sramByteEnable),
     .sramData_o        (sramWriteData),
     .sramAddr_o        (sramAddr),
     
    .romAddr_o          (romAddr),
    
    .flashRd_o(flashRd),
    .flashWr_o(),
    .flashByteEnable_o(flashByteEnable),
    .flashData_o(),
    .flashAddr_o(flashAddr),
    
    
    .uartRd_o          (uartRd),
    .uartWr_o          (uartWr),
    .uartData_o        (uartWriteData),
    .uartAddr_o        (uartAddr),
    
    .vgaRd_o           (),
    .vgaWr_o           (vgaWr),
    .vgaData_o         (vgaWriteData),
    .vgaAddr_o         (vgaAddr)
    );
wire[11:0] romAddr;
wire[31:0] romData;
// dist_mem_gen_0 rom(
 //   .a(romAddr[8:2]),
  //  .spo(romData)
 //);
    
    
 wire sramRd, sramWr;
 wire[3:0] sramByteEnable;
 wire[31:0] sramWriteData;
 wire[21:0] sramAddr;

 wire[31:0] sramReadData;
 my_sram_control sram_controller(
     // input
     .clk2x          (clk_20M),
     .rst            (reset_of_clk10M),
     .masterRd_i     (sramRd),
     .masterWr_i     (sramWr),
     .byteEnable_i   (sramByteEnable),
     .writeData_i    (sramWriteData),
     .ramAddr_i      (sramAddr),
     .ramData_bus      (ext_ram_data),
//     // output

     .ramAddr_o      (ext_ram_addr),
     .sramEnable_n_o (ext_ram_ce_n),
     .writeEnable_n_o(ext_ram_we_n),
     .readEnable_n_o (ext_ram_oe_n),
     .byteEnable_o   (ext_ram_be_n),
     .ramData_o      (sramReadData)



     );
wire flashRd;
wire flashStall;
wire[31:0] flashReadData;
wire[3:0] flashByteEnable;
wire[23:0] flashAddr;

assign flash_vpen = 1'b1;
assign flash_rp_n = ~reset_of_clk10M;
flash_control flash_controler(
    .clk(flash_clk), .rst(reset_of_clk10M),
    .masterRd_i(flashRd), .masterWr_i(1'b0),
    .byteEnable_i(flashByteEnable),
    .writeData_i(32'b0),
    .flashAddr_i(flashAddr),
    .flashData_bus(flash_d),
    .flashAddr_o    (flash_a),
    .flashEnable_n_o(flash_ce_n),
    .writeEnable_n_o(flash_we_n),
    .readEnable_n_o (flash_oe_n),
    .lowBitMode_n_o (flash_byte_n),
    .flashData_o    (flashReadData),
    .flashStall_o   (flashStall)
);

wire uartinterrupt;
 wire uartRd, uartWr;
 wire[31:0] uartWriteData;
 wire[3:0] uartAddr;

 wire[31:0] uartReadData;

reg[7:0] uartchoice;
wire[2:0] statee;
assign statee = dip_sw[2:0];
always @(*) begin
    case(statee) 
        3'd0:
            uartchoice <= debugaddr[7:0];
        3'd1:
            uartchoice <= debugaddr[15:8];
        3'd2:
            uartchoice <= debugaddr[23:16];
        3'd3:
            uartchoice <= debugaddr[31:24];
        3'd4:
            uartchoice <= debugaddr[39:32];
        3'd5:
            uartchoice <= debugaddr[47:40];
        3'd6:
            uartchoice <= debugaddr[55:48];
        3'd7:
            uartchoice <= debugaddr[63:56];
    endcase
end 
uart_control #(.ClkFrequency(ClkFrequency),.Baud(115200)) 
     uart_controller(
    .clk_cpu    (clk_10M),
    .masterRd_i (uartRd),
    .masterWr_i (uartWr),
    .writeData_i(uartWriteData),
    .uartAddr_i (uartAddr),
    .rxd        (rxd),
    .debug      (debug),
    .debugData  (uartchoice),

    .uartData_o (uartReadData),
    .interrupt  (uartinterrupt),
    .txd        (txd)

    );



// Ã¦â€¢Â°Ã§Â ÂÃ§Â®Â¡Ã¨Â¿Å¾Ã¦Å½Â¥Ã¥â?¦Â³Ã§Â³Â»Ã§Â¤ÂºÃ¦â?ÂÃ¥â?ºÂ¾Ã¯Â¼Å’dpy1Ã¥ÂÅ’Ã§Ââ€?
// p=dpy0[0] // ---a---
// c=dpy0[1] // |     |
// d=dpy0[2] // f     b
// e=dpy0[3] // |     |
// b=dpy0[4] // ---g---
// a=dpy0[5] // |     |
// f=dpy0[6] // e     c
// g=dpy0[7] // |     |
//           // ---d---  p

// 7Ã¦Â®ÂµÃ¦â€¢Â°Ã§Â ÂÃ§Â®Â¡Ã¨Â¯â?˜Ã§Â ÂÃ¥â„¢Â¨Ã¦Â¼â€Ã§Â¤ÂºÃ¯Â¼Å’Ã¥Â°â? numberÃ§â€??16Ã¨Â¿â€ºÃ¥Ë†Â¶Ã¦ËœÂ¾Ã§Â¤ÂºÃ¥Å“Â¨Ã¦â?¢Â°Ã§Â ÂÃ§Â®Â¡Ã¤Â¸Å Ã©ÂÂ?
wire[7:0] number;
assign number = regcheck[7:0];
SEG7_LUT segL(.oSEG1(dpy0), .iDIG(number[3:0])); //dpy0Ã¦ËœÂ¯Ã¤Â½Å½Ã¤Â½ÂÃ¦â€¢Â°Ã§Â ÂÃ§Â®Â?
SEG7_LUT segH(.oSEG1(dpy1), .iDIG(number[7:4])); //dpy1Ã¦ËœÂ¯Ã©Â«ËœÃ¤Â½ÂÃ¦â€¢Â°Ã§Â ÂÃ§Â®Â?

reg[15:0] led_bits;
assign leds = regsum[15:0];

// always@(posedge clock_btn or posedge reset_btn) begin
//     if(reset_btn)begin //Ã¥Â¤ÂÃ¤Â½ÂÃ¦Å’â€°Ã¤Â¸â?¹Ã¯Â¼Å’Ã¨Â®Â¾Ã§Â½Â®LEDÃ¥â€™Å’Ã¦â?¢Â°Ã§Â ÂÃ§Â®Â¡Ã¤Â¸ÂºÃ¥Ë†ÂÃ¥Â§â?¹Ã???
//         led_bits <= 16'h1;
//     end
//     else begin //Ã¦Â¯ÂÃ¦Â¬Â¡Ã¦Å’â€°Ã¤Â¸â?¹Ã¦â?”Â¶Ã©â?™Å¸Ã¦Å’â?°Ã©â?™Â®Ã¯Â¼Å’Ã¦â?¢Â°Ã§Â ÂÃ§Â®Â¡Ã¦ËœÂ¾Ã§Â¤ÂºÃ¥â‚¬Â¼Ã¥Å Â 1Ã¯Â¼Å’LEDÃ¥Â¾ÂªÃ§Å½Â¯Ã¥Â·Â¦Ã§Â§Â»
//         led_bits <= {led_bits[14:0],led_bits[15]};
//     end
// end



//Ã¥â€ºÂ¾Ã¥Æ’ÂÃ¨Â¾â?œÃ¥â?¡ÂºÃ¦Â¼â?Ã§Â¤ÂºÃ¯Â¼Å’Ã¥Ë†â? Ã¨Â¾Â¨Ã§Å½â??800x600@75HzÃ¯Â¼Å’Ã¥Æ’ÂÃ§Â´Â Ã¦â€”Â¶Ã©â?™Å¸Ã¤Â¸Â?50MHz
assign video_clk = vga_read_clk;

wire[18:0] vgaAddr;
wire vgaWr;
wire[31:0] vgaWriteData;
vga #(12, 800, 856, 976, 1040, 600, 637, 643, 666, 1, 1) vga800x600at75 (
    .clk_vga(vga_read_clk), 
    .clk_cpu(flash_clk),
    .rst(reset_of_clk10M),
    
    .vgaAddr_i(vgaAddr),
    .writeData_i(vgaWriteData),
    .masterWr_i(vgaWr),
    
    
    .hsync(video_hsync),
    .vsync(video_vsync),
    .data_enable(video_de),
    .vgaData_o({video_red, video_green, video_blue})
);

endmodule
