
---------- Begin Simulation Statistics ----------
simSeconds                                   0.016031                       # Number of seconds simulated (Second)
simTicks                                  16031195000                       # Number of ticks simulated (Tick)
finalTick                                 16031195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      9.32                       # Real time elapsed on the host (Second)
hostTickRate                               1719282845                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     696136                       # Number of bytes of host memory used (Byte)
simInsts                                      4124960                       # Number of instructions simulated (Count)
simOps                                        7913089                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   442298                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     848452                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         16031195                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               3.886307                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.257314                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts              4125046                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                7913315                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  3.886307                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.257314                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             772163                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           7294913                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          1272461                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          628976                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       205316      2.59%      2.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      5290442     66.85%     69.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           24      0.00%     69.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1771      0.02%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       153143      1.94%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           32      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          572      0.01%     71.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       103036      1.30%     72.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt         1426      0.02%     72.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       154110      1.95%     74.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          226      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt        50890      0.64%     75.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        50890      0.64%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     75.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1220013     15.42%     91.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       474914      6.00%     97.39% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        52448      0.66%     98.05% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       154062      1.95%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      7913315                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       907399                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       702068                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       205303                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       495601                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       411770                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       153862                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       153856                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        1891348                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1891348                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1891348                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1891348                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         9939                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            9939                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         9939                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           9939                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    993929000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    993929000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    993929000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    993929000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1901287                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1901287                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1901287                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1901287                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005228                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005228                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005228                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005228                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 100002.917799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 100002.917799                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 100002.917799                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 100002.917799                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         6902                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              6902                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         9939                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         9939                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         9939                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         9939                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    974051000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    974051000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    974051000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    974051000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.005228                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.005228                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.005228                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.005228                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 98002.917799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 98002.917799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 98002.917799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 98002.917799                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   9427                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1269439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1269439                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         2887                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          2887                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    283854000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    283854000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1272326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1272326                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.002269                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.002269                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 98321.440942                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 98321.440942                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         2887                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         2887                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    278080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    278080000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002269                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002269                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 96321.440942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 96321.440942                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       621909                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         621909                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         7052                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         7052                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    710075000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    710075000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       628961                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       628961                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.011212                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.011212                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 100691.293250                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 100691.293250                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7052                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7052                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    695971000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    695971000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011212                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 98691.293250                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 98691.293250                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           508.914632                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1901287                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               9939                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             191.295603                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   508.914632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993974                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          138                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          329                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           15220235                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          15220235                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       307718                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 16031194.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1901437                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses       772163                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads         878156                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        617288                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses      7294913                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads       7778856                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      5063441                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           1901437                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      3765575                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           18                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts               4125046                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                 7913315                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.257314                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             907399                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.056602                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        5565166                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5565166                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5565166                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5565166                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1213                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1213                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1213                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1213                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    124364000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    124364000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    124364000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    124364000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5566379                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5566379                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5566379                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5566379                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000218                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000218                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000218                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000218                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 102525.968673                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 102525.968673                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 102525.968673                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 102525.968673                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst         1213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1213                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1213                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1213                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    121938000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    121938000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    121938000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    121938000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000218                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000218                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000218                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000218                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 100525.968673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 100525.968673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 100525.968673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 100525.968673                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    701                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5565166                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5565166                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1213                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1213                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    124364000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    124364000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5566379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5566379                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000218                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000218                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 102525.968673                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 102525.968673                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1213                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1213                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    121938000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    121938000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000218                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 100525.968673                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 100525.968673                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.693691                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              5566379                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1213                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4588.935697                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.693691                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.993542                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.993542                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          139                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          319                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           44532245                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          44532245                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                 1272482                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  628978                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       430                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       130                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 5566440                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       219                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    53                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 4100                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          13259                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              11925                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                7052                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               7052                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            4100                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3127                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        29305                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    32432                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        77632                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1077824                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   1155456                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             15056                       # Total snoops (Count)
system.l2bus.snoopTraffic                      406848                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               26208                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.270032                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.443985                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     19131     73.00%     73.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      7077     27.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 26208                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             35084000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             3639000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            29817000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           21280                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        10128                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              7077                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         7077                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               219                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  221                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              219                       # number of overall hits (Count)
system.l2cache.overallHits::total                 221                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1211                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            9720                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              10931                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1211                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           9720                       # number of overall misses (Count)
system.l2cache.overallMisses::total             10931                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    118249000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    939634000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1057883000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    118249000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    939634000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1057883000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1213                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          9939                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            11152                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1213                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         9939                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           11152                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.998351                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.977966                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.980183                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.998351                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.977966                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.980183                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 97645.747316                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 96670.164609                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 96778.245357                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 97645.747316                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 96670.164609                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 96778.245357                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            6357                       # number of writebacks (Count)
system.l2cache.writebacks::total                 6357                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1211                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         9720                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          10931                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1211                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         9720                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         10931                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     94029000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    745234000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    839263000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     94029000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    745234000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    839263000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.998351                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.977966                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.980183                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.998351                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.977966                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.980183                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 77645.747316                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 76670.164609                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 76778.245357                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 77645.747316                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 76670.164609                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 76778.245357                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     15056                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         1475                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         1475                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data             9                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total                9                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         7043                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           7043                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    674626000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    674626000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         7052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         7052                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.998724                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.998724                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 95786.738606                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 95786.738606                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         7043                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         7043                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    533766000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    533766000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.998724                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.998724                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 75786.738606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 75786.738606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          210                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          212                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1211                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         2677                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         3888                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    118249000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    265008000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    383257000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1213                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         2887                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         4100                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.998351                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.927260                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.948293                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 97645.747316                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 98994.396713                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 98574.331276                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1211                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         2677                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         3888                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     94029000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    211468000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    305497000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.998351                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.927260                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.948293                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 77645.747316                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 78994.396713                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 78574.331276                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks         6902                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         6902                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         6902                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         6902                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             1018.345881                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   19805                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 16080                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.231654                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks   346.849389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    25.916380                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   645.580112                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.338720                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.025309                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.630449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.994478                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              90                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             350                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             423                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3             161                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                186320                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               186320                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples      6357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      9694.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.004056854500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           354                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           354                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                32221                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                6003                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        10931                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        6357                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10931                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      6357                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      26                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.49                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  10931                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  6357                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    10904                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     339                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     338                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     353                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     355                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     355                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     354                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       30.788136                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      21.248899                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      99.502489                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63             335     94.63%     94.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            15      4.24%     98.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191            1      0.28%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255            1      0.28%     99.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::832-895            1      0.28%     99.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1727            1      0.28%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            354                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.912429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.907166                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.420054                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                16      4.52%      4.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               337     95.20%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.28%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            354                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     1664                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   699584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                406848                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               43638917.74755406                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               25378519.81714401                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    16031165000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      927300.15                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        77504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       620416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       405824                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 4834574.091326316819                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 38700546.029163762927                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 25314644.354335404932                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1211                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         9720                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         6357                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     31872750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    246609250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 377507399250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     26319.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25371.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  59384520.88                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        77504                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       622080                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          699584                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        77504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        77504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       406848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       406848                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          9720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            10931                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         6357                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            6357                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         4834574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        38804344                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           43638918                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      4834574                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        4834574                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     25378520                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          25378520                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     25378520                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        4834574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       38804344                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          69017438                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10905                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 6341                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           778                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           633                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           664                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           748                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           625                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           607                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           717                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           686                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           708                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           626                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          671                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          799                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          568                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           394                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           441                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           474                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           453                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          484                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          409                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          359                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          287                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 74013250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               54525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           278482000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  6787.09                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25537.09                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 7763                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                5521                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             71.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.07                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         3952                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   278.591093                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   206.635893                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   263.276166                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          522     13.21%     13.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         2032     51.42%     64.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          785     19.86%     84.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           92      2.33%     86.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           64      1.62%     88.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           48      1.21%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           32      0.81%     90.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           41      1.04%     91.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          336      8.50%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         3952                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             697920                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          405824                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                43.535120                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                25.314644                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.54                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.20                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                77.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         14865480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          7882215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        38970120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       17758440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1264929120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   3687921090                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   3050361120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     8082687585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    504.184971                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   7896239250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    535080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   7599875750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         13423200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          7115625                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        38891580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       15341580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1264929120.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   3825920370                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   2934151200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     8099772675                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    505.250711                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   7592968500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    535080000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   7903146500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                3888                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          6357                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3096                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               7043                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              7043                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           3888                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        31315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        31315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   31315                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      1106432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      1106432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1106432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              10931                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    10931    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                10931                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  16031195000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            45812000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           58212750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          20384                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9453                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
