Classic Timing Analyzer report for prototype
Wed May 09 05:52:47 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.801 ns                         ; sensor           ; count[1]         ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.121 ns                         ; current_state.s4 ; r2[1]            ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.196 ns                         ; sensor           ; current_state.s5 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 372.72 MHz ( period = 2.683 ns ) ; count[2]         ; count[1]         ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------+------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; count[2]         ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; count[2]         ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; count[2]         ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; count[2]         ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; count[2]         ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; count[0]         ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; count[0]         ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; count[0]         ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; count[0]         ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; count[0]         ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; current_state.s5 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; current_state.s5 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; current_state.s5 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; current_state.s5 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; 380.95 MHz ( period = 2.625 ns )               ; current_state.s5 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.411 ns                ;
; N/A   ; 387.30 MHz ( period = 2.582 ns )               ; current_state.s1 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 387.30 MHz ( period = 2.582 ns )               ; current_state.s1 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 387.30 MHz ( period = 2.582 ns )               ; current_state.s1 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 387.30 MHz ( period = 2.582 ns )               ; current_state.s1 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 387.30 MHz ( period = 2.582 ns )               ; current_state.s1 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.367 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; count[1]         ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; count[1]         ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; count[1]         ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; count[1]         ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 392.62 MHz ( period = 2.547 ns )               ; count[1]         ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 396.20 MHz ( period = 2.524 ns )               ; count[2]         ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; count[3]         ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; count[3]         ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; count[3]         ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; count[3]         ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 400.64 MHz ( period = 2.496 ns )               ; count[3]         ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; current_state.s4 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; current_state.s4 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; current_state.s4 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; current_state.s4 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 400.96 MHz ( period = 2.494 ns )               ; current_state.s4 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns )               ; count[0]         ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.266 ns                ;
; N/A   ; 413.05 MHz ( period = 2.421 ns )               ; count[2]         ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 2.208 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; current_state.s3 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; current_state.s3 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; current_state.s3 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; current_state.s3 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 414.94 MHz ( period = 2.410 ns )               ; current_state.s3 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 418.76 MHz ( period = 2.388 ns )               ; count[1]         ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 418.94 MHz ( period = 2.387 ns )               ; count[2]         ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A   ; 419.29 MHz ( period = 2.385 ns )               ; count[2]         ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 2.172 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]         ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 2.162 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]         ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]         ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 2.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; count[0]         ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; count[4]         ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; count[2]         ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; count[3]         ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; count[1]         ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1]         ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1]         ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 2.024 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1]         ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2]         ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]         ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s5 ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 1.805 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1]         ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 1.734 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s4 ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 1.674 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[2]         ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[0]         ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[3]         ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[1]         ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 1.296 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; current_state.s0 ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s3 ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s3 ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 1.041 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; count[4]         ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s0 ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s1 ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; current_state.s3 ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s1 ; current_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s2 ; current_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s5 ; current_state.s5 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; current_state.s4 ; current_state.s4 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+--------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To               ; To Clock ;
+-------+--------------+------------+--------+------------------+----------+
; N/A   ; None         ; 1.801 ns   ; sensor ; count[0]         ; clk      ;
; N/A   ; None         ; 1.801 ns   ; sensor ; count[4]         ; clk      ;
; N/A   ; None         ; 1.801 ns   ; sensor ; count[2]         ; clk      ;
; N/A   ; None         ; 1.801 ns   ; sensor ; count[3]         ; clk      ;
; N/A   ; None         ; 1.801 ns   ; sensor ; count[1]         ; clk      ;
; N/A   ; None         ; 1.194 ns   ; sensor ; current_state.s0 ; clk      ;
; N/A   ; None         ; 0.876 ns   ; sensor ; current_state.s1 ; clk      ;
; N/A   ; None         ; 0.777 ns   ; sensor ; current_state.s4 ; clk      ;
; N/A   ; None         ; 0.658 ns   ; rst    ; count[0]         ; clk      ;
; N/A   ; None         ; 0.658 ns   ; rst    ; count[4]         ; clk      ;
; N/A   ; None         ; 0.658 ns   ; rst    ; count[2]         ; clk      ;
; N/A   ; None         ; 0.658 ns   ; rst    ; count[3]         ; clk      ;
; N/A   ; None         ; 0.658 ns   ; rst    ; count[1]         ; clk      ;
; N/A   ; None         ; 0.510 ns   ; sensor ; current_state.s3 ; clk      ;
; N/A   ; None         ; 0.300 ns   ; sensor ; current_state.s2 ; clk      ;
; N/A   ; None         ; 0.034 ns   ; sensor ; current_state.s5 ; clk      ;
+-------+--------------+------------+--------+------------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+-------+--------------+------------+------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To    ; From Clock ;
+-------+--------------+------------+------------------+-------+------------+
; N/A   ; None         ; 8.121 ns   ; current_state.s4 ; r2[1] ; clk        ;
; N/A   ; None         ; 7.035 ns   ; current_state.s0 ; r1[2] ; clk        ;
; N/A   ; None         ; 7.026 ns   ; current_state.s4 ; r2[2] ; clk        ;
; N/A   ; None         ; 6.778 ns   ; current_state.s1 ; r1[2] ; clk        ;
; N/A   ; None         ; 6.756 ns   ; current_state.s3 ; r2[2] ; clk        ;
; N/A   ; None         ; 6.591 ns   ; current_state.s3 ; r2[0] ; clk        ;
; N/A   ; None         ; 6.590 ns   ; current_state.s1 ; r1[1] ; clk        ;
; N/A   ; None         ; 6.351 ns   ; current_state.s0 ; r1[0] ; clk        ;
+-------+--------------+------------+------------------+-------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+--------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To               ; To Clock ;
+---------------+-------------+-----------+--------+------------------+----------+
; N/A           ; None        ; 0.196 ns  ; sensor ; current_state.s5 ; clk      ;
; N/A           ; None        ; 0.104 ns  ; sensor ; current_state.s0 ; clk      ;
; N/A           ; None        ; -0.067 ns ; sensor ; current_state.s3 ; clk      ;
; N/A           ; None        ; -0.070 ns ; sensor ; current_state.s2 ; clk      ;
; N/A           ; None        ; -0.205 ns ; sensor ; current_state.s4 ; clk      ;
; N/A           ; None        ; -0.410 ns ; sensor ; current_state.s1 ; clk      ;
; N/A           ; None        ; -0.428 ns ; rst    ; count[0]         ; clk      ;
; N/A           ; None        ; -0.428 ns ; rst    ; count[4]         ; clk      ;
; N/A           ; None        ; -0.428 ns ; rst    ; count[2]         ; clk      ;
; N/A           ; None        ; -0.428 ns ; rst    ; count[3]         ; clk      ;
; N/A           ; None        ; -0.428 ns ; rst    ; count[1]         ; clk      ;
; N/A           ; None        ; -0.487 ns ; sensor ; count[0]         ; clk      ;
; N/A           ; None        ; -0.487 ns ; sensor ; count[4]         ; clk      ;
; N/A           ; None        ; -0.487 ns ; sensor ; count[2]         ; clk      ;
; N/A           ; None        ; -0.487 ns ; sensor ; count[3]         ; clk      ;
; N/A           ; None        ; -0.487 ns ; sensor ; count[1]         ; clk      ;
+---------------+-------------+-----------+--------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 09 05:52:47 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off prototype -c prototype --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 372.72 MHz between source register "count[2]" and destination register "count[0]" (period= 2.683 ns)
    Info: + Longest register to register delay is 2.469 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y35_N7; Fanout = 4; REG Node = 'count[2]'
        Info: 2: + IC(0.354 ns) + CELL(0.438 ns) = 0.792 ns; Loc. = LCCOMB_X40_Y35_N28; Fanout = 4; COMB Node = 'LessThan0~0'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 1.196 ns; Loc. = LCCOMB_X40_Y35_N20; Fanout = 1; COMB Node = 'count[4]~8'
        Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 1.728 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 5; COMB Node = 'count[4]~9'
        Info: 5: + IC(0.231 ns) + CELL(0.510 ns) = 2.469 ns; Loc. = LCFF_X40_Y35_N3; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.373 ns ( 55.61 % )
        Info: Total interconnect delay = 1.096 ns ( 44.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X40_Y35_N3; Fanout = 4; REG Node = 'count[0]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
        Info: - Longest clock path from clock "clk" to source register is 2.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X40_Y35_N7; Fanout = 4; REG Node = 'count[2]'
            Info: Total cell delay = 1.536 ns ( 57.19 % )
            Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "count[0]" (data pin = "sensor", clock pin = "clk") is 1.801 ns
    Info: + Longest pin to register delay is 4.523 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'sensor'
        Info: 2: + IC(1.301 ns) + CELL(0.420 ns) = 2.700 ns; Loc. = LCCOMB_X40_Y35_N18; Fanout = 2; COMB Node = 'current_state~10'
        Info: 3: + IC(0.259 ns) + CELL(0.150 ns) = 3.109 ns; Loc. = LCCOMB_X40_Y35_N26; Fanout = 1; COMB Node = 'count[4]~7'
        Info: 4: + IC(0.253 ns) + CELL(0.420 ns) = 3.782 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 5; COMB Node = 'count[4]~9'
        Info: 5: + IC(0.231 ns) + CELL(0.510 ns) = 4.523 ns; Loc. = LCFF_X40_Y35_N3; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 2.479 ns ( 54.81 % )
        Info: Total interconnect delay = 2.044 ns ( 45.19 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X40_Y35_N3; Fanout = 4; REG Node = 'count[0]'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
Info: tco from clock "clk" to destination pin "r2[1]" through register "current_state.s4" is 8.121 ns
    Info: + Longest clock path from clock "clk" to source register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 4; REG Node = 'current_state.s4'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.185 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y35_N1; Fanout = 4; REG Node = 'current_state.s4'
        Info: 2: + IC(2.406 ns) + CELL(2.779 ns) = 5.185 ns; Loc. = PIN_F20; Fanout = 0; PIN Node = 'r2[1]'
        Info: Total cell delay = 2.779 ns ( 53.60 % )
        Info: Total interconnect delay = 2.406 ns ( 46.40 % )
Info: th for register "current_state.s5" (data pin = "sensor", clock pin = "clk") is 0.196 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G6; Fanout = 11; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X40_Y35_N25; Fanout = 2; REG Node = 'current_state.s5'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.756 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 9; PIN Node = 'sensor'
        Info: 2: + IC(1.280 ns) + CELL(0.413 ns) = 2.672 ns; Loc. = LCCOMB_X40_Y35_N24; Fanout = 1; COMB Node = 'current_state~18'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.756 ns; Loc. = LCFF_X40_Y35_N25; Fanout = 2; REG Node = 'current_state.s5'
        Info: Total cell delay = 1.476 ns ( 53.56 % )
        Info: Total interconnect delay = 1.280 ns ( 46.44 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Wed May 09 05:52:48 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


