
spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001398  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001524  08001524  00002524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001564  08001564  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001564  08001564  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001564  08001564  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001564  08001564  00002564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001568  08001568  00002568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800156c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001578  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001578  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003c6d  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e72  00000000  00000000  00006ca9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000518  00000000  00000000  00007b20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003b5  00000000  00000000  00008038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fc63  00000000  00000000  000083ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005267  00000000  00000000  00028050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c14e6  00000000  00000000  0002d2b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ee79d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000012b0  00000000  00000000  000ee7e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000041  00000000  00000000  000efa90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800150c 	.word	0x0800150c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	0800150c 	.word	0x0800150c

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 f98d 	bl	80004ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f898 	bl	8000308 <SystemClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  // SPI CLOCK SIGNAL ENABLE
  RCC->APB2ENR |=RCC_APB2ENR_SPI1EN;
 80001d8:	4b49      	ldr	r3, [pc, #292]	@ (8000300 <main+0x134>)
 80001da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80001dc:	4a48      	ldr	r2, [pc, #288]	@ (8000300 <main+0x134>)
 80001de:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80001e2:	6613      	str	r3, [r2, #96]	@ 0x60
  // ENABLE CLOCK SIGNAL FOR GPIO PIN
  RCC->AHB2ENR |=RCC_AHB2ENR_GPIOAEN;
 80001e4:	4b46      	ldr	r3, [pc, #280]	@ (8000300 <main+0x134>)
 80001e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001e8:	4a45      	ldr	r2, [pc, #276]	@ (8000300 <main+0x134>)
 80001ea:	f043 0301 	orr.w	r3, r3, #1
 80001ee:	64d3      	str	r3, [r2, #76]	@ 0x4c
  RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80001f0:	4b43      	ldr	r3, [pc, #268]	@ (8000300 <main+0x134>)
 80001f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001f4:	4a42      	ldr	r2, [pc, #264]	@ (8000300 <main+0x134>)
 80001f6:	f043 0302 	orr.w	r3, r3, #2
 80001fa:	64d3      	str	r3, [r2, #76]	@ 0x4c

  //PA5 SCK pin CONFIG
  // ALTERNATE FUNCTION in MODER REGISTER
  GPIOA->MODER &= ~GPIO_MODER_MODE5_0;
 80001fc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000206:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800020a:	6013      	str	r3, [r2, #0]
  // SPEED DEFINE in ospeedr
  GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR5_1 | GPIO_OSPEEDER_OSPEEDR5_0);
 800020c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000210:	689b      	ldr	r3, [r3, #8]
 8000212:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000216:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800021a:	6093      	str	r3, [r2, #8]
  // AFR SET IN SPI ENABLE
  GPIOA->AFR[0] |= GPIO_AFRL_AFSEL5_0 | GPIO_AFRL_AFSEL5_2;
 800021c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000220:	6a1b      	ldr	r3, [r3, #32]
 8000222:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000226:	f443 03a0 	orr.w	r3, r3, #5242880	@ 0x500000
 800022a:	6213      	str	r3, [r2, #32]

  //PA6 MISO pin MASTER INPUT SLAVE OUTPUT

  GPIOA->MODER &= ~GPIO_MODER_MODE6_0;
 800022c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000236:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800023a:	6013      	str	r3, [r2, #0]
  GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR6_1 | GPIO_OSPEEDER_OSPEEDR6_0);
 800023c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000240:	689b      	ldr	r3, [r3, #8]
 8000242:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000246:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 800024a:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[0] |= GPIO_AFRL_AFSEL6_0 | GPIO_AFRL_AFSEL6_2;
 800024c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000250:	6a1b      	ldr	r3, [r3, #32]
 8000252:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000256:	f043 63a0 	orr.w	r3, r3, #83886080	@ 0x5000000
 800025a:	6213      	str	r3, [r2, #32]

  // PA7 MOSI pin MASTER OUTPUT SLAVE INPUT
  GPIOA->MODER &= ~GPIO_MODER_MODE7_0;
 800025c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000266:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800026a:	6013      	str	r3, [r2, #0]
  GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR7_1 | GPIO_OSPEEDER_OSPEEDR7_0);
 800026c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000270:	689b      	ldr	r3, [r3, #8]
 8000272:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000276:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800027a:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[0] |= GPIO_AFRL_AFSEL7_0 | GPIO_AFRL_AFSEL7_2;
 800027c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000280:	6a1b      	ldr	r3, [r3, #32]
 8000282:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000286:	f043 43a0 	orr.w	r3, r3, #1342177280	@ 0x50000000
 800028a:	6213      	str	r3, [r2, #32]

  //PA4 SS pin default high state
  GPIOA->MODER &= ~GPIO_MODER_MODE4_0; //
 800028c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000290:	681b      	ldr	r3, [r3, #0]
 8000292:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000296:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800029a:	6013      	str	r3, [r2, #0]
  GPIOA->OSPEEDR |= (GPIO_OSPEEDER_OSPEEDR4_1 | GPIO_OSPEEDER_OSPEEDR4_0);
 800029c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002a0:	689b      	ldr	r3, [r3, #8]
 80002a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002a6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80002aa:	6093      	str	r3, [r2, #8]
  GPIOA->AFR[0] |= GPIO_AFRL_AFSEL4_0 | GPIO_AFRL_AFSEL4_2;
 80002ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80002b0:	6a1b      	ldr	r3, [r3, #32]
 80002b2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80002b6:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 80002ba:	6213      	str	r3, [r2, #32]
//  GPIOB->MODER &= ~GPIO_MODER_MODE5_1;
//  GPIOB->MODER |= GPIO_MODER_MODE5_0;
//  GPIOB->ODR |= GPIO_ODR_OD5;


  SPI1->CR1 |= SPI_CR1_BR_0 | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_MSTR  ;
 80002bc:	4b11      	ldr	r3, [pc, #68]	@ (8000304 <main+0x138>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	4a10      	ldr	r2, [pc, #64]	@ (8000304 <main+0x138>)
 80002c2:	f043 033c 	orr.w	r3, r3, #60	@ 0x3c
 80002c6:	6013      	str	r3, [r2, #0]
  SPI1->CR2 |= SPI_CR2_SSOE | SPI_CR2_NSSP;
 80002c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000304 <main+0x138>)
 80002ca:	685b      	ldr	r3, [r3, #4]
 80002cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000304 <main+0x138>)
 80002ce:	f043 030c 	orr.w	r3, r3, #12
 80002d2:	6053      	str	r3, [r2, #4]
  SPI1->CR2 |= SPI_CR2_DS_3;// SET 16 BIT value
 80002d4:	4b0b      	ldr	r3, [pc, #44]	@ (8000304 <main+0x138>)
 80002d6:	685b      	ldr	r3, [r3, #4]
 80002d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000304 <main+0x138>)
 80002da:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80002de:	6053      	str	r3, [r2, #4]
  SPI1->CR1 |= SPI_CR1_SPE;// ENABLE SPI
 80002e0:	4b08      	ldr	r3, [pc, #32]	@ (8000304 <main+0x138>)
 80002e2:	681b      	ldr	r3, [r3, #0]
 80002e4:	4a07      	ldr	r2, [pc, #28]	@ (8000304 <main+0x138>)
 80002e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ea:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  send_data(0x8000);// 16BIT DATA
 80002ec:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80002f0:	f000 f850 	bl	8000394 <send_data>
	  HAL_Delay(1000);
 80002f4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002f8:	f000 f96e 	bl	80005d8 <HAL_Delay>
	  send_data(0x8000);// 16BIT DATA
 80002fc:	bf00      	nop
 80002fe:	e7f5      	b.n	80002ec <main+0x120>
 8000300:	40021000 	.word	0x40021000
 8000304:	40013000 	.word	0x40013000

08000308 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b096      	sub	sp, #88	@ 0x58
 800030c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030e:	f107 0314 	add.w	r3, r7, #20
 8000312:	2244      	movs	r2, #68	@ 0x44
 8000314:	2100      	movs	r1, #0
 8000316:	4618      	mov	r0, r3
 8000318:	f001 f8cc 	bl	80014b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800031c:	463b      	mov	r3, r7
 800031e:	2200      	movs	r2, #0
 8000320:	601a      	str	r2, [r3, #0]
 8000322:	605a      	str	r2, [r3, #4]
 8000324:	609a      	str	r2, [r3, #8]
 8000326:	60da      	str	r2, [r3, #12]
 8000328:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800032a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800032e:	f000 fa6b 	bl	8000808 <HAL_PWREx_ControlVoltageScaling>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000338:	f000 f844 	bl	80003c4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800033c:	2310      	movs	r3, #16
 800033e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000340:	2301      	movs	r3, #1
 8000342:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000344:	2300      	movs	r3, #0
 8000346:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000348:	2360      	movs	r3, #96	@ 0x60
 800034a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800034c:	2300      	movs	r3, #0
 800034e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000350:	f107 0314 	add.w	r3, r7, #20
 8000354:	4618      	mov	r0, r3
 8000356:	f000 faad 	bl	80008b4 <HAL_RCC_OscConfig>
 800035a:	4603      	mov	r3, r0
 800035c:	2b00      	cmp	r3, #0
 800035e:	d001      	beq.n	8000364 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000360:	f000 f830 	bl	80003c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000364:	230f      	movs	r3, #15
 8000366:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000368:	2300      	movs	r3, #0
 800036a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800036c:	2300      	movs	r3, #0
 800036e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000370:	2300      	movs	r3, #0
 8000372:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000378:	463b      	mov	r3, r7
 800037a:	2100      	movs	r1, #0
 800037c:	4618      	mov	r0, r3
 800037e:	f000 fead 	bl	80010dc <HAL_RCC_ClockConfig>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000388:	f000 f81c 	bl	80003c4 <Error_Handler>
  }
}
 800038c:	bf00      	nop
 800038e:	3758      	adds	r7, #88	@ 0x58
 8000390:	46bd      	mov	sp, r7
 8000392:	bd80      	pop	{r7, pc}

08000394 <send_data>:

/* USER CODE BEGIN 4 */
void send_data(int data)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
	SPI1->DR = data;
 800039c:	4a08      	ldr	r2, [pc, #32]	@ (80003c0 <send_data+0x2c>)
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	60d3      	str	r3, [r2, #12]
//	  GPIOB->ODR &= ~GPIO_ODR_OD5;
	while((SPI1->SR & SPI_SR_TXE) != SPI_SR_TXE);// FLAG
 80003a2:	bf00      	nop
 80003a4:	4b06      	ldr	r3, [pc, #24]	@ (80003c0 <send_data+0x2c>)
 80003a6:	689b      	ldr	r3, [r3, #8]
 80003a8:	f003 0302 	and.w	r3, r3, #2
 80003ac:	2b02      	cmp	r3, #2
 80003ae:	d1f9      	bne.n	80003a4 <send_data+0x10>
//	  GPIOB->ODR |= GPIO_ODR_OD5;


//	data=SPI1->DR;
//	incase return data
}
 80003b0:	bf00      	nop
 80003b2:	bf00      	nop
 80003b4:	370c      	adds	r7, #12
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40013000 	.word	0x40013000

080003c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003c4:	b480      	push	{r7}
 80003c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c8:	b672      	cpsid	i
}
 80003ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003cc:	bf00      	nop
 80003ce:	e7fd      	b.n	80003cc <Error_Handler+0x8>

080003d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	b083      	sub	sp, #12
 80003d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003d6:	4b0f      	ldr	r3, [pc, #60]	@ (8000414 <HAL_MspInit+0x44>)
 80003d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <HAL_MspInit+0x44>)
 80003dc:	f043 0301 	orr.w	r3, r3, #1
 80003e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80003e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000414 <HAL_MspInit+0x44>)
 80003e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80003e6:	f003 0301 	and.w	r3, r3, #1
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003ee:	4b09      	ldr	r3, [pc, #36]	@ (8000414 <HAL_MspInit+0x44>)
 80003f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003f2:	4a08      	ldr	r2, [pc, #32]	@ (8000414 <HAL_MspInit+0x44>)
 80003f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80003fa:	4b06      	ldr	r3, [pc, #24]	@ (8000414 <HAL_MspInit+0x44>)
 80003fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000402:	603b      	str	r3, [r7, #0]
 8000404:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000406:	bf00      	nop
 8000408:	370c      	adds	r7, #12
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	40021000 	.word	0x40021000

08000418 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800041c:	bf00      	nop
 800041e:	e7fd      	b.n	800041c <NMI_Handler+0x4>

08000420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000424:	bf00      	nop
 8000426:	e7fd      	b.n	8000424 <HardFault_Handler+0x4>

08000428 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000428:	b480      	push	{r7}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800042c:	bf00      	nop
 800042e:	e7fd      	b.n	800042c <MemManage_Handler+0x4>

08000430 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000434:	bf00      	nop
 8000436:	e7fd      	b.n	8000434 <BusFault_Handler+0x4>

08000438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800043c:	bf00      	nop
 800043e:	e7fd      	b.n	800043c <UsageFault_Handler+0x4>

08000440 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800044e:	b480      	push	{r7}
 8000450:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	46bd      	mov	sp, r7
 8000456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045a:	4770      	bx	lr

0800045c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800045c:	b480      	push	{r7}
 800045e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000460:	bf00      	nop
 8000462:	46bd      	mov	sp, r7
 8000464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000468:	4770      	bx	lr

0800046a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800046a:	b580      	push	{r7, lr}
 800046c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800046e:	f000 f893 	bl	8000598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000472:	bf00      	nop
 8000474:	bd80      	pop	{r7, pc}
	...

08000478 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000478:	b480      	push	{r7}
 800047a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800047c:	4b06      	ldr	r3, [pc, #24]	@ (8000498 <SystemInit+0x20>)
 800047e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000482:	4a05      	ldr	r2, [pc, #20]	@ (8000498 <SystemInit+0x20>)
 8000484:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000488:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800048c:	bf00      	nop
 800048e:	46bd      	mov	sp, r7
 8000490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000494:	4770      	bx	lr
 8000496:	bf00      	nop
 8000498:	e000ed00 	.word	0xe000ed00

0800049c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800049c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80004a0:	f7ff ffea 	bl	8000478 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004a4:	480c      	ldr	r0, [pc, #48]	@ (80004d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80004a6:	490d      	ldr	r1, [pc, #52]	@ (80004dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80004a8:	4a0d      	ldr	r2, [pc, #52]	@ (80004e0 <LoopForever+0xe>)
  movs r3, #0
 80004aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004ac:	e002      	b.n	80004b4 <LoopCopyDataInit>

080004ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004b2:	3304      	adds	r3, #4

080004b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004b8:	d3f9      	bcc.n	80004ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ba:	4a0a      	ldr	r2, [pc, #40]	@ (80004e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004bc:	4c0a      	ldr	r4, [pc, #40]	@ (80004e8 <LoopForever+0x16>)
  movs r3, #0
 80004be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004c0:	e001      	b.n	80004c6 <LoopFillZerobss>

080004c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004c4:	3204      	adds	r2, #4

080004c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004c8:	d3fb      	bcc.n	80004c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004ca:	f000 fffb 	bl	80014c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004ce:	f7ff fe7d 	bl	80001cc <main>

080004d2 <LoopForever>:

LoopForever:
    b LoopForever
 80004d2:	e7fe      	b.n	80004d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004d4:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80004d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004dc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004e0:	0800156c 	.word	0x0800156c
  ldr r2, =_sbss
 80004e4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004e8:	2000002c 	.word	0x2000002c

080004ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004ec:	e7fe      	b.n	80004ec <ADC1_IRQHandler>

080004ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ee:	b580      	push	{r7, lr}
 80004f0:	b082      	sub	sp, #8
 80004f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004f4:	2300      	movs	r3, #0
 80004f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004f8:	2003      	movs	r0, #3
 80004fa:	f000 f943 	bl	8000784 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004fe:	200f      	movs	r0, #15
 8000500:	f000 f80e 	bl	8000520 <HAL_InitTick>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d002      	beq.n	8000510 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800050a:	2301      	movs	r3, #1
 800050c:	71fb      	strb	r3, [r7, #7]
 800050e:	e001      	b.n	8000514 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000510:	f7ff ff5e 	bl	80003d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000514:	79fb      	ldrb	r3, [r7, #7]
}
 8000516:	4618      	mov	r0, r3
 8000518:	3708      	adds	r7, #8
 800051a:	46bd      	mov	sp, r7
 800051c:	bd80      	pop	{r7, pc}
	...

08000520 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000528:	2300      	movs	r3, #0
 800052a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800052c:	4b17      	ldr	r3, [pc, #92]	@ (800058c <HAL_InitTick+0x6c>)
 800052e:	781b      	ldrb	r3, [r3, #0]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d023      	beq.n	800057c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000534:	4b16      	ldr	r3, [pc, #88]	@ (8000590 <HAL_InitTick+0x70>)
 8000536:	681a      	ldr	r2, [r3, #0]
 8000538:	4b14      	ldr	r3, [pc, #80]	@ (800058c <HAL_InitTick+0x6c>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000542:	fbb3 f3f1 	udiv	r3, r3, r1
 8000546:	fbb2 f3f3 	udiv	r3, r2, r3
 800054a:	4618      	mov	r0, r3
 800054c:	f000 f941 	bl	80007d2 <HAL_SYSTICK_Config>
 8000550:	4603      	mov	r3, r0
 8000552:	2b00      	cmp	r3, #0
 8000554:	d10f      	bne.n	8000576 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	2b0f      	cmp	r3, #15
 800055a:	d809      	bhi.n	8000570 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800055c:	2200      	movs	r2, #0
 800055e:	6879      	ldr	r1, [r7, #4]
 8000560:	f04f 30ff 	mov.w	r0, #4294967295
 8000564:	f000 f919 	bl	800079a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000568:	4a0a      	ldr	r2, [pc, #40]	@ (8000594 <HAL_InitTick+0x74>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	6013      	str	r3, [r2, #0]
 800056e:	e007      	b.n	8000580 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000570:	2301      	movs	r3, #1
 8000572:	73fb      	strb	r3, [r7, #15]
 8000574:	e004      	b.n	8000580 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000576:	2301      	movs	r3, #1
 8000578:	73fb      	strb	r3, [r7, #15]
 800057a:	e001      	b.n	8000580 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800057c:	2301      	movs	r3, #1
 800057e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000580:	7bfb      	ldrb	r3, [r7, #15]
}
 8000582:	4618      	mov	r0, r3
 8000584:	3710      	adds	r7, #16
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	20000008 	.word	0x20000008
 8000590:	20000000 	.word	0x20000000
 8000594:	20000004 	.word	0x20000004

08000598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800059c:	4b06      	ldr	r3, [pc, #24]	@ (80005b8 <HAL_IncTick+0x20>)
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	461a      	mov	r2, r3
 80005a2:	4b06      	ldr	r3, [pc, #24]	@ (80005bc <HAL_IncTick+0x24>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4413      	add	r3, r2
 80005a8:	4a04      	ldr	r2, [pc, #16]	@ (80005bc <HAL_IncTick+0x24>)
 80005aa:	6013      	str	r3, [r2, #0]
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop
 80005b8:	20000008 	.word	0x20000008
 80005bc:	20000028 	.word	0x20000028

080005c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  return uwTick;
 80005c4:	4b03      	ldr	r3, [pc, #12]	@ (80005d4 <HAL_GetTick+0x14>)
 80005c6:	681b      	ldr	r3, [r3, #0]
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	46bd      	mov	sp, r7
 80005cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop
 80005d4:	20000028 	.word	0x20000028

080005d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80005e0:	f7ff ffee 	bl	80005c0 <HAL_GetTick>
 80005e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80005e6:	687b      	ldr	r3, [r7, #4]
 80005e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005f0:	d005      	beq.n	80005fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80005f2:	4b0a      	ldr	r3, [pc, #40]	@ (800061c <HAL_Delay+0x44>)
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	461a      	mov	r2, r3
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4413      	add	r3, r2
 80005fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80005fe:	bf00      	nop
 8000600:	f7ff ffde 	bl	80005c0 <HAL_GetTick>
 8000604:	4602      	mov	r2, r0
 8000606:	68bb      	ldr	r3, [r7, #8]
 8000608:	1ad3      	subs	r3, r2, r3
 800060a:	68fa      	ldr	r2, [r7, #12]
 800060c:	429a      	cmp	r2, r3
 800060e:	d8f7      	bhi.n	8000600 <HAL_Delay+0x28>
  {
  }
}
 8000610:	bf00      	nop
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	20000008 	.word	0x20000008

08000620 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000620:	b480      	push	{r7}
 8000622:	b085      	sub	sp, #20
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f003 0307 	and.w	r3, r3, #7
 800062e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000630:	4b0c      	ldr	r3, [pc, #48]	@ (8000664 <__NVIC_SetPriorityGrouping+0x44>)
 8000632:	68db      	ldr	r3, [r3, #12]
 8000634:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000636:	68ba      	ldr	r2, [r7, #8]
 8000638:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800063c:	4013      	ands	r3, r2
 800063e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000640:	68fb      	ldr	r3, [r7, #12]
 8000642:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000644:	68bb      	ldr	r3, [r7, #8]
 8000646:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000648:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800064c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000650:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000652:	4a04      	ldr	r2, [pc, #16]	@ (8000664 <__NVIC_SetPriorityGrouping+0x44>)
 8000654:	68bb      	ldr	r3, [r7, #8]
 8000656:	60d3      	str	r3, [r2, #12]
}
 8000658:	bf00      	nop
 800065a:	3714      	adds	r7, #20
 800065c:	46bd      	mov	sp, r7
 800065e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000662:	4770      	bx	lr
 8000664:	e000ed00 	.word	0xe000ed00

08000668 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800066c:	4b04      	ldr	r3, [pc, #16]	@ (8000680 <__NVIC_GetPriorityGrouping+0x18>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	0a1b      	lsrs	r3, r3, #8
 8000672:	f003 0307 	and.w	r3, r3, #7
}
 8000676:	4618      	mov	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	e000ed00 	.word	0xe000ed00

08000684 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	6039      	str	r1, [r7, #0]
 800068e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000690:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000694:	2b00      	cmp	r3, #0
 8000696:	db0a      	blt.n	80006ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	b2da      	uxtb	r2, r3
 800069c:	490c      	ldr	r1, [pc, #48]	@ (80006d0 <__NVIC_SetPriority+0x4c>)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	0112      	lsls	r2, r2, #4
 80006a4:	b2d2      	uxtb	r2, r2
 80006a6:	440b      	add	r3, r1
 80006a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006ac:	e00a      	b.n	80006c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	b2da      	uxtb	r2, r3
 80006b2:	4908      	ldr	r1, [pc, #32]	@ (80006d4 <__NVIC_SetPriority+0x50>)
 80006b4:	79fb      	ldrb	r3, [r7, #7]
 80006b6:	f003 030f 	and.w	r3, r3, #15
 80006ba:	3b04      	subs	r3, #4
 80006bc:	0112      	lsls	r2, r2, #4
 80006be:	b2d2      	uxtb	r2, r2
 80006c0:	440b      	add	r3, r1
 80006c2:	761a      	strb	r2, [r3, #24]
}
 80006c4:	bf00      	nop
 80006c6:	370c      	adds	r7, #12
 80006c8:	46bd      	mov	sp, r7
 80006ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ce:	4770      	bx	lr
 80006d0:	e000e100 	.word	0xe000e100
 80006d4:	e000ed00 	.word	0xe000ed00

080006d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006d8:	b480      	push	{r7}
 80006da:	b089      	sub	sp, #36	@ 0x24
 80006dc:	af00      	add	r7, sp, #0
 80006de:	60f8      	str	r0, [r7, #12]
 80006e0:	60b9      	str	r1, [r7, #8]
 80006e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006e4:	68fb      	ldr	r3, [r7, #12]
 80006e6:	f003 0307 	and.w	r3, r3, #7
 80006ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006ec:	69fb      	ldr	r3, [r7, #28]
 80006ee:	f1c3 0307 	rsb	r3, r3, #7
 80006f2:	2b04      	cmp	r3, #4
 80006f4:	bf28      	it	cs
 80006f6:	2304      	movcs	r3, #4
 80006f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006fa:	69fb      	ldr	r3, [r7, #28]
 80006fc:	3304      	adds	r3, #4
 80006fe:	2b06      	cmp	r3, #6
 8000700:	d902      	bls.n	8000708 <NVIC_EncodePriority+0x30>
 8000702:	69fb      	ldr	r3, [r7, #28]
 8000704:	3b03      	subs	r3, #3
 8000706:	e000      	b.n	800070a <NVIC_EncodePriority+0x32>
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800070c:	f04f 32ff 	mov.w	r2, #4294967295
 8000710:	69bb      	ldr	r3, [r7, #24]
 8000712:	fa02 f303 	lsl.w	r3, r2, r3
 8000716:	43da      	mvns	r2, r3
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	401a      	ands	r2, r3
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000720:	f04f 31ff 	mov.w	r1, #4294967295
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	fa01 f303 	lsl.w	r3, r1, r3
 800072a:	43d9      	mvns	r1, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000730:	4313      	orrs	r3, r2
         );
}
 8000732:	4618      	mov	r0, r3
 8000734:	3724      	adds	r7, #36	@ 0x24
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr
	...

08000740 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	3b01      	subs	r3, #1
 800074c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000750:	d301      	bcc.n	8000756 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000752:	2301      	movs	r3, #1
 8000754:	e00f      	b.n	8000776 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000756:	4a0a      	ldr	r2, [pc, #40]	@ (8000780 <SysTick_Config+0x40>)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	3b01      	subs	r3, #1
 800075c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800075e:	210f      	movs	r1, #15
 8000760:	f04f 30ff 	mov.w	r0, #4294967295
 8000764:	f7ff ff8e 	bl	8000684 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <SysTick_Config+0x40>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800076e:	4b04      	ldr	r3, [pc, #16]	@ (8000780 <SysTick_Config+0x40>)
 8000770:	2207      	movs	r2, #7
 8000772:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000774:	2300      	movs	r3, #0
}
 8000776:	4618      	mov	r0, r3
 8000778:	3708      	adds	r7, #8
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	e000e010 	.word	0xe000e010

08000784 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800078c:	6878      	ldr	r0, [r7, #4]
 800078e:	f7ff ff47 	bl	8000620 <__NVIC_SetPriorityGrouping>
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	b086      	sub	sp, #24
 800079e:	af00      	add	r7, sp, #0
 80007a0:	4603      	mov	r3, r0
 80007a2:	60b9      	str	r1, [r7, #8]
 80007a4:	607a      	str	r2, [r7, #4]
 80007a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80007ac:	f7ff ff5c 	bl	8000668 <__NVIC_GetPriorityGrouping>
 80007b0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	68b9      	ldr	r1, [r7, #8]
 80007b6:	6978      	ldr	r0, [r7, #20]
 80007b8:	f7ff ff8e 	bl	80006d8 <NVIC_EncodePriority>
 80007bc:	4602      	mov	r2, r0
 80007be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007c2:	4611      	mov	r1, r2
 80007c4:	4618      	mov	r0, r3
 80007c6:	f7ff ff5d 	bl	8000684 <__NVIC_SetPriority>
}
 80007ca:	bf00      	nop
 80007cc:	3718      	adds	r7, #24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	b082      	sub	sp, #8
 80007d6:	af00      	add	r7, sp, #0
 80007d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007da:	6878      	ldr	r0, [r7, #4]
 80007dc:	f7ff ffb0 	bl	8000740 <SysTick_Config>
 80007e0:	4603      	mov	r3, r0
}
 80007e2:	4618      	mov	r0, r3
 80007e4:	3708      	adds	r7, #8
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80007f0:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <HAL_PWREx_GetVoltageRange+0x18>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40007000 	.word	0x40007000

08000808 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000808:	b480      	push	{r7}
 800080a:	b085      	sub	sp, #20
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000816:	d130      	bne.n	800087a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000818:	4b23      	ldr	r3, [pc, #140]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000824:	d038      	beq.n	8000898 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800082e:	4a1e      	ldr	r2, [pc, #120]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000830:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000834:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000836:	4b1d      	ldr	r3, [pc, #116]	@ (80008ac <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2232      	movs	r2, #50	@ 0x32
 800083c:	fb02 f303 	mul.w	r3, r2, r3
 8000840:	4a1b      	ldr	r2, [pc, #108]	@ (80008b0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000842:	fba2 2303 	umull	r2, r3, r2, r3
 8000846:	0c9b      	lsrs	r3, r3, #18
 8000848:	3301      	adds	r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800084c:	e002      	b.n	8000854 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	3b01      	subs	r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000854:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000856:	695b      	ldr	r3, [r3, #20]
 8000858:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800085c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000860:	d102      	bne.n	8000868 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000862:	68fb      	ldr	r3, [r7, #12]
 8000864:	2b00      	cmp	r3, #0
 8000866:	d1f2      	bne.n	800084e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000868:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800086a:	695b      	ldr	r3, [r3, #20]
 800086c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000870:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000874:	d110      	bne.n	8000898 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000876:	2303      	movs	r3, #3
 8000878:	e00f      	b.n	800089a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800087a:	4b0b      	ldr	r3, [pc, #44]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000886:	d007      	beq.n	8000898 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000888:	4b07      	ldr	r3, [pc, #28]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000890:	4a05      	ldr	r2, [pc, #20]	@ (80008a8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000892:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000896:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000898:	2300      	movs	r3, #0
}
 800089a:	4618      	mov	r0, r3
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40007000 	.word	0x40007000
 80008ac:	20000000 	.word	0x20000000
 80008b0:	431bde83 	.word	0x431bde83

080008b4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b088      	sub	sp, #32
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d102      	bne.n	80008c8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	f000 bc02 	b.w	80010cc <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80008c8:	4b96      	ldr	r3, [pc, #600]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	f003 030c 	and.w	r3, r3, #12
 80008d0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80008d2:	4b94      	ldr	r3, [pc, #592]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80008d4:	68db      	ldr	r3, [r3, #12]
 80008d6:	f003 0303 	and.w	r3, r3, #3
 80008da:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f003 0310 	and.w	r3, r3, #16
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	f000 80e4 	beq.w	8000ab2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80008ea:	69bb      	ldr	r3, [r7, #24]
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d007      	beq.n	8000900 <HAL_RCC_OscConfig+0x4c>
 80008f0:	69bb      	ldr	r3, [r7, #24]
 80008f2:	2b0c      	cmp	r3, #12
 80008f4:	f040 808b 	bne.w	8000a0e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	f040 8087 	bne.w	8000a0e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000900:	4b88      	ldr	r3, [pc, #544]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	f003 0302 	and.w	r3, r3, #2
 8000908:	2b00      	cmp	r3, #0
 800090a:	d005      	beq.n	8000918 <HAL_RCC_OscConfig+0x64>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	699b      	ldr	r3, [r3, #24]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000914:	2301      	movs	r3, #1
 8000916:	e3d9      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	6a1a      	ldr	r2, [r3, #32]
 800091c:	4b81      	ldr	r3, [pc, #516]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f003 0308 	and.w	r3, r3, #8
 8000924:	2b00      	cmp	r3, #0
 8000926:	d004      	beq.n	8000932 <HAL_RCC_OscConfig+0x7e>
 8000928:	4b7e      	ldr	r3, [pc, #504]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000930:	e005      	b.n	800093e <HAL_RCC_OscConfig+0x8a>
 8000932:	4b7c      	ldr	r3, [pc, #496]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000934:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000938:	091b      	lsrs	r3, r3, #4
 800093a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800093e:	4293      	cmp	r3, r2
 8000940:	d223      	bcs.n	800098a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	6a1b      	ldr	r3, [r3, #32]
 8000946:	4618      	mov	r0, r3
 8000948:	f000 fd54 	bl	80013f4 <RCC_SetFlashLatencyFromMSIRange>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000952:	2301      	movs	r3, #1
 8000954:	e3ba      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000956:	4b73      	ldr	r3, [pc, #460]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	4a72      	ldr	r2, [pc, #456]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 800095c:	f043 0308 	orr.w	r3, r3, #8
 8000960:	6013      	str	r3, [r2, #0]
 8000962:	4b70      	ldr	r3, [pc, #448]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	6a1b      	ldr	r3, [r3, #32]
 800096e:	496d      	ldr	r1, [pc, #436]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000970:	4313      	orrs	r3, r2
 8000972:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000974:	4b6b      	ldr	r3, [pc, #428]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000976:	685b      	ldr	r3, [r3, #4]
 8000978:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	69db      	ldr	r3, [r3, #28]
 8000980:	021b      	lsls	r3, r3, #8
 8000982:	4968      	ldr	r1, [pc, #416]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000984:	4313      	orrs	r3, r2
 8000986:	604b      	str	r3, [r1, #4]
 8000988:	e025      	b.n	80009d6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800098a:	4b66      	ldr	r3, [pc, #408]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a65      	ldr	r2, [pc, #404]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000990:	f043 0308 	orr.w	r3, r3, #8
 8000994:	6013      	str	r3, [r2, #0]
 8000996:	4b63      	ldr	r3, [pc, #396]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	6a1b      	ldr	r3, [r3, #32]
 80009a2:	4960      	ldr	r1, [pc, #384]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80009a4:	4313      	orrs	r3, r2
 80009a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80009a8:	4b5e      	ldr	r3, [pc, #376]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	69db      	ldr	r3, [r3, #28]
 80009b4:	021b      	lsls	r3, r3, #8
 80009b6:	495b      	ldr	r1, [pc, #364]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80009b8:	4313      	orrs	r3, r2
 80009ba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80009bc:	69bb      	ldr	r3, [r7, #24]
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d109      	bne.n	80009d6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6a1b      	ldr	r3, [r3, #32]
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 fd14 	bl	80013f4 <RCC_SetFlashLatencyFromMSIRange>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
 80009d4:	e37a      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80009d6:	f000 fc81 	bl	80012dc <HAL_RCC_GetSysClockFreq>
 80009da:	4602      	mov	r2, r0
 80009dc:	4b51      	ldr	r3, [pc, #324]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	091b      	lsrs	r3, r3, #4
 80009e2:	f003 030f 	and.w	r3, r3, #15
 80009e6:	4950      	ldr	r1, [pc, #320]	@ (8000b28 <HAL_RCC_OscConfig+0x274>)
 80009e8:	5ccb      	ldrb	r3, [r1, r3]
 80009ea:	f003 031f 	and.w	r3, r3, #31
 80009ee:	fa22 f303 	lsr.w	r3, r2, r3
 80009f2:	4a4e      	ldr	r2, [pc, #312]	@ (8000b2c <HAL_RCC_OscConfig+0x278>)
 80009f4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80009f6:	4b4e      	ldr	r3, [pc, #312]	@ (8000b30 <HAL_RCC_OscConfig+0x27c>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	4618      	mov	r0, r3
 80009fc:	f7ff fd90 	bl	8000520 <HAL_InitTick>
 8000a00:	4603      	mov	r3, r0
 8000a02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000a04:	7bfb      	ldrb	r3, [r7, #15]
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d052      	beq.n	8000ab0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000a0a:	7bfb      	ldrb	r3, [r7, #15]
 8000a0c:	e35e      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d032      	beq.n	8000a7c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000a16:	4b43      	ldr	r3, [pc, #268]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	4a42      	ldr	r2, [pc, #264]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a1c:	f043 0301 	orr.w	r3, r3, #1
 8000a20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a22:	f7ff fdcd 	bl	80005c0 <HAL_GetTick>
 8000a26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a28:	e008      	b.n	8000a3c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a2a:	f7ff fdc9 	bl	80005c0 <HAL_GetTick>
 8000a2e:	4602      	mov	r2, r0
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	1ad3      	subs	r3, r2, r3
 8000a34:	2b02      	cmp	r3, #2
 8000a36:	d901      	bls.n	8000a3c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	e347      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000a3c:	4b39      	ldr	r3, [pc, #228]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f003 0302 	and.w	r3, r3, #2
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d0f0      	beq.n	8000a2a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000a48:	4b36      	ldr	r3, [pc, #216]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a35      	ldr	r2, [pc, #212]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a4e:	f043 0308 	orr.w	r3, r3, #8
 8000a52:	6013      	str	r3, [r2, #0]
 8000a54:	4b33      	ldr	r3, [pc, #204]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6a1b      	ldr	r3, [r3, #32]
 8000a60:	4930      	ldr	r1, [pc, #192]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a62:	4313      	orrs	r3, r2
 8000a64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000a66:	4b2f      	ldr	r3, [pc, #188]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a68:	685b      	ldr	r3, [r3, #4]
 8000a6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	69db      	ldr	r3, [r3, #28]
 8000a72:	021b      	lsls	r3, r3, #8
 8000a74:	492b      	ldr	r1, [pc, #172]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a76:	4313      	orrs	r3, r2
 8000a78:	604b      	str	r3, [r1, #4]
 8000a7a:	e01a      	b.n	8000ab2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000a7c:	4b29      	ldr	r3, [pc, #164]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a28      	ldr	r2, [pc, #160]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000a82:	f023 0301 	bic.w	r3, r3, #1
 8000a86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000a88:	f7ff fd9a 	bl	80005c0 <HAL_GetTick>
 8000a8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000a8e:	e008      	b.n	8000aa2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000a90:	f7ff fd96 	bl	80005c0 <HAL_GetTick>
 8000a94:	4602      	mov	r2, r0
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d901      	bls.n	8000aa2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	e314      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000aa2:	4b20      	ldr	r3, [pc, #128]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f003 0302 	and.w	r3, r3, #2
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d1f0      	bne.n	8000a90 <HAL_RCC_OscConfig+0x1dc>
 8000aae:	e000      	b.n	8000ab2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ab0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d073      	beq.n	8000ba6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000abe:	69bb      	ldr	r3, [r7, #24]
 8000ac0:	2b08      	cmp	r3, #8
 8000ac2:	d005      	beq.n	8000ad0 <HAL_RCC_OscConfig+0x21c>
 8000ac4:	69bb      	ldr	r3, [r7, #24]
 8000ac6:	2b0c      	cmp	r3, #12
 8000ac8:	d10e      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	2b03      	cmp	r3, #3
 8000ace:	d10b      	bne.n	8000ae8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d063      	beq.n	8000ba4 <HAL_RCC_OscConfig+0x2f0>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d15f      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000ae4:	2301      	movs	r3, #1
 8000ae6:	e2f1      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	685b      	ldr	r3, [r3, #4]
 8000aec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000af0:	d106      	bne.n	8000b00 <HAL_RCC_OscConfig+0x24c>
 8000af2:	4b0c      	ldr	r3, [pc, #48]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a0b      	ldr	r2, [pc, #44]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000afc:	6013      	str	r3, [r2, #0]
 8000afe:	e025      	b.n	8000b4c <HAL_RCC_OscConfig+0x298>
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b08:	d114      	bne.n	8000b34 <HAL_RCC_OscConfig+0x280>
 8000b0a:	4b06      	ldr	r3, [pc, #24]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000b10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b14:	6013      	str	r3, [r2, #0]
 8000b16:	4b03      	ldr	r3, [pc, #12]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a02      	ldr	r2, [pc, #8]	@ (8000b24 <HAL_RCC_OscConfig+0x270>)
 8000b1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	e013      	b.n	8000b4c <HAL_RCC_OscConfig+0x298>
 8000b24:	40021000 	.word	0x40021000
 8000b28:	08001524 	.word	0x08001524
 8000b2c:	20000000 	.word	0x20000000
 8000b30:	20000004 	.word	0x20000004
 8000b34:	4ba0      	ldr	r3, [pc, #640]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a9f      	ldr	r2, [pc, #636]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b3e:	6013      	str	r3, [r2, #0]
 8000b40:	4b9d      	ldr	r3, [pc, #628]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a9c      	ldr	r2, [pc, #624]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b54:	f7ff fd34 	bl	80005c0 <HAL_GetTick>
 8000b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b5a:	e008      	b.n	8000b6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b5c:	f7ff fd30 	bl	80005c0 <HAL_GetTick>
 8000b60:	4602      	mov	r2, r0
 8000b62:	693b      	ldr	r3, [r7, #16]
 8000b64:	1ad3      	subs	r3, r2, r3
 8000b66:	2b64      	cmp	r3, #100	@ 0x64
 8000b68:	d901      	bls.n	8000b6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	e2ae      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000b6e:	4b92      	ldr	r3, [pc, #584]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d0f0      	beq.n	8000b5c <HAL_RCC_OscConfig+0x2a8>
 8000b7a:	e014      	b.n	8000ba6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000b7c:	f7ff fd20 	bl	80005c0 <HAL_GetTick>
 8000b80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b82:	e008      	b.n	8000b96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b84:	f7ff fd1c 	bl	80005c0 <HAL_GetTick>
 8000b88:	4602      	mov	r2, r0
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	1ad3      	subs	r3, r2, r3
 8000b8e:	2b64      	cmp	r3, #100	@ 0x64
 8000b90:	d901      	bls.n	8000b96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000b92:	2303      	movs	r3, #3
 8000b94:	e29a      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000b96:	4b88      	ldr	r3, [pc, #544]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d1f0      	bne.n	8000b84 <HAL_RCC_OscConfig+0x2d0>
 8000ba2:	e000      	b.n	8000ba6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ba4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 0302 	and.w	r3, r3, #2
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d060      	beq.n	8000c74 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000bb2:	69bb      	ldr	r3, [r7, #24]
 8000bb4:	2b04      	cmp	r3, #4
 8000bb6:	d005      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x310>
 8000bb8:	69bb      	ldr	r3, [r7, #24]
 8000bba:	2b0c      	cmp	r3, #12
 8000bbc:	d119      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d116      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bc4:	4b7c      	ldr	r3, [pc, #496]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d005      	beq.n	8000bdc <HAL_RCC_OscConfig+0x328>
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d101      	bne.n	8000bdc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	e277      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bdc:	4b76      	ldr	r3, [pc, #472]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000bde:	685b      	ldr	r3, [r3, #4]
 8000be0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	691b      	ldr	r3, [r3, #16]
 8000be8:	061b      	lsls	r3, r3, #24
 8000bea:	4973      	ldr	r1, [pc, #460]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000bec:	4313      	orrs	r3, r2
 8000bee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000bf0:	e040      	b.n	8000c74 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	68db      	ldr	r3, [r3, #12]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d023      	beq.n	8000c42 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000bfa:	4b6f      	ldr	r3, [pc, #444]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	4a6e      	ldr	r2, [pc, #440]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c06:	f7ff fcdb 	bl	80005c0 <HAL_GetTick>
 8000c0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c0c:	e008      	b.n	8000c20 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c0e:	f7ff fcd7 	bl	80005c0 <HAL_GetTick>
 8000c12:	4602      	mov	r2, r0
 8000c14:	693b      	ldr	r3, [r7, #16]
 8000c16:	1ad3      	subs	r3, r2, r3
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d901      	bls.n	8000c20 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	e255      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000c20:	4b65      	ldr	r3, [pc, #404]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d0f0      	beq.n	8000c0e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c2c:	4b62      	ldr	r3, [pc, #392]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	691b      	ldr	r3, [r3, #16]
 8000c38:	061b      	lsls	r3, r3, #24
 8000c3a:	495f      	ldr	r1, [pc, #380]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	604b      	str	r3, [r1, #4]
 8000c40:	e018      	b.n	8000c74 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c42:	4b5d      	ldr	r3, [pc, #372]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a5c      	ldr	r2, [pc, #368]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000c4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c4e:	f7ff fcb7 	bl	80005c0 <HAL_GetTick>
 8000c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c54:	e008      	b.n	8000c68 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c56:	f7ff fcb3 	bl	80005c0 <HAL_GetTick>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	1ad3      	subs	r3, r2, r3
 8000c60:	2b02      	cmp	r3, #2
 8000c62:	d901      	bls.n	8000c68 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000c64:	2303      	movs	r3, #3
 8000c66:	e231      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c68:	4b53      	ldr	r3, [pc, #332]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f0      	bne.n	8000c56 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f003 0308 	and.w	r3, r3, #8
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d03c      	beq.n	8000cfa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	695b      	ldr	r3, [r3, #20]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d01c      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c88:	4b4b      	ldr	r3, [pc, #300]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000c8e:	4a4a      	ldr	r2, [pc, #296]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000c90:	f043 0301 	orr.w	r3, r3, #1
 8000c94:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000c98:	f7ff fc92 	bl	80005c0 <HAL_GetTick>
 8000c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000c9e:	e008      	b.n	8000cb2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ca0:	f7ff fc8e 	bl	80005c0 <HAL_GetTick>
 8000ca4:	4602      	mov	r2, r0
 8000ca6:	693b      	ldr	r3, [r7, #16]
 8000ca8:	1ad3      	subs	r3, r2, r3
 8000caa:	2b02      	cmp	r3, #2
 8000cac:	d901      	bls.n	8000cb2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000cae:	2303      	movs	r3, #3
 8000cb0:	e20c      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000cb2:	4b41      	ldr	r3, [pc, #260]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000cb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cb8:	f003 0302 	and.w	r3, r3, #2
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d0ef      	beq.n	8000ca0 <HAL_RCC_OscConfig+0x3ec>
 8000cc0:	e01b      	b.n	8000cfa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cc2:	4b3d      	ldr	r3, [pc, #244]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000cc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cc8:	4a3b      	ldr	r2, [pc, #236]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000cca:	f023 0301 	bic.w	r3, r3, #1
 8000cce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000cd2:	f7ff fc75 	bl	80005c0 <HAL_GetTick>
 8000cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cd8:	e008      	b.n	8000cec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cda:	f7ff fc71 	bl	80005c0 <HAL_GetTick>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	1ad3      	subs	r3, r2, r3
 8000ce4:	2b02      	cmp	r3, #2
 8000ce6:	d901      	bls.n	8000cec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000ce8:	2303      	movs	r3, #3
 8000cea:	e1ef      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000cec:	4b32      	ldr	r3, [pc, #200]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000cee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000cf2:	f003 0302 	and.w	r3, r3, #2
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1ef      	bne.n	8000cda <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0304 	and.w	r3, r3, #4
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f000 80a6 	beq.w	8000e54 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d10d      	bne.n	8000d34 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d18:	4b27      	ldr	r3, [pc, #156]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1c:	4a26      	ldr	r2, [pc, #152]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d22:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d24:	4b24      	ldr	r3, [pc, #144]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2c:	60bb      	str	r3, [r7, #8]
 8000d2e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d30:	2301      	movs	r3, #1
 8000d32:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d34:	4b21      	ldr	r3, [pc, #132]	@ (8000dbc <HAL_RCC_OscConfig+0x508>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d118      	bne.n	8000d72 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000d40:	4b1e      	ldr	r3, [pc, #120]	@ (8000dbc <HAL_RCC_OscConfig+0x508>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a1d      	ldr	r2, [pc, #116]	@ (8000dbc <HAL_RCC_OscConfig+0x508>)
 8000d46:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d4a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d4c:	f7ff fc38 	bl	80005c0 <HAL_GetTick>
 8000d50:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d52:	e008      	b.n	8000d66 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d54:	f7ff fc34 	bl	80005c0 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d901      	bls.n	8000d66 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000d62:	2303      	movs	r3, #3
 8000d64:	e1b2      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000d66:	4b15      	ldr	r3, [pc, #84]	@ (8000dbc <HAL_RCC_OscConfig+0x508>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f0      	beq.n	8000d54 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689b      	ldr	r3, [r3, #8]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d108      	bne.n	8000d8c <HAL_RCC_OscConfig+0x4d8>
 8000d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d80:	4a0d      	ldr	r2, [pc, #52]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d82:	f043 0301 	orr.w	r3, r3, #1
 8000d86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000d8a:	e029      	b.n	8000de0 <HAL_RCC_OscConfig+0x52c>
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	2b05      	cmp	r3, #5
 8000d92:	d115      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x50c>
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000d9a:	4a07      	ldr	r2, [pc, #28]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000d9c:	f043 0304 	orr.w	r3, r3, #4
 8000da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000da4:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000daa:	4a03      	ldr	r2, [pc, #12]	@ (8000db8 <HAL_RCC_OscConfig+0x504>)
 8000dac:	f043 0301 	orr.w	r3, r3, #1
 8000db0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000db4:	e014      	b.n	8000de0 <HAL_RCC_OscConfig+0x52c>
 8000db6:	bf00      	nop
 8000db8:	40021000 	.word	0x40021000
 8000dbc:	40007000 	.word	0x40007000
 8000dc0:	4b9a      	ldr	r3, [pc, #616]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000dc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dc6:	4a99      	ldr	r2, [pc, #612]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000dc8:	f023 0301 	bic.w	r3, r3, #1
 8000dcc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000dd0:	4b96      	ldr	r3, [pc, #600]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000dd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000dd6:	4a95      	ldr	r2, [pc, #596]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000dd8:	f023 0304 	bic.w	r3, r3, #4
 8000ddc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689b      	ldr	r3, [r3, #8]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d016      	beq.n	8000e16 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000de8:	f7ff fbea 	bl	80005c0 <HAL_GetTick>
 8000dec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000dee:	e00a      	b.n	8000e06 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000df0:	f7ff fbe6 	bl	80005c0 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	1ad3      	subs	r3, r2, r3
 8000dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d901      	bls.n	8000e06 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000e02:	2303      	movs	r3, #3
 8000e04:	e162      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000e06:	4b89      	ldr	r3, [pc, #548]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d0ed      	beq.n	8000df0 <HAL_RCC_OscConfig+0x53c>
 8000e14:	e015      	b.n	8000e42 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e16:	f7ff fbd3 	bl	80005c0 <HAL_GetTick>
 8000e1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e1c:	e00a      	b.n	8000e34 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e1e:	f7ff fbcf 	bl	80005c0 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	693b      	ldr	r3, [r7, #16]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e2c:	4293      	cmp	r3, r2
 8000e2e:	d901      	bls.n	8000e34 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000e30:	2303      	movs	r3, #3
 8000e32:	e14b      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000e34:	4b7d      	ldr	r3, [pc, #500]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d1ed      	bne.n	8000e1e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e42:	7ffb      	ldrb	r3, [r7, #31]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d105      	bne.n	8000e54 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e48:	4b78      	ldr	r3, [pc, #480]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e4c:	4a77      	ldr	r2, [pc, #476]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	f003 0320 	and.w	r3, r3, #32
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d03c      	beq.n	8000eda <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d01c      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000e68:	4b70      	ldr	r3, [pc, #448]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e6e:	4a6f      	ldr	r2, [pc, #444]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e70:	f043 0301 	orr.w	r3, r3, #1
 8000e74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e78:	f7ff fba2 	bl	80005c0 <HAL_GetTick>
 8000e7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e7e:	e008      	b.n	8000e92 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e80:	f7ff fb9e 	bl	80005c0 <HAL_GetTick>
 8000e84:	4602      	mov	r2, r0
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	2b02      	cmp	r3, #2
 8000e8c:	d901      	bls.n	8000e92 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	e11c      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000e92:	4b66      	ldr	r3, [pc, #408]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000e94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000e98:	f003 0302 	and.w	r3, r3, #2
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0ef      	beq.n	8000e80 <HAL_RCC_OscConfig+0x5cc>
 8000ea0:	e01b      	b.n	8000eda <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000ea2:	4b62      	ldr	r3, [pc, #392]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000ea4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ea8:	4a60      	ldr	r2, [pc, #384]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000eaa:	f023 0301 	bic.w	r3, r3, #1
 8000eae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fb85 	bl	80005c0 <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000eb8:	e008      	b.n	8000ecc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000eba:	f7ff fb81 	bl	80005c0 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d901      	bls.n	8000ecc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e0ff      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8000ecc:	4b57      	ldr	r3, [pc, #348]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000ed2:	f003 0302 	and.w	r3, r3, #2
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1ef      	bne.n	8000eba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f000 80f3 	beq.w	80010ca <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	f040 80c9 	bne.w	8001080 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8000eee:	4b4f      	ldr	r3, [pc, #316]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	f003 0203 	and.w	r2, r3, #3
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000efe:	429a      	cmp	r2, r3
 8000f00:	d12c      	bne.n	8000f5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f10:	429a      	cmp	r2, r3
 8000f12:	d123      	bne.n	8000f5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f1e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d11b      	bne.n	8000f5c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000f2e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d113      	bne.n	8000f5c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f3e:	085b      	lsrs	r3, r3, #1
 8000f40:	3b01      	subs	r3, #1
 8000f42:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d109      	bne.n	8000f5c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	085b      	lsrs	r3, r3, #1
 8000f54:	3b01      	subs	r3, #1
 8000f56:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d06b      	beq.n	8001034 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	2b0c      	cmp	r3, #12
 8000f60:	d062      	beq.n	8001028 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8000f62:	4b32      	ldr	r3, [pc, #200]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	e0ac      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8000f72:	4b2e      	ldr	r3, [pc, #184]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a2d      	ldr	r2, [pc, #180]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000f78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f7c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8000f7e:	f7ff fb1f 	bl	80005c0 <HAL_GetTick>
 8000f82:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f84:	e008      	b.n	8000f98 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f86:	f7ff fb1b 	bl	80005c0 <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d901      	bls.n	8000f98 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e099      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8000f98:	4b24      	ldr	r3, [pc, #144]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d1f0      	bne.n	8000f86 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fa4:	4b21      	ldr	r3, [pc, #132]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000fa6:	68da      	ldr	r2, [r3, #12]
 8000fa8:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <HAL_RCC_OscConfig+0x77c>)
 8000faa:	4013      	ands	r3, r2
 8000fac:	687a      	ldr	r2, [r7, #4]
 8000fae:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8000fb0:	687a      	ldr	r2, [r7, #4]
 8000fb2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000fb4:	3a01      	subs	r2, #1
 8000fb6:	0112      	lsls	r2, r2, #4
 8000fb8:	4311      	orrs	r1, r2
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000fbe:	0212      	lsls	r2, r2, #8
 8000fc0:	4311      	orrs	r1, r2
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8000fc6:	0852      	lsrs	r2, r2, #1
 8000fc8:	3a01      	subs	r2, #1
 8000fca:	0552      	lsls	r2, r2, #21
 8000fcc:	4311      	orrs	r1, r2
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000fd2:	0852      	lsrs	r2, r2, #1
 8000fd4:	3a01      	subs	r2, #1
 8000fd6:	0652      	lsls	r2, r2, #25
 8000fd8:	4311      	orrs	r1, r2
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8000fde:	06d2      	lsls	r2, r2, #27
 8000fe0:	430a      	orrs	r2, r1
 8000fe2:	4912      	ldr	r1, [pc, #72]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000fe4:	4313      	orrs	r3, r2
 8000fe6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8000fe8:	4b10      	ldr	r3, [pc, #64]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a0f      	ldr	r2, [pc, #60]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ff2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8000ff4:	4b0d      	ldr	r3, [pc, #52]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	4a0c      	ldr	r2, [pc, #48]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 8000ffa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ffe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001000:	f7ff fade 	bl	80005c0 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001008:	f7ff fada 	bl	80005c0 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b02      	cmp	r3, #2
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e058      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800101a:	4b04      	ldr	r3, [pc, #16]	@ (800102c <HAL_RCC_OscConfig+0x778>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d0f0      	beq.n	8001008 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001026:	e050      	b.n	80010ca <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e04f      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
 800102c:	40021000 	.word	0x40021000
 8001030:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001034:	4b27      	ldr	r3, [pc, #156]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800103c:	2b00      	cmp	r3, #0
 800103e:	d144      	bne.n	80010ca <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001040:	4b24      	ldr	r3, [pc, #144]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a23      	ldr	r2, [pc, #140]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001046:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800104a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800104c:	4b21      	ldr	r3, [pc, #132]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	4a20      	ldr	r2, [pc, #128]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001052:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001056:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001058:	f7ff fab2 	bl	80005c0 <HAL_GetTick>
 800105c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800105e:	e008      	b.n	8001072 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001060:	f7ff faae 	bl	80005c0 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b02      	cmp	r3, #2
 800106c:	d901      	bls.n	8001072 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800106e:	2303      	movs	r3, #3
 8001070:	e02c      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001072:	4b18      	ldr	r3, [pc, #96]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d0f0      	beq.n	8001060 <HAL_RCC_OscConfig+0x7ac>
 800107e:	e024      	b.n	80010ca <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	2b0c      	cmp	r3, #12
 8001084:	d01f      	beq.n	80010c6 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a12      	ldr	r2, [pc, #72]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 800108c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001090:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001092:	f7ff fa95 	bl	80005c0 <HAL_GetTick>
 8001096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001098:	e008      	b.n	80010ac <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109a:	f7ff fa91 	bl	80005c0 <HAL_GetTick>
 800109e:	4602      	mov	r2, r0
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	1ad3      	subs	r3, r2, r3
 80010a4:	2b02      	cmp	r3, #2
 80010a6:	d901      	bls.n	80010ac <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80010a8:	2303      	movs	r3, #3
 80010aa:	e00f      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010ac:	4b09      	ldr	r3, [pc, #36]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d1f0      	bne.n	800109a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 80010ba:	68da      	ldr	r2, [r3, #12]
 80010bc:	4905      	ldr	r1, [pc, #20]	@ (80010d4 <HAL_RCC_OscConfig+0x820>)
 80010be:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_RCC_OscConfig+0x824>)
 80010c0:	4013      	ands	r3, r2
 80010c2:	60cb      	str	r3, [r1, #12]
 80010c4:	e001      	b.n	80010ca <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e000      	b.n	80010cc <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80010ca:	2300      	movs	r3, #0
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3720      	adds	r7, #32
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021000 	.word	0x40021000
 80010d8:	feeefffc 	.word	0xfeeefffc

080010dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
 80010e4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d101      	bne.n	80010f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0e7      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010f0:	4b75      	ldr	r3, [pc, #468]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f003 0307 	and.w	r3, r3, #7
 80010f8:	683a      	ldr	r2, [r7, #0]
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d910      	bls.n	8001120 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010fe:	4b72      	ldr	r3, [pc, #456]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f023 0207 	bic.w	r2, r3, #7
 8001106:	4970      	ldr	r1, [pc, #448]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	4313      	orrs	r3, r2
 800110c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800110e:	4b6e      	ldr	r3, [pc, #440]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f003 0307 	and.w	r3, r3, #7
 8001116:	683a      	ldr	r2, [r7, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d001      	beq.n	8001120 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800111c:	2301      	movs	r3, #1
 800111e:	e0cf      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f003 0302 	and.w	r3, r3, #2
 8001128:	2b00      	cmp	r3, #0
 800112a:	d010      	beq.n	800114e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689a      	ldr	r2, [r3, #8]
 8001130:	4b66      	ldr	r3, [pc, #408]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001138:	429a      	cmp	r2, r3
 800113a:	d908      	bls.n	800114e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800113c:	4b63      	ldr	r3, [pc, #396]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	4960      	ldr	r1, [pc, #384]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800114a:	4313      	orrs	r3, r2
 800114c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	d04c      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b03      	cmp	r3, #3
 8001160:	d107      	bne.n	8001172 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001162:	4b5a      	ldr	r3, [pc, #360]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800116a:	2b00      	cmp	r3, #0
 800116c:	d121      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800116e:	2301      	movs	r3, #1
 8001170:	e0a6      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b02      	cmp	r3, #2
 8001178:	d107      	bne.n	800118a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800117a:	4b54      	ldr	r3, [pc, #336]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d115      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e09a      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d107      	bne.n	80011a2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001192:	4b4e      	ldr	r3, [pc, #312]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f003 0302 	and.w	r3, r3, #2
 800119a:	2b00      	cmp	r3, #0
 800119c:	d109      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800119e:	2301      	movs	r3, #1
 80011a0:	e08e      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011a2:	4b4a      	ldr	r3, [pc, #296]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d101      	bne.n	80011b2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e086      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80011b2:	4b46      	ldr	r3, [pc, #280]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f023 0203 	bic.w	r2, r3, #3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	4943      	ldr	r1, [pc, #268]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 80011c0:	4313      	orrs	r3, r2
 80011c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80011c4:	f7ff f9fc 	bl	80005c0 <HAL_GetTick>
 80011c8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ca:	e00a      	b.n	80011e2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011cc:	f7ff f9f8 	bl	80005c0 <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011da:	4293      	cmp	r3, r2
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e06e      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011e2:	4b3a      	ldr	r3, [pc, #232]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f003 020c 	and.w	r2, r3, #12
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d1eb      	bne.n	80011cc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0302 	and.w	r3, r3, #2
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d010      	beq.n	8001222 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	689a      	ldr	r2, [r3, #8]
 8001204:	4b31      	ldr	r3, [pc, #196]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001206:	689b      	ldr	r3, [r3, #8]
 8001208:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800120c:	429a      	cmp	r2, r3
 800120e:	d208      	bcs.n	8001222 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001210:	4b2e      	ldr	r3, [pc, #184]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001212:	689b      	ldr	r3, [r3, #8]
 8001214:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	689b      	ldr	r3, [r3, #8]
 800121c:	492b      	ldr	r1, [pc, #172]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800121e:	4313      	orrs	r3, r2
 8001220:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001222:	4b29      	ldr	r3, [pc, #164]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0307 	and.w	r3, r3, #7
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	429a      	cmp	r2, r3
 800122e:	d210      	bcs.n	8001252 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001230:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f023 0207 	bic.w	r2, r3, #7
 8001238:	4923      	ldr	r1, [pc, #140]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	4313      	orrs	r3, r2
 800123e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001240:	4b21      	ldr	r3, [pc, #132]	@ (80012c8 <HAL_RCC_ClockConfig+0x1ec>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	683a      	ldr	r2, [r7, #0]
 800124a:	429a      	cmp	r2, r3
 800124c:	d001      	beq.n	8001252 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e036      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0304 	and.w	r3, r3, #4
 800125a:	2b00      	cmp	r3, #0
 800125c:	d008      	beq.n	8001270 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001260:	689b      	ldr	r3, [r3, #8]
 8001262:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	68db      	ldr	r3, [r3, #12]
 800126a:	4918      	ldr	r1, [pc, #96]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800126c:	4313      	orrs	r3, r2
 800126e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f003 0308 	and.w	r3, r3, #8
 8001278:	2b00      	cmp	r3, #0
 800127a:	d009      	beq.n	8001290 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800127c:	4b13      	ldr	r3, [pc, #76]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800127e:	689b      	ldr	r3, [r3, #8]
 8001280:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	691b      	ldr	r3, [r3, #16]
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	4910      	ldr	r1, [pc, #64]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 800128c:	4313      	orrs	r3, r2
 800128e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001290:	f000 f824 	bl	80012dc <HAL_RCC_GetSysClockFreq>
 8001294:	4602      	mov	r2, r0
 8001296:	4b0d      	ldr	r3, [pc, #52]	@ (80012cc <HAL_RCC_ClockConfig+0x1f0>)
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	091b      	lsrs	r3, r3, #4
 800129c:	f003 030f 	and.w	r3, r3, #15
 80012a0:	490b      	ldr	r1, [pc, #44]	@ (80012d0 <HAL_RCC_ClockConfig+0x1f4>)
 80012a2:	5ccb      	ldrb	r3, [r1, r3]
 80012a4:	f003 031f 	and.w	r3, r3, #31
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
 80012ac:	4a09      	ldr	r2, [pc, #36]	@ (80012d4 <HAL_RCC_ClockConfig+0x1f8>)
 80012ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80012b0:	4b09      	ldr	r3, [pc, #36]	@ (80012d8 <HAL_RCC_ClockConfig+0x1fc>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f933 	bl	8000520 <HAL_InitTick>
 80012ba:	4603      	mov	r3, r0
 80012bc:	72fb      	strb	r3, [r7, #11]

  return status;
 80012be:	7afb      	ldrb	r3, [r7, #11]
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40022000 	.word	0x40022000
 80012cc:	40021000 	.word	0x40021000
 80012d0:	08001524 	.word	0x08001524
 80012d4:	20000000 	.word	0x20000000
 80012d8:	20000004 	.word	0x20000004

080012dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	b089      	sub	sp, #36	@ 0x24
 80012e0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80012e2:	2300      	movs	r3, #0
 80012e4:	61fb      	str	r3, [r7, #28]
 80012e6:	2300      	movs	r3, #0
 80012e8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012ea:	4b3e      	ldr	r3, [pc, #248]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f003 030c 	and.w	r3, r3, #12
 80012f2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012f4:	4b3b      	ldr	r3, [pc, #236]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	f003 0303 	and.w	r3, r3, #3
 80012fc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <HAL_RCC_GetSysClockFreq+0x34>
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	2b0c      	cmp	r3, #12
 8001308:	d121      	bne.n	800134e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d11e      	bne.n	800134e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001310:	4b34      	ldr	r3, [pc, #208]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d107      	bne.n	800132c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800131c:	4b31      	ldr	r3, [pc, #196]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800131e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001322:	0a1b      	lsrs	r3, r3, #8
 8001324:	f003 030f 	and.w	r3, r3, #15
 8001328:	61fb      	str	r3, [r7, #28]
 800132a:	e005      	b.n	8001338 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800132c:	4b2d      	ldr	r3, [pc, #180]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	091b      	lsrs	r3, r3, #4
 8001332:	f003 030f 	and.w	r3, r3, #15
 8001336:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001338:	4a2b      	ldr	r2, [pc, #172]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800133a:	69fb      	ldr	r3, [r7, #28]
 800133c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001340:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10d      	bne.n	8001364 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001348:	69fb      	ldr	r3, [r7, #28]
 800134a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800134c:	e00a      	b.n	8001364 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	2b04      	cmp	r3, #4
 8001352:	d102      	bne.n	800135a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001354:	4b25      	ldr	r3, [pc, #148]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x110>)
 8001356:	61bb      	str	r3, [r7, #24]
 8001358:	e004      	b.n	8001364 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	2b08      	cmp	r3, #8
 800135e:	d101      	bne.n	8001364 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001360:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <HAL_RCC_GetSysClockFreq+0x114>)
 8001362:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	2b0c      	cmp	r3, #12
 8001368:	d134      	bne.n	80013d4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	f003 0303 	and.w	r3, r3, #3
 8001372:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001374:	68bb      	ldr	r3, [r7, #8]
 8001376:	2b02      	cmp	r3, #2
 8001378:	d003      	beq.n	8001382 <HAL_RCC_GetSysClockFreq+0xa6>
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2b03      	cmp	r3, #3
 800137e:	d003      	beq.n	8001388 <HAL_RCC_GetSysClockFreq+0xac>
 8001380:	e005      	b.n	800138e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001382:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <HAL_RCC_GetSysClockFreq+0x110>)
 8001384:	617b      	str	r3, [r7, #20]
      break;
 8001386:	e005      	b.n	8001394 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001388:	4b19      	ldr	r3, [pc, #100]	@ (80013f0 <HAL_RCC_GetSysClockFreq+0x114>)
 800138a:	617b      	str	r3, [r7, #20]
      break;
 800138c:	e002      	b.n	8001394 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	617b      	str	r3, [r7, #20]
      break;
 8001392:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001394:	4b13      	ldr	r3, [pc, #76]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	091b      	lsrs	r3, r3, #4
 800139a:	f003 0307 	and.w	r3, r3, #7
 800139e:	3301      	adds	r3, #1
 80013a0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80013a2:	4b10      	ldr	r3, [pc, #64]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	0a1b      	lsrs	r3, r3, #8
 80013a8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80013ac:	697a      	ldr	r2, [r7, #20]
 80013ae:	fb03 f202 	mul.w	r2, r3, r2
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80013ba:	4b0a      	ldr	r3, [pc, #40]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x108>)
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	0e5b      	lsrs	r3, r3, #25
 80013c0:	f003 0303 	and.w	r3, r3, #3
 80013c4:	3301      	adds	r3, #1
 80013c6:	005b      	lsls	r3, r3, #1
 80013c8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80013ca:	697a      	ldr	r2, [r7, #20]
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80013d2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80013d4:	69bb      	ldr	r3, [r7, #24]
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3724      	adds	r7, #36	@ 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40021000 	.word	0x40021000
 80013e8:	08001534 	.word	0x08001534
 80013ec:	00f42400 	.word	0x00f42400
 80013f0:	007a1200 	.word	0x007a1200

080013f4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80013fc:	2300      	movs	r3, #0
 80013fe:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001400:	4b2a      	ldr	r3, [pc, #168]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001404:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001408:	2b00      	cmp	r3, #0
 800140a:	d003      	beq.n	8001414 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800140c:	f7ff f9ee 	bl	80007ec <HAL_PWREx_GetVoltageRange>
 8001410:	6178      	str	r0, [r7, #20]
 8001412:	e014      	b.n	800143e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001414:	4b25      	ldr	r3, [pc, #148]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001418:	4a24      	ldr	r2, [pc, #144]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800141a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800141e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001420:	4b22      	ldr	r3, [pc, #136]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800142c:	f7ff f9de 	bl	80007ec <HAL_PWREx_GetVoltageRange>
 8001430:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001432:	4b1e      	ldr	r3, [pc, #120]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001436:	4a1d      	ldr	r2, [pc, #116]	@ (80014ac <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001438:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800143c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001444:	d10b      	bne.n	800145e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2b80      	cmp	r3, #128	@ 0x80
 800144a:	d919      	bls.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001450:	d902      	bls.n	8001458 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001452:	2302      	movs	r3, #2
 8001454:	613b      	str	r3, [r7, #16]
 8001456:	e013      	b.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001458:	2301      	movs	r3, #1
 800145a:	613b      	str	r3, [r7, #16]
 800145c:	e010      	b.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b80      	cmp	r3, #128	@ 0x80
 8001462:	d902      	bls.n	800146a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001464:	2303      	movs	r3, #3
 8001466:	613b      	str	r3, [r7, #16]
 8001468:	e00a      	b.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2b80      	cmp	r3, #128	@ 0x80
 800146e:	d102      	bne.n	8001476 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001470:	2302      	movs	r3, #2
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	e004      	b.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b70      	cmp	r3, #112	@ 0x70
 800147a:	d101      	bne.n	8001480 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800147c:	2301      	movs	r3, #1
 800147e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001480:	4b0b      	ldr	r3, [pc, #44]	@ (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f023 0207 	bic.w	r2, r3, #7
 8001488:	4909      	ldr	r1, [pc, #36]	@ (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	4313      	orrs	r3, r2
 800148e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001490:	4b07      	ldr	r3, [pc, #28]	@ (80014b0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f003 0307 	and.w	r3, r3, #7
 8001498:	693a      	ldr	r2, [r7, #16]
 800149a:	429a      	cmp	r2, r3
 800149c:	d001      	beq.n	80014a2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80014a2:	2300      	movs	r3, #0
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3718      	adds	r7, #24
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	40022000 	.word	0x40022000

080014b4 <memset>:
 80014b4:	4402      	add	r2, r0
 80014b6:	4603      	mov	r3, r0
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d100      	bne.n	80014be <memset+0xa>
 80014bc:	4770      	bx	lr
 80014be:	f803 1b01 	strb.w	r1, [r3], #1
 80014c2:	e7f9      	b.n	80014b8 <memset+0x4>

080014c4 <__libc_init_array>:
 80014c4:	b570      	push	{r4, r5, r6, lr}
 80014c6:	4d0d      	ldr	r5, [pc, #52]	@ (80014fc <__libc_init_array+0x38>)
 80014c8:	4c0d      	ldr	r4, [pc, #52]	@ (8001500 <__libc_init_array+0x3c>)
 80014ca:	1b64      	subs	r4, r4, r5
 80014cc:	10a4      	asrs	r4, r4, #2
 80014ce:	2600      	movs	r6, #0
 80014d0:	42a6      	cmp	r6, r4
 80014d2:	d109      	bne.n	80014e8 <__libc_init_array+0x24>
 80014d4:	4d0b      	ldr	r5, [pc, #44]	@ (8001504 <__libc_init_array+0x40>)
 80014d6:	4c0c      	ldr	r4, [pc, #48]	@ (8001508 <__libc_init_array+0x44>)
 80014d8:	f000 f818 	bl	800150c <_init>
 80014dc:	1b64      	subs	r4, r4, r5
 80014de:	10a4      	asrs	r4, r4, #2
 80014e0:	2600      	movs	r6, #0
 80014e2:	42a6      	cmp	r6, r4
 80014e4:	d105      	bne.n	80014f2 <__libc_init_array+0x2e>
 80014e6:	bd70      	pop	{r4, r5, r6, pc}
 80014e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80014ec:	4798      	blx	r3
 80014ee:	3601      	adds	r6, #1
 80014f0:	e7ee      	b.n	80014d0 <__libc_init_array+0xc>
 80014f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80014f6:	4798      	blx	r3
 80014f8:	3601      	adds	r6, #1
 80014fa:	e7f2      	b.n	80014e2 <__libc_init_array+0x1e>
 80014fc:	08001564 	.word	0x08001564
 8001500:	08001564 	.word	0x08001564
 8001504:	08001564 	.word	0x08001564
 8001508:	08001568 	.word	0x08001568

0800150c <_init>:
 800150c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800150e:	bf00      	nop
 8001510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001512:	bc08      	pop	{r3}
 8001514:	469e      	mov	lr, r3
 8001516:	4770      	bx	lr

08001518 <_fini>:
 8001518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800151a:	bf00      	nop
 800151c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800151e:	bc08      	pop	{r3}
 8001520:	469e      	mov	lr, r3
 8001522:	4770      	bx	lr
