Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  5 15:20:08 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_receiver_wrapper_methodology_drc_routed.rpt -pb design_receiver_wrapper_methodology_drc_routed.pb -rpx design_receiver_wrapper_methodology_drc_routed.rpx
| Design       : design_receiver_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 44
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation                                  | 24         |
| TIMING-17 | Warning  | Non-clocked sequential cell                            | 19         |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.205 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[8]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.226 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[10]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.284 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[11]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.289 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[9]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.433 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[12]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.498 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[14]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.517 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[13]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.548 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[15]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[16]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[18]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.746 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[19]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.751 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[17]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.776 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[20]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.795 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[22]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.855 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[23]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.860 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[21]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.874 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[24]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.893 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[26]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.953 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[27]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.958 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[25]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.974 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[28]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.993 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[30]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.053 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[31]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.058 ns between design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/cnt_reg[0]/C (clocked by clk_out1_design_receiver_clk_wiz_0_0_1) and design_receiver_i/ReceiverWrapper_0/inst/Receiver/ddc/sum_reg[29]/D (clocked by clk_out1_design_receiver_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/dataReg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin design_receiver_i/ReceiverWrapper_0/inst/Receiver/dacWrite/data_reg[7]/C is not reached by a timing clock
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name clk_50M [get_ports clock_in] (Source: D:/Programs/urllc-chisel/xdc/generic/generic.xdc (Line: 6))
Previous: create_clock -period 20.000 [get_ports clock_in] (Source: d:/Programs/urllc-chisel/vivado-project-clocked/Receiver/Receiver.srcs/sources_1/bd/design_receiver/ip/design_receiver_clk_wiz_0_0/design_receiver_clk_wiz_0_0.xdc (Line: 56))
Related violations: <none>


