#ifndef __IMAPX_BASE_REG_H
#define __IMAPX_BASE_REG_H

/* XXX U-BOOT XXX */

#define DRAM_BASE_PA      (0x80000000)
#define EDRAM_BASE_PA     (0x880000000)
#define IRAM_BASE_PA      (0x3c000000)
#define PERI_BASE_PA      (0x20000000)
#define IROM_BASE_PA      (0x04000000)
#define BOOT_BASE_PA      (0x00000000)
#define DSP_BASE_PA       (0x08000000)
#define CPU_CORSIGHT_PA   (0x10000000)
#define GIC_BASE_PA       (0x18000000)
#define DRAM_BASE_SIZE    (0x80000000)
#define EDRAM_BASE_SIZE   (0x180000000)
#define IRAM_BASE_SIZE    (0x04000000)
#define PERI_BASE_SIZE    (0x10000000)
#define IROM_BASE_SIZE    (0x04000000)
#define BOOT_BASE_SIZE    (0x04000000)
#define DSP_BASE_SIZE     (0x01000000)
#define CPU_CORSIGHT_SIZE (0x08000000)
#define GIC_BASE_SIZE     (0x00100000)

#define IIS_BASE_ADDR       (PERI_BASE_PA + 0x0)
#define CMN_TIMER_BASE_ADDR (PERI_BASE_PA + 0x100000)
#define PWM_TIMER_BASE_ADDR (PERI_BASE_PA + 0x200000)
#define IIC_BASE_ADDR       (PERI_BASE_PA + 0x300000)
#define PCM1_BASE_ADDR      (PERI_BASE_PA + 0x400000)
#define SSP_BASE_ADDR       (PERI_BASE_PA + 0x500000)
#define SPDIF_BASE_ADDR     (PERI_BASE_PA + 0x600000)
#define SIMC_BASE_ADDR      (PERI_BASE_PA + 0x700000)
#define UART_BASE_ADDR      (PERI_BASE_PA + 0x800000)
#define DMIC_BASE_ADDR      (PERI_BASE_PA + 0xE00000)
#define TSC_BASE_ADDR       (PERI_BASE_PA + 0xD00000)
#define GPIO_BASE_ADDR      (PERI_BASE_PA + 0xF00000)
#define THERMAL_BASE_ADDR   (PERI_BASE_PA + 0x1000000)
#define WDT_BASE_ADDR       (PERI_BASE_PA + 0x1200000)
#define RTC_BASE_ADDR       (PERI_BASE_PA + 0x1D00000)
#define SYSMGR_BASE_ADDR    (PERI_BASE_PA + 0x1E00000)
#define IDS0_BASE_ADDR      (PERI_BASE_PA + 0x2000000)
#define MIPI_DSI_BASE_ADDR  (PERI_BASE_PA + 0x2040000)
#define LVDS_TX_BASE_ADDR   (PERI_BASE_PA + 0x2080000)
#define ISP_BASE_ADDR       (PERI_BASE_PA + 0x2100000)
#define MIPI_CSI0_BASE_ADDR (PERI_BASE_PA + 0x2200000)
#define MIPI_CSI1_BASE_ADDR (PERI_BASE_PA + 0x2300000)
#define IDS1_BASE_ADDR      (PERI_BASE_PA + 0x3000000)
#define HDMI_TX_BASE_ADDR   (PERI_BASE_PA + 0x3040000)
#define HWC_BASE_ADDR       (PERI_BASE_PA + 0x3100000)
#define SCALER_BASE_ADDR    (PERI_BASE_PA + 0x3200000)
#define GPU_BASE_ADDR       (PERI_BASE_PA + 0x4000000)
#define VDEC0_BASE_ADDR     (PERI_BASE_PA + 0x5000000)
#define VENC0_BASE_ADDR     (PERI_BASE_PA + 0x5100000)
#define VDEC1_BASE_ADDR     (PERI_BASE_PA + 0x5200000)
#define VENC1_BASE_ADDR     (PERI_BASE_PA + 0x5100000)
#define CRYPTO_BASE_ADDR    (PERI_BASE_PA + 0x6000000)
#define USBH_BASE_ADDR      (PERI_BASE_PA + 0x7000000)
#define USBO_BASE_ADDR      (PERI_BASE_PA + 0x7100000)
#define SD1_BASE_ADDR       (PERI_BASE_PA + 0x7200000)
#define SD2_BASE_ADDR       (PERI_BASE_PA + 0x7300000)
#define SD0_BASE_ADDR       (PERI_BASE_PA + 0x7400000)
#define GDMA_BASE_ADDR      (PERI_BASE_PA + 0x7500000)
#define MAC_BASE_ADDR       (PERI_BASE_PA + 0x7700000)
#define SATA2_BASE_ADDR     (PERI_BASE_PA + 0x7800000)

/*x53 add*/
#define DRAMC0_BASE_ADDR     (PERI_BASE_PA + 0x9000000)
#define DRAMC1_BASE_ADDR     (PERI_BASE_PA + 0x9100000)
#define AUDMA_BASE_ADDR      (PERI_BASE_PA + 0x9400000)
#define PCM0_BASE_ADDR       (PERI_BASE_PA + 0x9500000)
#define BUS_FABRIC_BASE_ADDR (PERI_BASE_PA + 0xA000000)

/* SCU */
/*modify to adapt gic on vdk*/
#if 0
#define SCU_BASE_ADDR        (PERI_BASE_PA + 0x1B00000)
#define GIC_DISTRIBUTOR_ADDR (PERI_BASE_PA + 0x1000)
#define GTIMER_BASE_ADDR     (SCU_BASE_ADDR + 0x200)
#define TIMER_WATCHDOG_ADDR  (SCU_BASE_ADDR + 0x600)
#define GIC_CPUI_BASE_ADDR   (PERI_BASE_PA + 0x2000)
#define L2_CACHE_BASE_ADDR   (SCU_BASE_ADDR + 0x2000)
#endif
#define GIC_DISTRIBUTOR_ADDR (unsigned long)(GIC_BASE_PA + 0x1000)
#define GIC_CPUI_BASE_ADDR   (unsigned long)(GIC_BASE_PA + 0x2000)

/* DRAMC */
#define DWC_DDR_UMCTL_BASE_ADDR  (DRAMC0_BASE_ADDR + 0x0000)
#define DWC_DDR_PUBL_BASE_ADDR   (DRAMC0_BASE_ADDR + 0x8000)
#define DWC_DDR1_UMCTL_BASE_ADDR (DRAMC1_BASE_ADDR + 0x0000)
#define DWC_DDR1_PUBL_BASE_ADDR  (DRAMC1_BASE_ADDR + 0x8000)

#define I2C0_BASE_ADDR     (IIC_BASE_ADDR)
#define I2C1_BASE_ADDR     (IIC_BASE_ADDR + 0x1000)
#define SSP_BASE_0_ADDR    (SSP_BASE_ADDR)
#define SSP_BASE_1_ADDR    (SSP_BASE_ADDR + 0x1000)
#define SSP_BASE_2_ADDR    (SSP_BASE_ADDR + 0x2000)
#define UART0_BASE_ADDR    (UART_BASE_ADDR)
#define UART1_BASE_ADDR    (UART_BASE_ADDR + 0x1000)
#define UART2_BASE_ADDR    (UART_BASE_ADDR + 0x2000)
#define UART3_BASE_ADDR    (UART_BASE_ADDR + 0x3000)
#define EMC0_DBASE_ADDR    (EMIF_BASE_ADDR)
#define EMC0_SBASE_ADDR    (EMIF_BASE_ADDR + 0x1000)
#define EMC1_DBASE_ADDR    (EMIF_BASE_ADDR + 0x2000)
#define EMC1_SBASE_ADDR    (EMIF_BASE_ADDR + 0x3000)
#define AUDMA_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x8000)
#define EMIF_SYSM_ADDR     (SYSMGR_BASE_ADDR + 0x8400)
#define CPU_SYSM_ADDR      (SYSMGR_BASE_ADDR + 0x8800)
#define IRAM_SYSM_ADDR     (SYSMGR_BASE_ADDR + 0x8c00)
#define PAD_SYSM_ADDR      (SYSMGR_BASE_ADDR + 0x9000)
#define CPU_BOOT_SYSM_ADDR (SYSMGR_BASE_ADDR + 0x9800)
#define RTC_SYSM_ADDR      (SYSMGR_BASE_ADDR + 0x9c00)

/*DDR TEST*/
#define PLL_SYSM_ADDR (SYSMGR_BASE_ADDR + 0xa000)
#define CLK_SYSM_ADDR (SYSMGR_BASE_ADDR + 0xa400)
//#define CLK_SYSM_ADDR (SYSMGR_BASE_ADDR
//+ 0xa000)
#define IROM_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0xa800)
#define CSYS_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0xc400)
#define IIS_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x10000)
#define CTM_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x10400)
#define PWM_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x10800)
#define I2C_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x10c00)
#define PCM1_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x11000)
#define SSP_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x11400)
#define SPDIF_SYSM_ADDR  (SYSMGR_BASE_ADDR + 0x11800)
#define UART_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x12000)
#define DMIC_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x13800)
#define GPIO_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x13c00)
#define THERMAL_SYS_ADDR (SYSMGR_BASE_ADDR + 0x14000)
#define WDT_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x14800)
#define IDS0_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x24000)
#define ISP_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x24400)
#define MIPI0_SYSM_ADDR  (SYSMGR_BASE_ADDR + 0x24800)
#define MIPI1_SYSM_ADDR  (SYSMGR_BASE_ADDR + 0x24c00)
#define IDS1_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x28000)
#define HWC_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x28400)
#define SCALER_SYSM_ADDR (SYSMGR_BASE_ADDR + 0x28800)
#define GPU_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x2c000)
#define VENC_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x30400)
#define VENC1_SYSM_ADDR  (SYSMGR_BASE_ADDR + 0x30800)
#define CRYPTO_SYSM_ADDR (SYSMGR_BASE_ADDR + 0x34000)
#define USB_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x38000)
#define OTG_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x38400)
#define MMC1_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x38800)
#define MMC2_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x38c00)
#define MMC0_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x39000)
#define GDMA_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x39400)
#define ETH_SYSM_ADDR    (SYSMGR_BASE_ADDR + 0x39c00)
#define SATA_SYSM_ADDR   (SYSMGR_BASE_ADDR + 0x3a000)

/* cpu base registers */
#define CPU_CORE_RESET (CPU_SYSM_ADDR + 0)

/* rtc base registers */
#define RTC_INFO0     (RTC_SYSM_ADDR + 0x2c)
#define RTC_INFO1     (RTC_SYSM_ADDR + 0x30)
#define RTC_INFO2     (RTC_SYSM_ADDR + 0x34)
#define RTC_INFO3     (RTC_SYSM_ADDR + 0x38)
#define RTC_INFO4     (RTC_SYSM_ADDR + 0x3c)
#define RTC_INFO5     (RTC_SYSM_ADDR + 0x40)
#define RTC_INFO6     (RTC_SYSM_ADDR + 0x44)
#define RTC_INFO7     (RTC_SYSM_ADDR + 0x48)
#define RTC_INFO_1(x) (RTC_SYSM_ADDR + (x * 4) + 0x2c)
#define RTC_INFO8     (RTC_SYSM_ADDR + 0x200)
#define RTC_INFO9     (RTC_SYSM_ADDR + 0x204)
#define RTC_INFO10    (RTC_SYSM_ADDR + 0x208)
#define RTC_INFO11    (RTC_SYSM_ADDR + 0x20c)
#define RTC_INFO12    (RTC_SYSM_ADDR + 0x210)
#define RTC_INFO13    (RTC_SYSM_ADDR + 0x214)
#define RTC_INFO14    (RTC_SYSM_ADDR + 0x218)
#define RTC_INFO15    (RTC_SYSM_ADDR + 0x21c)
#define RTC_INFO_2(x) (RTC_SYSM_ADDR + ((x - 8) * 4) + 0x200)
/*rtc base register resettable*/
#define RTC_INFO16    (RTC_SYSM_ADDR + 0x220)
#define RTC_INFO17    (RTC_SYSM_ADDR + 0x224)
#define RTC_INFO18    (RTC_SYSM_ADDR + 0x228)
#define RTC_INFO19    (RTC_SYSM_ADDR + 0x22c)
#define RTC_INFO20    (RTC_SYSM_ADDR + 0x230)
#define RTC_INFO21    (RTC_SYSM_ADDR + 0x234)
#define RTC_INFO22    (RTC_SYSM_ADDR + 0x238)
#define RTC_INFO23    (RTC_SYSM_ADDR + 0x23c)
#define RTC_INFO24    (RTC_SYSM_ADDR + 0x240)
#define RTC_INFO25    (RTC_SYSM_ADDR + 0x244)
#define RTC_INFO26    (RTC_SYSM_ADDR + 0x248)
#define RTC_INFO27    (RTC_SYSM_ADDR + 0x24c)
#define RTC_INFO28    (RTC_SYSM_ADDR + 0x250)
#define RTC_INFO29    (RTC_SYSM_ADDR + 0x254)
#define RTC_INFO30    (RTC_SYSM_ADDR + 0x258)
#define RTC_INFO31    (RTC_SYSM_ADDR + 0x25c)
#define RTC_INFO_3(x) (RTC_SYSM_ADDR + ((x - 16) * 4) + 0x220)

/* clock base registers */
#define DDRAPB_CLK_BASE  (CLK_SYSM_ADDR + 0x020)
#define DDRPHY_CLK_BASE  (CLK_SYSM_ADDR + 0x030)
#define DDR1APB_CLK_BASE (CLK_SYSM_ADDR + 0x040)
#define DDR1PHY_CLK_BASE (CLK_SYSM_ADDR + 0x050)

#define BUS1_CLK_BASE        (CLK_SYSM_ADDR + 0x130)
#define BUS2_CLK_BASE        (CLK_SYSM_ADDR + 0x140)
#define BUS3_CLK_BASE        (CLK_SYSM_ADDR + 0x150)
#define BUS4_CLK_BASE        (CLK_SYSM_ADDR + 0x160)
#define BUS5_CLK_BASE        (CLK_SYSM_ADDR + 0x170)
#define BUS6_CLK_BASE        (CLK_SYSM_ADDR + 0x180)
#define BUS7_CLK_BASE        (CLK_SYSM_ADDR + 0x190)
#define BUS_CLK_BASE(x)      (CLK_SYSM_ADDR + 0x120 + (x * 0x10))
#define IDS0EITF_CLK_BASE    (CLK_SYSM_ADDR + 0x1a0)
#define IDS0OSD_CLK_BASE     (CLK_SYSM_ADDR + 0x1b0)
#define IDS0TVIF_CLK_BASE    (CLK_SYSM_ADDR + 0x1c0)
#define IDS1EITF_CLK_BASE    (CLK_SYSM_ADDR + 0x1d0)
#define IDS1OSD_CLK_BASE     (CLK_SYSM_ADDR + 0x1e0)
#define IDS1TVIF_CLK_BASE    (CLK_SYSM_ADDR + 0x1f0)
#define MIPIDPHYCFG_CLK_BASE (CLK_SYSM_ADDR + 0x200)
#define MIPIDPHYREF_CLK_BASE (CLK_SYSM_ADDR + 0x210)
#define MIPIDPHYPIX_CLK_BASE (CLK_SYSM_ADDR + 0x220)
#define ISPOSD_CLK_BASE      (CLK_SYSM_ADDR + 0x230)
#define SD0_CLK_BASE         (CLK_SYSM_ADDR + 0x270)
#define SD1_CLK_BASE         (CLK_SYSM_ADDR + 0x280)
#define SD2_CLK_BASE         (CLK_SYSM_ADDR + 0x290)
#define SD_CLK_BASE(x)       (CLK_SYSM_ADDR + 0x270 + (x * 0x10))
#define NFECC_CLK_BASE       (CLK_SYSM_ADDR + 0x271)
#define HDMI_CLK_BASE        (CLK_SYSM_ADDR + 0x280)
#define UART_CLK_BASE        (CLK_SYSM_ADDR + 0x1e0)
#define SPDIF_CLK_BASE       (CLK_SYSM_ADDR + 0x2a0)
#define AUDIO_CLK_BASE       (CLK_SYSM_ADDR + 0x2b0)
#define USBREF_CLK_BASE      (CLK_SYSM_ADDR + 0x2c0)
#define CLKOUT0_CLK_BASE     (CLK_SYSM_ADDR + 0x2d0)
#define CLKOUT1_CLK_BASE     (CLK_SYSM_ADDR + 0x2e0)
#define SATAPHY_CLK_BASE     (CLK_SYSM_ADDR + 0x2f0)
#define CAMOCLK_CLK_BASE     (CLK_SYSM_ADDR + 0x300)
//#define DDRPHY_CLK_BASE		(CLK_SYSM_ADDR + 0x310)
#define CRYPTO_CLK_BASE  (CLK_SYSM_ADDR + 0x320)
#define FABRIC_CLK_BASE  (CLK_SYSM_ADDR + 0x350)
#define APB_CLK_BASE     (CLK_SYSM_ADDR + 0x360)
#define AXI_CLK_BASE     1
#define CRYSTAL_CLK_BASE 2
#define CPUP_CLK_BASE    3

#define PLL_A 0
#define PLL_D 1
#define PLL_E 2
#define PLL_V 3

#endif /* __IMAPX_BASE_REG_H */
