Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep  8 16:55:32 2021
| Host         : DESKTOP-JBGI6VD running 64-bit major release  (build 9200)
| Command      : report_methodology -file vga_example_methodology_drc_routed.rpt -pb vga_example_methodology_drc_routed.pb -rpx vga_example_methodology_drc_routed.rpx
| Design       : vga_example
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 469
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-16 | Warning  | Large setup violation                      | 464        |
| TIMING-20 | Warning  | Non-clocked latch                          | 4          |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance my_font_rom/char_line_pixels_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between my_fallen_blocks/points_reg[17]/C (clocked by clk75MHz_clk_wiz_0) and my_font_rom/char_line_pixels_reg/ADDRARDADDR[7] (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.133 ns between my_fallen_blocks/points_reg[17]/C (clocked by clk75MHz_clk_wiz_0) and my_font_rom/char_line_pixels_reg/ADDRARDADDR[8] (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.396 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.416 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.423 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.618 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[11]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.672 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.965 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.972 ns between my_rect_ctl/buf_block_reg[4]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_nxt_block/rgb_out_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -10.005 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -10.006 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -10.011 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -10.015 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -10.028 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -10.032 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -10.072 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -10.090 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -10.091 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -10.092 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -10.100 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -10.116 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -10.120 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -10.152 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -10.219 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -10.228 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -10.234 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -10.255 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -10.275 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -10.303 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -10.303 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[5]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -10.303 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[6]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -10.303 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[7]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -10.304 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[12]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -10.304 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[13]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -10.304 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[14]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -10.304 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[15]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -10.306 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[16]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -10.306 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[17]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -10.306 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[18]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -10.306 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[19]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -10.307 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -10.341 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -10.352 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[10]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -10.352 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[11]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -10.352 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[8]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -10.352 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[9]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -10.358 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -10.375 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -10.426 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -10.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -10.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -10.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -10.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/points_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -10.487 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -10.491 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -10.624 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.320 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.675 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.765 ns between my_fallen_blocks/points_reg[17]/C (clocked by clk75MHz_clk_wiz_0) and my_font_rom/char_line_pixels_reg/ADDRARDADDR[9] (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.306 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.361 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.442 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[11]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.533 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.536 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.663 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.724 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -4.079 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -4.086 ns between my_rect_ctl/ypos_reg[1]/C (clocked by clk75MHz_clk_wiz_0) and my_draw_rect/rgb_out_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -7.970 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -8.023 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/state_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -8.030 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/state_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -8.146 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/state_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -8.176 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__2/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -8.180 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -8.181 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/state_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -8.282 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__0/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -8.284 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__1/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -8.292 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -8.300 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -8.301 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -8.306 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -8.308 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -8.310 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -8.312 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -8.317 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -8.319 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__0/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -8.319 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -8.320 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[18]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -8.321 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -8.324 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__2/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -8.324 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -8.328 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep__1/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -8.358 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -8.368 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -8.373 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -8.417 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -8.422 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -8.425 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/rot_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -8.435 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__1/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -8.436 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -8.437 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep__0/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -8.465 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[25]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -8.471 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -8.472 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[26]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -8.489 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -8.489 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -8.491 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -8.493 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[25]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -8.504 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/rot_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -8.507 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[24]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -8.508 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -8.509 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[13]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -8.515 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -8.515 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[24]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -8.516 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -8.520 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[19]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -8.533 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -8.534 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[17]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -8.543 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -8.545 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[16]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -8.556 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[16]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -8.560 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -8.560 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[15]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -8.565 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -8.570 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[11]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -8.577 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -8.579 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[23]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -8.583 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[14]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -8.585 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[20]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -8.586 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -8.587 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[21]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -8.590 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -8.593 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[12]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -8.606 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -8.608 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -8.613 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -8.613 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -8.620 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -8.622 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -8.623 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -8.629 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[22]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -8.631 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -8.633 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -8.635 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[20]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -8.636 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[14]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -8.637 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[17]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -8.638 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -8.645 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -8.653 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -8.656 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[18]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -8.665 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[19]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -8.668 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -8.669 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -8.676 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[13]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -8.684 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -8.692 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -8.697 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -8.698 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -8.701 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[23]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -8.705 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -8.710 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[21]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -8.713 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[26]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -8.719 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[22]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -8.745 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -8.748 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -8.752 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -8.753 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -8.761 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -8.765 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -8.768 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[10]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -8.775 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[15]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -8.803 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -8.823 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -8.881 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -8.886 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -8.889 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -8.898 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[12]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -8.915 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -8.915 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -8.917 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[11]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -8.919 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -8.989 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -9.011 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -9.031 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -9.051 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__2/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__0/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__2/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -9.055 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -9.085 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__0/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -9.085 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[1]_rep__1/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -9.138 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[18]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -9.138 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[6]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep__1/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep__0/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -9.197 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[2]_rep__1/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -9.216 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -9.224 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -9.224 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -9.224 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -9.224 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -9.224 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/ypos_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -9.229 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -9.230 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -9.230 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -9.230 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/block_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -9.230 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[0]_rep/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -9.230 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -9.231 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -9.241 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -9.245 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -9.247 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -9.250 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[10]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[9]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[19]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[24]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[25]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -9.262 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[26]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -9.299 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -9.313 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/buf_block_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -9.314 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[20]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -9.314 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[26]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -9.314 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -9.314 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[13]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[24]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[25]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[8]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -9.332 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -9.353 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -9.358 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -9.374 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -9.377 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -9.392 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -9.399 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -9.410 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -9.411 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -9.416 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[7]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -9.416 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[8]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[13]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[14]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[17]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[18]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[20]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[21]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[22]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -9.420 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[23]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -9.427 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -9.436 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -9.439 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -9.440 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[9]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -9.440 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[10]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -9.446 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -9.447 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[19]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[21]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -9.456 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[5]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -9.463 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -9.467 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -9.472 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[10]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[14]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[15]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[22]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[23]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[7]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[8]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -9.473 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce2_reg[9]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -9.474 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -9.475 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -9.478 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -9.485 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -9.490 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[12][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -9.492 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -9.492 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -9.494 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -9.497 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -9.503 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -9.503 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -9.515 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[15]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -9.515 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[16]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -9.524 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -9.540 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[16]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -9.540 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -9.540 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -9.540 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[5]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -9.541 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -9.548 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[4]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[5]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[6]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[7]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -9.549 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[8]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -9.557 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[5]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/counter_reg[6]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -9.571 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -9.583 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -9.586 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -9.596 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -9.596 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -9.596 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/xpos_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -9.598 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -9.601 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -9.603 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -9.604 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -9.607 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -9.609 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -9.611 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -9.611 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -9.614 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -9.618 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -9.621 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -9.627 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -9.632 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -9.636 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -9.637 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -9.637 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -9.637 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[11]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[12]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[17]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[6]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -9.639 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/debounce1_reg[7]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -9.641 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -9.642 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -9.642 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -9.643 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -9.643 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -9.644 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -9.645 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -9.646 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -9.647 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -9.649 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -9.649 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -9.650 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -9.651 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -9.651 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -9.653 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -9.653 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -9.655 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -9.659 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -9.659 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -9.662 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -9.662 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -9.664 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -9.664 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -9.666 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -9.669 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -9.673 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -9.673 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -9.674 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -9.677 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -9.678 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -9.678 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -9.681 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -9.684 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -9.688 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -9.690 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -9.691 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -9.692 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -9.697 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -9.711 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[10][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -9.718 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -9.722 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[8][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -9.728 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[18][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -9.732 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[0]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[10]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[11]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[12]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[1]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[2]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[3]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -9.735 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_rect_ctl/iterator_reg[9]/CE (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -9.737 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -9.738 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -9.744 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -9.746 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -9.749 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -9.749 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -9.757 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[7][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -9.778 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -9.785 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -9.796 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -9.798 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -9.804 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -9.807 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -9.810 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[0][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -9.812 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -9.814 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -9.815 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -9.816 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -9.817 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -9.818 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -9.818 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -9.819 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -9.819 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -9.821 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][6]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -9.822 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -9.822 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -9.823 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -9.823 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -9.823 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][9]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -9.824 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -9.825 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -9.827 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -9.831 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[13][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -9.832 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][7]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -9.840 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -9.840 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[19][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -9.844 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[2][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -9.845 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -9.858 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -9.860 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[17][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -9.862 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -9.862 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][8]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -9.864 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -9.867 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[1][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -9.887 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -9.923 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -9.927 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -9.932 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[4][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -9.933 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -9.934 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -9.935 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -9.939 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -9.940 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[14][4]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -9.946 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[16][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -9.957 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][3]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -9.968 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[9][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -9.973 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[11][1]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -9.974 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -9.979 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[15][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -9.982 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[5][5]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -9.991 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[3][2]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -9.999 ns between my_fallen_blocks/level_reg[0]/C (clocked by clk75MHz_clk_wiz_0) and my_fallen_blocks/my_reg_reg[6][0]/D (clocked by clk75MHz_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch my_fallen_blocks/l__27 cannot be properly analyzed as its control pin my_fallen_blocks/l__27/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch my_fallen_blocks/l__28 cannot be properly analyzed as its control pin my_fallen_blocks/l__28/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch my_fallen_blocks/l__29 cannot be properly analyzed as its control pin my_fallen_blocks/l__29/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch my_fallen_blocks/l__30 cannot be properly analyzed as its control pin my_fallen_blocks/l__30/G is not reached by a timing clock
Related violations: <none>


