============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sun Nov  5 21:56:58 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(96)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/foc/cartesian2polar.v
HDL-1007 : analyze verilog file ../../RTL/foc/clark_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/foc_top.v
HDL-1007 : analyze verilog file ../../RTL/foc/hold_detect.v
HDL-1007 : analyze verilog file ../../RTL/foc/park_tr.v
HDL-1007 : analyze verilog file ../../RTL/foc/pi_controller.v
HDL-1007 : analyze verilog file ../../RTL/foc/sincos.v
HDL-1007 : analyze verilog file ../../RTL/foc/svpwm.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : undeclared symbol 'S_sys_clk_100m', assumed default net type 'wire' in ../../RTL/fpga_top.v(56)
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
RUN-1001 : Project manager successfully analyzed 13 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top fpga_top"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : port 'extlock' remains unconnected for this instance in ../../RTL/fpga_top.v(54)
HDL-1007 : elaborate module fpga_top in ../../RTL/fpga_top.v(11)
HDL-1007 : elaborate module pll in ../../al_ip/pll.v(23)
HDL-1007 : elaborate module SF1_LOGIC_BUFG in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(8)
HDL-1007 : elaborate module SF1_PHY_PLL(FIN="25.000",FBCLK_DIV=4,CLKC0_DIV=7,CLKC1_DIV=19,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=6,CLKC1_CPHASE=18,GMC_GAIN=2,GMC_TEST=9,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=1,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=4,CLKC1_DUTY_INT=10) in D:/Anlogic/TD5.6.2/arch/sf1_macro.v(1354)
HDL-1007 : elaborate module i2c_register_read(CLK_DIV=16'b01010) in ../../RTL/i2c_register_read.v(9)
HDL-1007 : elaborate module adc_ad7928(CH_CNT=3'b010,CH0=3'b01,CH1=3'b010,CH2=3'b011) in ../../RTL/adc_ad7928.v(11)
HDL-1007 : elaborate module foc_top(ANGLE_INV=1'b0) in ../../RTL/foc/foc_top.v(11)
HDL-1007 : elaborate module clark_tr in ../../RTL/foc/clark_tr.v(9)
HDL-1007 : elaborate module park_tr in ../../RTL/foc/park_tr.v(9)
HDL-1007 : elaborate module sincos in ../../RTL/foc/sincos.v(11)
HDL-1007 : elaborate module pi_controller in ../../RTL/foc/pi_controller.v(9)
HDL-1007 : elaborate module cartesian2polar in ../../RTL/foc/cartesian2polar.v(9)
HDL-1007 : elaborate module svpwm in ../../RTL/foc/svpwm.v(13)
HDL-1007 : elaborate module hold_detect(SAMPLE_DELAY=16'b01111000) in ../../RTL/foc/hold_detect.v(9)
HDL-1007 : elaborate module uart_monitor(CLK_DIV=16'b0101000000) in ../../RTL/uart_monitor.v(9)
HDL-5007 WARNING: net 'rstn' does not have a driver in ../../RTL/fpga_top.v(31)
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is fpga_top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "export_db FOC_Controller_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../foc.adc"
RUN-1002 : start command "set_pin_assignment  clk_25m   LOCATION = D7; IOSTANDARD = LVCMOS18; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  i2c_scl   LOCATION = C10; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  i2c_sda   LOCATION = C11; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  pwm_a   LOCATION = A8; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  pwm_b   LOCATION = A9; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  pwm_c   LOCATION = B8; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  pwm_en   LOCATION = B9; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  spi_miso   LOCATION = K1; IOSTANDARD = LVCMOS18; PULLTYPE = PULLUP; "
RUN-1002 : start command "set_pin_assignment  spi_mosi   LOCATION = L1; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  spi_sck   LOCATION = K2; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  spi_ss   LOCATION = L2; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1002 : start command "set_pin_assignment  uart_tx   LOCATION = A4; IOSTANDARD = LVCMOS18; DRIVESTRENGTH = 8; PULLTYPE = NONE; "
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "fpga_top"
SYN-1012 : SanityCheck: Model "pll"
SYN-1012 : SanityCheck: Model "adc_ad7928(CH_CNT=3'b010,CH0=3'b01,CH1=3'b010,CH2=3'b011)"
SYN-1012 : SanityCheck: Model "i2c_register_read(CLK_DIV=16'b01010)"
SYN-1012 : SanityCheck: Model "foc_top(ANGLE_INV=1'b0)"
SYN-1012 : SanityCheck: Model "hold_detect(SAMPLE_DELAY=16'b01111000)"
SYN-1012 : SanityCheck: Model "cartesian2polar"
SYN-1012 : SanityCheck: Model "clark_tr"
SYN-1012 : SanityCheck: Model "pi_controller"
SYN-1012 : SanityCheck: Model "park_tr"
SYN-1012 : SanityCheck: Model "sincos"
SYN-1012 : SanityCheck: Model "svpwm"
SYN-1012 : SanityCheck: Model "uart_monitor(CLK_DIV=16'b0101000000)"
SYN-1043 : Mark i2c_register_read(CLK_DIV=16'b01010) as IO macro for instance sda_i
SYN-1043 : Mark pll as IO macro for instance bufg_feedback
SYN-1011 : Flatten model fpga_top
SYN-1032 : 10306/779 useful/useless nets, 1737/83 useful/useless insts
SYN-1001 : Optimize 33 less-than instances
SYN-1016 : Merged 450 instances.
SYN-1035 : Inferred 4 ROM(s)
SYN-1032 : 6581/2856 useful/useless nets, 744/371 useful/useless insts
SYN-1016 : Merged 369 instances.
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[11]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[10]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[9]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[8]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[7]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[6]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[5]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[4]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[3]"
SYN-5011 WARNING: Undriven pin: model "fpga_top" / inst "u_foc_top/u_cartesian2polar/mux4_syn_1" in ../../RTL/foc/cartesian2polar.v(94) / pin "addrb[2]"
SYN-5011 Similar messages will be suppressed.
SYN-5013 WARNING: Undriven net: model "fpga_top" / net "rstn" in ../../RTL/fpga_top.v(31)
SYN-5014 WARNING: the net's pin: pin "I" in ../../RTL/fpga_top.v(55)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 5788/450 useful/useless nets, 4543/600 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1017 : Remove 534 const input seq instances
SYN-1002 :     reg0_syn_2
SYN-1002 :     reg0_syn_3
SYN-1002 :     reg0_syn_4
SYN-1002 :     reg0_syn_5
SYN-1002 :     reg0_syn_6
SYN-1002 :     reg0_syn_7
SYN-1002 :     reg0_syn_8
SYN-1002 :     reg0_syn_9
SYN-1002 :     reg0_syn_10
SYN-1002 :     reg0_syn_11
SYN-1002 :     reg0_syn_12
SYN-1002 :     reg0_syn_13
SYN-1002 :     reg0_syn_14
SYN-1002 :     reg0_syn_15
SYN-1002 :     reg0_syn_16
SYN-1002 :     reg0_syn_17
SYN-1002 :     reg0_syn_18
SYN-1002 :     reg0_syn_19
SYN-1002 :     reg0_syn_20
SYN-1002 :     reg0_syn_21
SYN-1002 :     reg0_syn_22
SYN-1002 :     reg0_syn_23
SYN-1002 :     reg0_syn_24
SYN-1002 :     reg0_syn_25
SYN-1002 :     reg1_syn_2
SYN-1002 :     reg1_syn_5
SYN-1002 :     reg1_syn_8
SYN-1002 :     reg1_syn_10
SYN-1002 :     u_adc_ad7928/nfirst_reg
SYN-1002 :     u_adc_ad7928/o_en_adc_reg
SYN-1002 :     u_adc_ad7928/reg0_syn_2
SYN-1002 :     u_adc_ad7928/reg0_syn_3
SYN-1002 :     u_adc_ad7928/reg0_syn_4
SYN-1002 :     u_adc_ad7928/reg1_syn_62
SYN-1002 :     u_adc_ad7928/reg1_syn_63
SYN-1002 :     u_adc_ad7928/reg1_syn_64
SYN-1002 :     u_adc_ad7928/reg1_syn_65
SYN-1002 :     u_adc_ad7928/reg1_syn_66
SYN-1002 :     u_adc_ad7928/reg1_syn_67
SYN-1002 :     u_adc_ad7928/reg1_syn_68
SYN-1002 :     u_adc_ad7928/reg1_syn_69
SYN-1002 :     u_adc_ad7928/reg1_syn_70
SYN-1002 :     u_adc_ad7928/reg1_syn_71
SYN-1002 :     u_adc_ad7928/reg1_syn_72
SYN-1002 :     u_adc_ad7928/reg1_syn_73
SYN-1002 :     u_adc_ad7928/reg1_syn_74
SYN-1002 :     u_adc_ad7928/reg1_syn_75
SYN-1002 :     u_adc_ad7928/reg1_syn_76
SYN-1002 :     u_adc_ad7928/reg1_syn_77
SYN-1002 :     u_adc_ad7928/reg1_syn_78
SYN-1002 :     u_adc_ad7928/reg1_syn_79
SYN-1002 :     u_adc_ad7928/reg1_syn_80
SYN-1002 :     u_adc_ad7928/reg1_syn_81
SYN-1002 :     u_adc_ad7928/reg1_syn_82
SYN-1002 :     u_adc_ad7928/reg1_syn_83
SYN-1002 :     u_adc_ad7928/reg1_syn_84
SYN-1002 :     u_adc_ad7928/reg1_syn_85
SYN-1002 :     u_adc_ad7928/reg1_syn_86
SYN-1002 :     u_adc_ad7928/reg1_syn_87
SYN-1002 :     u_adc_ad7928/reg1_syn_88
SYN-1002 :     u_adc_ad7928/reg1_syn_89
SYN-1002 :     u_adc_ad7928/reg1_syn_90
SYN-1002 :     u_adc_ad7928/reg1_syn_91
SYN-1002 :     u_adc_ad7928/reg1_syn_92
SYN-1002 :     u_adc_ad7928/reg1_syn_93
SYN-1002 :     u_adc_ad7928/reg1_syn_94
SYN-1002 :     u_adc_ad7928/reg1_syn_95
SYN-1002 :     u_adc_ad7928/reg1_syn_96
SYN-1002 :     u_adc_ad7928/reg1_syn_97
SYN-1002 :     u_adc_ad7928/reg2_syn_2
SYN-1002 :     u_adc_ad7928/reg2_syn_3
SYN-1002 :     u_adc_ad7928/reg2_syn_4
SYN-1002 :     u_adc_ad7928/reg2_syn_5
SYN-1002 :     u_adc_ad7928/reg2_syn_6
SYN-1002 :     u_adc_ad7928/reg2_syn_7
SYN-1002 :     u_adc_ad7928/reg3_syn_2
SYN-1002 :     u_adc_ad7928/reg3_syn_3
SYN-1002 :     u_adc_ad7928/reg3_syn_4
SYN-1002 :     u_adc_ad7928/reg3_syn_5
SYN-1002 :     u_adc_ad7928/reg3_syn_6
SYN-1002 :     u_adc_ad7928/reg3_syn_7
SYN-1002 :     u_adc_ad7928/reg3_syn_8
SYN-1002 :     u_adc_ad7928/reg3_syn_9
SYN-1002 :     u_adc_ad7928/reg3_syn_10
SYN-1002 :     u_adc_ad7928/reg3_syn_11
SYN-1002 :     u_adc_ad7928/reg3_syn_12
SYN-1002 :     u_adc_ad7928/reg3_syn_13
SYN-1002 :     u_adc_ad7928/reg4_syn_2
SYN-1002 :     u_adc_ad7928/reg4_syn_3
SYN-1002 :     u_adc_ad7928/reg4_syn_4
SYN-1002 :     u_adc_ad7928/reg5_syn_2
SYN-1002 :     u_adc_ad7928/reg5_syn_3
SYN-1002 :     u_adc_ad7928/reg5_syn_4
SYN-1002 :     u_adc_ad7928/reg5_syn_5
SYN-1002 :     u_adc_ad7928/reg5_syn_6
SYN-1002 :     u_adc_ad7928/reg5_syn_7
SYN-1002 :     u_adc_ad7928/reg5_syn_8
SYN-1002 :     u_adc_ad7928/reg5_syn_9
SYN-1002 :     u_adc_ad7928/reg5_syn_10
SYN-1002 :     u_adc_ad7928/reg5_syn_11
SYN-1002 :     u_adc_ad7928/reg5_syn_12
SYN-1002 :     u_adc_ad7928/reg5_syn_13
SYN-1002 :     u_adc_ad7928/sck_pre_reg
SYN-1002 :     u_adc_ad7928/spi_mosi_reg
SYN-1002 :     u_adc_ad7928/spi_sck_reg
SYN-1002 :     u_adc_ad7928/spi_ss_reg
SYN-1002 :     u_as5600_read/done_reg
SYN-1002 :     u_as5600_read/epoch_reg
SYN-1002 :     u_as5600_read/reg0_syn_2
SYN-1002 :     u_as5600_read/reg0_syn_3
SYN-1002 :     u_as5600_read/reg0_syn_4
SYN-1002 :     u_as5600_read/reg0_syn_5
SYN-1002 :     u_as5600_read/reg0_syn_6
SYN-1002 :     u_as5600_read/reg0_syn_7
SYN-1002 :     u_as5600_read/reg0_syn_8
SYN-1002 :     u_as5600_read/reg0_syn_9
SYN-1002 :     u_as5600_read/reg0_syn_10
SYN-1002 :     u_as5600_read/reg0_syn_11
SYN-1002 :     u_as5600_read/reg0_syn_12
SYN-1002 :     u_as5600_read/reg0_syn_13
SYN-1002 :     u_as5600_read/reg0_syn_14
SYN-1002 :     u_as5600_read/reg0_syn_15
SYN-1002 :     u_as5600_read/reg0_syn_16
SYN-1002 :     u_as5600_read/reg0_syn_17
SYN-1002 :     u_as5600_read/reg1_syn_2
SYN-1002 :     u_as5600_read/reg1_syn_3
SYN-1002 :     u_as5600_read/reg1_syn_4
SYN-1002 :     u_as5600_read/reg1_syn_5
SYN-1002 :     u_as5600_read/reg1_syn_6
SYN-1002 :     u_as5600_read/reg1_syn_7
SYN-1002 :     u_as5600_read/reg1_syn_8
SYN-1002 :     u_as5600_read/reg1_syn_9
SYN-1002 :     u_as5600_read/reg2_syn_2
SYN-1002 :     u_as5600_read/reg2_syn_3
SYN-1002 :     u_as5600_read/reg2_syn_4
SYN-1002 :     u_as5600_read/reg2_syn_5
SYN-1002 :     u_as5600_read/reg2_syn_6
SYN-1002 :     u_as5600_read/reg2_syn_7
SYN-1002 :     u_as5600_read/reg2_syn_8
SYN-1002 :     u_as5600_read/reg2_syn_9
SYN-1002 :     u_as5600_read/reg2_syn_10
SYN-1002 :     u_as5600_read/reg2_syn_11
SYN-1002 :     u_as5600_read/reg2_syn_12
SYN-1002 :     u_as5600_read/reg2_syn_13
SYN-1002 :     u_as5600_read/reg3_syn_2
SYN-1002 :     u_as5600_read/reg3_syn_3
SYN-1002 :     u_as5600_read/reg3_syn_4
SYN-1002 :     u_as5600_read/reg3_syn_5
SYN-1002 :     u_as5600_read/reg3_syn_6
SYN-1002 :     u_as5600_read/reg3_syn_7
SYN-1002 :     u_as5600_read/reg3_syn_8
SYN-1002 :     u_as5600_read/reg3_syn_9
SYN-1002 :     u_as5600_read/reg3_syn_10
SYN-1002 :     u_as5600_read/reg3_syn_11
SYN-1002 :     u_as5600_read/reg3_syn_12
SYN-1002 :     u_as5600_read/reg3_syn_13
SYN-1002 :     u_as5600_read/reg4_syn_2
SYN-1002 :     u_as5600_read/reg4_syn_3
SYN-1002 :     u_as5600_read/reg4_syn_4
SYN-1002 :     u_as5600_read/reg4_syn_5
SYN-1002 :     u_as5600_read/reg4_syn_6
SYN-1002 :     u_as5600_read/reg4_syn_7
SYN-1002 :     u_as5600_read/reg4_syn_8
SYN-1002 :     u_as5600_read/reg4_syn_9
SYN-1002 :     u_as5600_read/scl_reg
SYN-1002 :     u_as5600_read/sda_e_reg
SYN-1002 :     u_as5600_read/sda_o_reg
SYN-1002 :     u_foc_top/init_done_reg
SYN-1002 :     u_foc_top/reg3_syn_2
SYN-1002 :     u_foc_top/reg3_syn_3
SYN-1002 :     u_foc_top/reg3_syn_4
SYN-1002 :     u_foc_top/reg3_syn_5
SYN-1002 :     u_foc_top/reg3_syn_6
SYN-1002 :     u_foc_top/reg3_syn_7
SYN-1002 :     u_foc_top/reg3_syn_8
SYN-1002 :     u_foc_top/reg3_syn_9
SYN-1002 :     u_foc_top/reg3_syn_10
SYN-1002 :     u_foc_top/reg3_syn_11
SYN-1002 :     u_foc_top/reg3_syn_12
SYN-1002 :     u_foc_top/reg3_syn_13
SYN-1002 :     u_foc_top/reg3_syn_14
SYN-1002 :     u_foc_top/reg3_syn_15
SYN-1002 :     u_foc_top/reg3_syn_16
SYN-1002 :     u_foc_top/reg3_syn_17
SYN-1002 :     u_foc_top/reg3_syn_18
SYN-1002 :     u_foc_top/reg3_syn_19
SYN-1002 :     u_foc_top/reg3_syn_20
SYN-1002 :     u_foc_top/reg3_syn_21
SYN-1002 :     u_foc_top/reg3_syn_22
SYN-1002 :     u_foc_top/reg3_syn_23
SYN-1002 :     u_foc_top/reg3_syn_24
SYN-1002 :     u_foc_top/reg3_syn_25
SYN-1002 :     u_foc_top/reg3_syn_26
SYN-1002 :     u_foc_top/reg3_syn_27
SYN-1002 :     u_foc_top/reg4_syn_2
SYN-1002 :     u_foc_top/reg4_syn_3
SYN-1002 :     u_foc_top/reg4_syn_4
SYN-1002 :     u_foc_top/reg4_syn_5
SYN-1002 :     u_foc_top/reg4_syn_6
SYN-1002 :     u_foc_top/reg4_syn_7
SYN-1002 :     u_foc_top/reg4_syn_8
SYN-1002 :     u_foc_top/reg4_syn_9
SYN-1002 :     u_foc_top/reg4_syn_10
SYN-1002 :     u_foc_top/reg4_syn_11
SYN-1002 :     u_foc_top/reg4_syn_12
SYN-1002 :     u_foc_top/reg4_syn_13
SYN-1002 :     u_foc_top/reg6_syn_2
SYN-1002 :     u_foc_top/reg6_syn_3
SYN-1002 :     u_foc_top/reg6_syn_4
SYN-1002 :     u_foc_top/reg6_syn_5
SYN-1002 :     u_foc_top/reg6_syn_6
SYN-1002 :     u_foc_top/reg6_syn_7
SYN-1002 :     u_foc_top/reg6_syn_8
SYN-1002 :     u_foc_top/reg6_syn_9
SYN-1002 :     u_foc_top/reg6_syn_10
SYN-1002 :     u_foc_top/reg6_syn_11
SYN-1002 :     u_foc_top/reg6_syn_12
SYN-1002 :     u_foc_top/reg6_syn_13
SYN-1002 :     u_foc_top/reg7_syn_2
SYN-1002 :     u_foc_top/reg7_syn_3
SYN-1002 :     u_foc_top/reg7_syn_4
SYN-1002 :     u_foc_top/reg7_syn_5
SYN-1002 :     u_foc_top/reg7_syn_6
SYN-1002 :     u_foc_top/reg7_syn_7
SYN-1002 :     u_foc_top/reg7_syn_8
SYN-1002 :     u_foc_top/reg7_syn_9
SYN-1002 :     u_foc_top/reg7_syn_10
SYN-1002 :     u_foc_top/reg7_syn_11
SYN-1002 :     u_foc_top/reg7_syn_12
SYN-1002 :     u_foc_top/reg7_syn_13
SYN-1002 :     u_foc_top/u_clark_tr/reg0_syn_2
SYN-1002 :     u_foc_top/u_svpwm/pwm_a_reg
SYN-1002 :     u_foc_top/u_svpwm/pwm_act_reg
SYN-1002 :     u_foc_top/u_svpwm/pwm_b_reg
SYN-1002 :     u_foc_top/u_svpwm/pwm_c_reg
SYN-1002 :     u_foc_top/u_svpwm/pwm_en_reg
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg0_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg1_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg10_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg11_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg12_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg13_syn_13
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg18_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg19_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg2_syn_13
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg3_syn_13
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg4_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg5_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg6_syn_12
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg7_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_2
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg8_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_3
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_4
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_5
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_6
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_7
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_8
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_9
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_10
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_11
SYN-1002 :     u_foc_top/u_svpwm/reg9_syn_12
SYN-1002 :     u_foc_top/u_svpwm/sya_reg
SYN-1002 :     u_foc_top/u_svpwm/syb_reg
SYN-1002 :     u_foc_top/u_svpwm/syc_reg
SYN-1002 :     u_uart_monitor/itoa_en_reg
SYN-1002 :     u_uart_monitor/itoa_oen_reg
SYN-1002 :     u_uart_monitor/itoa_sign_reg
SYN-1002 :     u_uart_monitor/itoa_zero_reg
SYN-1002 :     u_uart_monitor/reg0_syn_2
SYN-1002 :     u_uart_monitor/reg0_syn_3
SYN-1002 :     u_uart_monitor/reg0_syn_4
SYN-1002 :     u_uart_monitor/reg0_syn_5
SYN-1002 :     u_uart_monitor/reg0_syn_6
SYN-1002 :     u_uart_monitor/reg0_syn_7
SYN-1002 :     u_uart_monitor/reg0_syn_8
SYN-1002 :     u_uart_monitor/reg0_syn_9
SYN-1002 :     u_uart_monitor/reg0_syn_10
SYN-1002 :     u_uart_monitor/reg1_syn_2
SYN-1002 :     u_uart_monitor/reg1_syn_3
SYN-1002 :     u_uart_monitor/reg1_syn_4
SYN-1002 :     u_uart_monitor/reg10_syn_4
SYN-1002 :     u_uart_monitor/reg10_syn_6
SYN-1002 :     u_uart_monitor/reg10_syn_7
SYN-1002 :     u_uart_monitor/reg10_syn_8
SYN-1002 :     u_uart_monitor/reg10_syn_9
SYN-1002 :     u_uart_monitor/reg10_syn_10
SYN-1002 :     u_uart_monitor/reg10_syn_11
SYN-1002 :     u_uart_monitor/reg10_syn_12
SYN-1002 :     u_uart_monitor/reg10_syn_13
SYN-1002 :     u_uart_monitor/reg11_syn_2
SYN-1002 :     u_uart_monitor/reg11_syn_3
SYN-1002 :     u_uart_monitor/reg11_syn_4
SYN-1002 :     u_uart_monitor/reg2_syn_2
SYN-1002 :     u_uart_monitor/reg2_syn_7
SYN-1002 :     u_uart_monitor/reg3_syn_2
SYN-1002 :     u_uart_monitor/reg3_syn_3
SYN-1002 :     u_uart_monitor/reg3_syn_4
SYN-1002 :     u_uart_monitor/reg3_syn_5
SYN-1002 :     u_uart_monitor/reg3_syn_6
SYN-1002 :     u_uart_monitor/reg3_syn_7
SYN-1002 :     u_uart_monitor/reg3_syn_8
SYN-1002 :     u_uart_monitor/reg3_syn_9
SYN-1002 :     u_uart_monitor/reg3_syn_10
SYN-1002 :     u_uart_monitor/reg3_syn_11
SYN-1002 :     u_uart_monitor/reg3_syn_12
SYN-1002 :     u_uart_monitor/reg3_syn_13
SYN-1002 :     u_uart_monitor/reg3_syn_14
SYN-1002 :     u_uart_monitor/reg3_syn_15
SYN-1002 :     u_uart_monitor/reg3_syn_16
SYN-1002 :     u_uart_monitor/reg3_syn_17
SYN-1002 :     u_uart_monitor/reg4_syn_2
SYN-1002 :     u_uart_monitor/reg4_syn_3
SYN-1002 :     u_uart_monitor/reg4_syn_4
SYN-1002 :     u_uart_monitor/reg5_syn_2
SYN-1002 :     u_uart_monitor/reg5_syn_3
SYN-1002 :     u_uart_monitor/reg5_syn_4
SYN-1002 :     u_uart_monitor/reg5_syn_5
SYN-1002 :     u_uart_monitor/reg6_syn_2
SYN-1002 :     u_uart_monitor/reg6_syn_3
SYN-1002 :     u_uart_monitor/reg6_syn_4
SYN-1002 :     u_uart_monitor/reg6_syn_5
SYN-1002 :     u_uart_monitor/reg6_syn_6
SYN-1002 :     u_uart_monitor/reg6_syn_7
SYN-1002 :     u_uart_monitor/reg6_syn_8
SYN-1002 :     u_uart_monitor/reg6_syn_10
SYN-1002 :     u_uart_monitor/reg6_syn_11
SYN-1002 :     u_uart_monitor/reg6_syn_12
SYN-1002 :     u_uart_monitor/reg6_syn_13
SYN-1002 :     u_uart_monitor/reg6_syn_14
SYN-1002 :     u_uart_monitor/reg6_syn_15
SYN-1002 :     u_uart_monitor/reg6_syn_16
SYN-1002 :     u_uart_monitor/reg6_syn_18
SYN-1002 :     u_uart_monitor/reg6_syn_19
SYN-1002 :     u_uart_monitor/reg6_syn_20
SYN-1002 :     u_uart_monitor/reg6_syn_21
SYN-1002 :     u_uart_monitor/reg6_syn_22
SYN-1002 :     u_uart_monitor/reg6_syn_23
SYN-1002 :     u_uart_monitor/reg6_syn_24
SYN-1002 :     u_uart_monitor/reg6_syn_26
SYN-1002 :     u_uart_monitor/reg6_syn_27
SYN-1002 :     u_uart_monitor/reg6_syn_28
SYN-1002 :     u_uart_monitor/reg6_syn_29
SYN-1002 :     u_uart_monitor/reg6_syn_30
SYN-1002 :     u_uart_monitor/reg6_syn_31
SYN-1002 :     u_uart_monitor/reg6_syn_32
SYN-1002 :     u_uart_monitor/reg6_syn_34
SYN-1002 :     u_uart_monitor/reg6_syn_35
SYN-1002 :     u_uart_monitor/reg6_syn_36
SYN-1002 :     u_uart_monitor/reg6_syn_37
SYN-1002 :     u_uart_monitor/reg6_syn_38
SYN-1002 :     u_uart_monitor/reg6_syn_39
SYN-1002 :     u_uart_monitor/reg6_syn_40
SYN-1002 :     u_uart_monitor/reg6_syn_42
SYN-1002 :     u_uart_monitor/reg6_syn_43
SYN-1002 :     u_uart_monitor/reg6_syn_44
SYN-1002 :     u_uart_monitor/reg6_syn_45
SYN-1002 :     u_uart_monitor/reg6_syn_46
SYN-1002 :     u_uart_monitor/reg6_syn_47
SYN-1002 :     u_uart_monitor/reg6_syn_48
SYN-1002 :     u_uart_monitor/reg7_syn_2
SYN-1002 :     u_uart_monitor/reg7_syn_3
SYN-1002 :     u_uart_monitor/reg7_syn_4
SYN-1002 :     u_uart_monitor/reg7_syn_5
SYN-1002 :     u_uart_monitor/reg7_syn_6
SYN-1002 :     u_uart_monitor/reg7_syn_7
SYN-1002 :     u_uart_monitor/reg7_syn_8
SYN-1002 :     u_uart_monitor/reg7_syn_9
SYN-1002 :     u_uart_monitor/reg7_syn_10
SYN-1002 :     u_uart_monitor/reg7_syn_11
SYN-1002 :     u_uart_monitor/reg7_syn_12
SYN-1002 :     u_uart_monitor/reg7_syn_13
SYN-1002 :     u_uart_monitor/reg7_syn_14
SYN-1002 :     u_uart_monitor/reg7_syn_15
SYN-1002 :     u_uart_monitor/reg7_syn_16
SYN-1002 :     u_uart_monitor/reg7_syn_17
SYN-1002 :     u_uart_monitor/reg8_syn_2
SYN-1002 :     u_uart_monitor/reg8_syn_3
SYN-1002 :     u_uart_monitor/reg8_syn_4
SYN-1002 :     u_uart_monitor/reg9_syn_2
SYN-1002 :     u_uart_monitor/reg9_syn_3
SYN-1002 :     u_uart_monitor/reg9_syn_4
SYN-1002 :     u_uart_monitor/reg9_syn_5
SYN-1002 :     u_foc_top/en_iabc_reg
SYN-1002 :     u_foc_top/u_svpwm/reg15_syn_2
SYN-1002 :     u_foc_top/u_clark_tr/en_s1_reg
SYN-1002 :     u_foc_top/u_svpwm/reg16_syn_2
SYN-1002 :     u_foc_top/u_clark_tr/en_s2_reg
SYN-1002 :     u_foc_top/u_clark_tr/o_en_reg
SYN-1002 :     u_foc_top/u_park_tr/en_s1_reg
SYN-1002 :     u_foc_top/u_park_tr/o_en_reg
SYN-1002 :     u_foc_top/u_id_pi/en1_reg
SYN-1002 :     u_foc_top/u_id_pi/en2_reg
SYN-1002 :     u_foc_top/u_id_pi/en3_reg
SYN-1002 :     u_foc_top/u_id_pi/en4_reg
SYN-1019 : Optimized 1100 mux instances.
SYN-1021 : Optimized 240 onehot mux instances.
SYN-1020 : Optimized 225 distributor mux.
SYN-1001 : Optimize 3 less-than instances
SYN-1019 : Optimized 70 mux instances.
SYN-1016 : Merged 2973 instances.
SYN-1015 : Optimize round 1, 7623 better
SYN-1014 : Optimize round 2
SYN-1032 : 8/1216 useful/useless nets, 6/1099 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_uart_monitor/o_uart_tx_reg
SYN-1015 : Optimize round 2, 2183 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.988079s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (45.6%)

RUN-1004 : used memory is 188 MB, reserved memory is 159 MB, peak memory is 225 MB
RUN-1002 : start command "report_area -file FOC_Controller_rtl.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        12
  #input                    2
  #output                   9
  #inout                    1

Gate Statistics
#Basic gates                1
  #and                      0
  #nand                     0
  #or                       0
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                      0
  #bufif1                   1
  #MX21                     0
  #FADD                     0
  #DFF                      0
  #LATCH                    0
#MACRO_OTHERS               1

Report Hierarchy Area:
+-----------------------------------------------------------+
|Instance        |Module            |gates  |seq    |macros |
+-----------------------------------------------------------+
|top             |fpga_top          |1      |0      |1      |
|  pll_inst      |pll               |0      |0      |1      |
|  u_as5600_read |i2c_register_read |1      |0      |0      |
+-----------------------------------------------------------+

RUN-1002 : start command "export_db FOC_Controller_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "optimize_gate -maparea FOC_Controller_gate.area"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 12 IOs to PADs
SYN-1032 : 17/1 useful/useless nets, 16/1 useful/useless insts
RUN-1002 : start command "update_pll_param -module fpga_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 0 instances into 0 LUTs, name keeping = 0%.
RUN-1002 : start command "report_area -file FOC_Controller_gate.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        12
  #input                    2
  #output                   9
  #inout                    1

Utilization Statistics
#lut                        0   out of   5824    0.00%
#reg                        0   out of   5824    0.00%
#le                         0
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       12   out of     55   21.82%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%

Report Hierarchy Area:
+------------------------------------------------------------------+
|Instance   |Module   |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------+
|top        |fpga_top |0       |0       |0       |0       |0       |
|  pll_inst |pll      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------+

SYN-1001 : Packing model "fpga_top" ...
SYN-4010 : Pack lib has 65 rtl pack models with 28 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
RUN-1002 : start command "export_db FOC_Controller_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20231105_215658.log"
