{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615524354317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615524354317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 11 20:45:54 2021 " "Processing started: Thu Mar 11 20:45:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615524354317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524354317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524354317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615524354580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615524354580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn program3_tb.sv(15) " "Verilog HDL Declaration information at program3_tb.sv(15): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "program3_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/program3_tb.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615524359964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_depad_tb " "Found entity 1: decrypt_depad_tb" {  } { { "program3_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/program3_tb.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn program2_tb.sv(14) " "Verilog HDL Declaration information at program2_tb.sv(14): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "program2_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/program2_tb.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615524359966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrypt_tb " "Found entity 1: decrypt_tb" {  } { { "program2_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/program2_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lfsr_ptrn LFSR_ptrn program1_tb1.sv(17) " "Verilog HDL Declaration information at program1_tb1.sv(17): object \"lfsr_ptrn\" differs only in case from object \"LFSR_ptrn\" in the same scope" {  } { { "program1_tb1.sv" "" { Text "C:/Users/blade/Desktop/ISA/program1_tb1.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1615524359968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program1_tb1.sv 1 1 " "Found 1 design units, including 1 entities, in source file program1_tb1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encrypt_tb " "Found entity 1: encrypt_tb" {  } { { "program1_tb1.sv" "" { Text "C:/Users/blade/Desktop/ISA/program1_tb1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/blade/Desktop/ISA/RegFile.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.sv" "" { Text "C:/Users/blade/Desktop/ISA/LUT.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/blade/Desktop/ISA/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/blade/Desktop/ISA/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/blade/Desktop/ISA/Ctrl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615524359977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524359977 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadInst TopLevel.sv(64) " "Verilog HDL Implicit Net warning at TopLevel.sv(64): created implicit net for \"LoadInst\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524359978 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615524360006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TopLevel.sv(96) " "Verilog HDL assignment warning at TopLevel.sv(96): truncated value with size 32 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615524360007 "|TopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 TopLevel.sv(107) " "Verilog HDL assignment warning at TopLevel.sv(107): truncated value with size 32 to match size of target (1)" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615524360007 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:IF1 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:IF1\"" {  } { { "TopLevel.sv" "IF1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 InstFetch.sv(30) " "Verilog HDL assignment warning at InstFetch.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "InstFetch.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstFetch.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615524360008 "|TopLevel|InstFetch:IF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360008 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Ctrl.sv(32) " "Verilog HDL Case Statement warning at Ctrl.sv(32): incomplete case statement has no default case item" {  } { { "Ctrl.sv" "" { Text "C:/Users/blade/Desktop/ISA/Ctrl.sv" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1615524360009 "|TopLevel|Ctrl:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "TopLevel.sv" "IR1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360009 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "111 0 1023 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (111) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1615524360009 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615524360009 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615524360010 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1615524360010 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360010 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Registers RegFile.sv(36) " "Verilog HDL warning at RegFile.sv(36): initial value for variable Registers should be constant" {  } { { "RegFile.sv" "" { Text "C:/Users/blade/Desktop/ISA/RegFile.sv" 36 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1615524360011 "|TopLevel|RegFile:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360011 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(21) " "Verilog HDL or VHDL warning at ALU.sv(21): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615524360012 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.sv(28) " "Verilog HDL Case Statement warning at ALU.sv(28): incomplete case statement has no default case item" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1615524360012 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT ALU:ALU1\|LUT:LUT1 " "Elaborating entity \"LUT\" for hierarchy \"ALU:ALU1\|LUT:LUT1\"" {  } { { "ALU.sv" "LUT1" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM\"" {  } { { "TopLevel.sv" "DM" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524360013 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/blade/Desktop/ISA/db/ISA.ram0_InstROM_15efe571.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/blade/Desktop/ISA/db/ISA.ram0_InstROM_15efe571.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1615524361107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1615524365169 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/blade/Desktop/ISA/output_files/ISA.map.smsg " "Generated suppressed messages file C:/Users/blade/Desktop/ISA/output_files/ISA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524368855 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1615524369024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615524369024 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4205 " "Implemented 4205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615524369250 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615524369250 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4201 " "Implemented 4201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615524369250 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615524369250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615524369293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 11 20:46:09 2021 " "Processing ended: Thu Mar 11 20:46:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615524369293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615524369293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615524369293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615524369293 ""}
