

================================================================
== Vitis HLS Report for 'aes_shiftRows_1'
================================================================
* Date:           Mon Oct  6 15:08:39 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  20.000 ns|  20.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     111|    -|
|Register         |        -|     -|      35|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      35|     111|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  17|          4|    1|          4|
    |buf_0_address0  |  17|          4|    2|          8|
    |buf_0_address1  |  17|          4|    2|          8|
    |buf_0_d0        |  13|          3|   16|         48|
    |buf_1_address0  |  17|          4|    2|          8|
    |buf_1_address1  |  17|          4|    2|          8|
    |buf_1_d0        |  13|          3|   16|         48|
    +----------------+----+-----------+-----+-----------+
    |Total           | 111|         26|   41|        132|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   3|   0|    3|          0|
    |buf_0_load_4_reg_201  |  16|   0|   16|          0|
    |buf_1_load_4_reg_196  |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  35|   0|   35|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  aes_shiftRows.1|  return value|
|buf_0_address0  |  out|    2|   ap_memory|            buf_0|         array|
|buf_0_ce0       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_we0       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_d0        |  out|   16|   ap_memory|            buf_0|         array|
|buf_0_q0        |   in|   16|   ap_memory|            buf_0|         array|
|buf_0_address1  |  out|    2|   ap_memory|            buf_0|         array|
|buf_0_ce1       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_we1       |  out|    1|   ap_memory|            buf_0|         array|
|buf_0_d1        |  out|   16|   ap_memory|            buf_0|         array|
|buf_0_q1        |   in|   16|   ap_memory|            buf_0|         array|
|buf_1_address0  |  out|    2|   ap_memory|            buf_1|         array|
|buf_1_ce0       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_we0       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_d0        |  out|   16|   ap_memory|            buf_1|         array|
|buf_1_q0        |   in|   16|   ap_memory|            buf_1|         array|
|buf_1_address1  |  out|    2|   ap_memory|            buf_1|         array|
|buf_1_ce1       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_we1       |  out|    1|   ap_memory|            buf_1|         array|
|buf_1_d1        |  out|   16|   ap_memory|            buf_1|         array|
|buf_1_q1        |   in|   16|   ap_memory|            buf_1|         array|
+----------------+-----+-----+------------+-----------------+--------------+

