{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1768037444300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1768037444301 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CYY_AU_OP_RP_F EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design CYY_AU_OP_RP_F" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1768037445031 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1768037445032 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1768037445066 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1768037445066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1768037445261 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1768037445283 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768037445343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1768037445343 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1768037445343 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768037445345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768037445345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768037445345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768037445345 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1768037445345 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1768037445345 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1768037445347 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1768037445397 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "126 126 " "No exact pin location assignment(s) for 126 pins of 126 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1768037445752 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1768037446051 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768037446052 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1768037446052 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1768037446052 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1768037446052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CYY_AU_OP_RP_F.sdc " "Synopsys Design Constraints File file not found: 'CYY_AU_OP_RP_F.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1768037446054 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg clk " "Register Ram_2port_11:Comp_RP\|altsyncram:altsyncram_component\|altsyncram_29t3:auto_generated\|ram_block1a0~porta_we_reg is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768037446055 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768037446055 "|CYY_AU_OP_RP_F|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RK\[6\]~reg0 " "Node: RK\[6\]~reg0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data_in_OP\[5\]\$latch RK\[6\]~reg0 " "Latch data_in_OP\[5\]\$latch is being clocked by RK\[6\]~reg0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1768037446055 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1768037446055 "|CYY_AU_OP_RP_F|RK[6]~reg0"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1768037446057 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1768037446057 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1768037446057 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768037446057 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768037446057 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1768037446057 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1768037446057 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768037446094 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768037446094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768037446094 ""}  } { { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768037446094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wr_en_OP~0  " "Automatically promoted node wr_en_OP~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a0 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a0" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 41 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a1 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a1" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 77 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a2 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a2" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 113 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a3 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a3" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 149 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a4 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a4" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 185 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a5 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a5" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 221 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a6 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a6" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 257 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a7 " "Destination node memory:Comp_OP\|altsyncram:altsyncram_component\|altsyncram_lnt3:auto_generated\|altsyncram_f6r2:altsyncram1\|ram_block3a7" {  } { { "db/altsyncram_f6r2.tdf" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/db/altsyncram_f6r2.tdf" 293 2 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wr_en_OP~output " "Destination node wr_en_OP~output" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1768037446094 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768037446094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "set~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node set~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768037446094 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 1596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768037446094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.s4  " "Automatically promoted node state.s4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "a~0 " "Destination node a~0" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~0 " "Destination node b~0" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~2 " "Destination node b~2" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~3 " "Destination node b~3" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~4 " "Destination node b~4" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~5 " "Destination node b~5" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~6 " "Destination node b~6" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~7 " "Destination node b~7" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b~8 " "Destination node b~8" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_out\[0\]~1 " "Destination node s_out\[0\]~1" {  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 333 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1768037446094 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1768037446094 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1768037446094 ""}  } { { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 135 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1768037446094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1768037446289 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768037446289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1768037446289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768037446291 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1768037446293 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1768037446294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1768037446294 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1768037446294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1768037446311 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1768037446311 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1768037446311 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "124 unused 2.5V 0 124 0 " "Number of I/O pins in group: 124 (unused VREF, 2.5V VCCIO, 0 input, 124 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1768037446314 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1768037446314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1768037446314 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 8 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1768037446314 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1768037446314 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1768037446314 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768037446397 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1768037446400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1768037447416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768037447514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1768037447534 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1768037448355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768037448355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1768037448565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X70_Y45 X81_Y55 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55" {  } { { "loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X70_Y45 to location X81_Y55"} { { 12 { 0 ""} 70 45 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1768037449723 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1768037449723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1768037449844 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1768037449844 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1768037449844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768037449845 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1768037449952 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768037449960 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768037450122 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1768037450122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1768037450275 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1768037450577 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V N11 " "Pin clk uses I/O standard 2.5 V at N11" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { clk } } } { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768037450895 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "set 2.5 V M11 " "Pin set uses I/O standard 2.5 V at M11" {  } { { "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartusmonitor/18.1/quartus/bin64/pin_planner.ppl" { set } } } { "CYY_AU_OP_RP_F.vhd" "" { Text "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/CYY_AU_OP_RP_F.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1768037450895 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1768037450895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/output_files/CYY_AU_OP_RP_F.fit.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/quartus/project_kursov/kursovaya_Nesmeyanov/CYY_AU_OP_RP_F/output_files/CYY_AU_OP_RP_F.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1768037450965 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6002 " "Peak virtual memory: 6002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768037451227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 10 12:30:51 2026 " "Processing ended: Sat Jan 10 12:30:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768037451227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768037451227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768037451227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1768037451227 ""}
