Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:59:37 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.850ns (25.495%)  route 2.484ns (74.505%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 6.547 - 4.000 ) 
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.158ns (routing 0.955ns, distribution 1.203ns)
  Clock Net Delay (Destination): 1.887ns (routing 0.868ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=6440, routed)        2.158     3.109    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X127Y368       FDCE                                         r  Delay1No6_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y368       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.188 r  Delay1No6_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.612     3.800    Delay1No6_instance/Q[1]
    SLICE_X122Y373       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     3.853 r  Delay1No6_instance/geqOp_carry_i_16/O
                         net (fo=1, routed)           0.013     3.866    Sum10_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X122Y373       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.058 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.084    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y374       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.099 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.125    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y375       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.177 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.387     4.564    Delay1No6_instance/CO[0]
    SLICE_X117Y375       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     4.615 r  Delay1No6_instance/shiftedFracY_d1[32]_i_5/O
                         net (fo=3, routed)           0.226     4.841    Delay1No6_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X121Y375       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     4.964 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.185     5.149    Delay1No6_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X119Y375       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.198 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3/O
                         net (fo=34, routed)          0.363     5.561    Delay1No7_instance/shiftVal__5[0]
    SLICE_X122Y371       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.649 r  Delay1No7_instance/shiftedFracY_d1[8]_i_2/O
                         net (fo=4, routed)           0.225     5.874    Delay1No7_instance/Sum10_0_impl_instance/level2[9]
    SLICE_X121Y370       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     6.022 r  Delay1No7_instance/shiftedFracY_d1[4]_i_1/O
                         net (fo=2, routed)           0.421     6.443    Sum10_0_impl_instance/FPAddSubOp_instance/level4__0[4]
    SLICE_X119Y374       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=6440, routed)        1.887     6.547    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X119Y374       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]/C
                         clock pessimism              0.439     6.986    
                         clock uncertainty           -0.035     6.950    
    SLICE_X119Y374       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.975    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -6.443    
  -------------------------------------------------------------------
                         slack                                  0.533    




