Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
	Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
	Info: Processing started: Sun Sep 22 21:40:18 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off blinky -c blinky
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
	Info (12023): Found entity 1: uart_tx
Warning (10275): Verilog HDL Module Instantiation warning at blinky.v(131): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file blinky.v
	Info (12023): Found entity 1: blinky
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
	Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file lvds.v
	Info (12023): Found entity 1: lvds
Info (12021): Found 1 design units, including 1 entities, in source file lvds_tb.v
	Info (12023): Found entity 1: stimulus
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
	Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
	Info (12023): Found entity 1: uart
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module "uart_tx" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "blinky" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at blinky.v(92): truncated value with size 32 to match size of target (22)
Warning (10034): Output port "led[7..2]" at blinky.v(14) has no driver
Warning (10034): Output port "pwm_led" at blinky.v(15) has no driver
Warning (10034): Output port "lvds" at blinky.v(16) has no driver
Info (12128): Elaborating entity "lvds" for hierarchy "lvds:my_lvds"
Warning (10230): Verilog HDL assignment warning at lvds.v(45): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lvds.v(50): truncated value with size 32 to match size of target (12)
Warning (10036): Verilog HDL or VHDL warning at lvds.v(29): object "div" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lvds.v(30): object "hold" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lvds.v(31): object "display_timer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lvds.v(68): object "next_hsync" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lvds.v(94): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lvds.v(95): truncated value with size 32 to match size of target (12)
Warning (10235): Verilog HDL Always Construct warning at lvds.v(106): variable "color" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at lvds.v(98): inferring latch(es) for variable "nextColor", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at lvds.v(169): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lvds.v(173): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at lvds.v(178): truncated value with size 32 to match size of target (3)
Info (10041): Inferred latch for "nextColor[0]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[1]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[2]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[3]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[4]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[5]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[6]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[7]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[8]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[9]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[10]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[11]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[12]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[13]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[14]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[15]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[16]" at lvds.v(98)
Info (10041): Inferred latch for "nextColor[17]" at lvds.v(98)
Info (12128): Elaborating entity "pll" for hierarchy "pll:myPLL"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:myPLL|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:myPLL|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:myPLL|altpll:altpll_component" with the following parameter:
	Info (12134): Parameter "bandwidth_type" = "AUTO"
	Info (12134): Parameter "clk0_divide_by" = "1"
	Info (12134): Parameter "clk0_duty_cycle" = "50"
	Info (12134): Parameter "clk0_multiply_by" = "14"
	Info (12134): Parameter "clk0_phase_shift" = "0"
	Info (12134): Parameter "compensate_clock" = "CLK0"
	Info (12134): Parameter "inclk0_input_frequency" = "83333"
	Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
	Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
	Info (12134): Parameter "lpm_type" = "altpll"
	Info (12134): Parameter "operation_mode" = "NORMAL"
	Info (12134): Parameter "pll_type" = "AUTO"
	Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
	Info (12134): Parameter "port_areset" = "PORT_USED"
	Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
	Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
	Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
	Info (12134): Parameter "port_inclk0" = "PORT_USED"
	Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
	Info (12134): Parameter "port_locked" = "PORT_USED"
	Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
	Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
	Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
	Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
	Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
	Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk0" = "PORT_USED"
	Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
	Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
	Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
	Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
	Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
	Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
	Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "uart" for hierarchy "uart:my_uart"
Warning (10230): Verilog HDL assignment warning at uart.v(57): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(90): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(92): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(93): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at uart.v(95): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(97): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(98): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at uart.v(109): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(138): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart.v(182): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart.v(192): truncated value with size 32 to match size of target (4)
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[6]" merged with LATCH primitive "lvds:my_lvds|nextColor[7]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[8]" merged with LATCH primitive "lvds:my_lvds|nextColor[7]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[9]" merged with LATCH primitive "lvds:my_lvds|nextColor[7]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[10]" merged with LATCH primitive "lvds:my_lvds|nextColor[7]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[11]" merged with LATCH primitive "lvds:my_lvds|nextColor[7]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[13]" merged with LATCH primitive "lvds:my_lvds|nextColor[12]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[14]" merged with LATCH primitive "lvds:my_lvds|nextColor[12]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[15]" merged with LATCH primitive "lvds:my_lvds|nextColor[12]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[16]" merged with LATCH primitive "lvds:my_lvds|nextColor[12]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[17]" merged with LATCH primitive "lvds:my_lvds|nextColor[12]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[1]" merged with LATCH primitive "lvds:my_lvds|nextColor[0]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[2]" merged with LATCH primitive "lvds:my_lvds|nextColor[0]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[3]" merged with LATCH primitive "lvds:my_lvds|nextColor[0]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[4]" merged with LATCH primitive "lvds:my_lvds|nextColor[0]"
	Info (13026): Duplicate LATCH primitive "lvds:my_lvds|nextColor[5]" merged with LATCH primitive "lvds:my_lvds|nextColor[0]"
Warning (13024): Output pins are stuck at VCC or GND
	Warning (13410): Pin "led[2]" is stuck at GND
	Warning (13410): Pin "led[3]" is stuck at GND
	Warning (13410): Pin "led[4]" is stuck at GND
	Warning (13410): Pin "led[5]" is stuck at GND
	Warning (13410): Pin "led[6]" is stuck at GND
	Warning (13410): Pin "led[7]" is stuck at GND
	Warning (13410): Pin "pwm_led" is stuck at GND
	Warning (13410): Pin "lvds" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
	Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
	Warning (15610): No output dependent on input pin "button"
Info (21057): Implemented 347 device resources after synthesis - the final resource count might be different
	Info (21058): Implemented 3 input pins
	Info (21059): Implemented 15 output pins
	Info (21061): Implemented 328 logic cells
	Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
	Info: Peak virtual memory: 1017 megabytes
	Info: Processing ended: Sun Sep 22 21:40:30 2019
	Info: Elapsed time: 00:00:12
	Info: Total CPU time (on all processors): 00:00:29
Info: *******************************************************************
Info: Running Quartus Prime Fitter
	Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
	Info: Processing started: Sun Sep 22 21:40:31 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off blinky -c blinky
Info: qfit2_default_script.tcl version: #1
Info: Project  = blinky
Info: Revision = blinky
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device 10CL025YU256C8G for design "blinky"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type
	Info (15099): Implementing clock multiplication of 14, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
	Info (176445): Device 10CL006YU256C8G is compatible
	Info (176445): Device 10CL010YU256C8G is compatible
	Info (176445): Device 10CL016YU256C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
	Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
	Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
	Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
	Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
	Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (176674): Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
	Warning (176118): Pin "lvds_clk" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "lvds_clk(n)"
	Warning (176118): Pin "lvds_rx[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "lvds_rx[0](n)"
	Warning (176118): Pin "lvds_rx[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "lvds_rx[1](n)"
	Warning (176118): Pin "lvds_rx[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "lvds_rx[2](n)"
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 18 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'blinky.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176352): Promoted node clk_12mhz~input (placed in PIN M2 (CLK2, DIFFCLK_1p))
	Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node uart:my_uart|recv_state.RX_RECEIVED 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
	Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
		Info (176357): Destination node uart:my_uart|Selector6~1
		Info (176357): Destination node uart:my_uart|Selector10~0
Info (176353): Automatically promoted node lvds:my_lvds|Equal0~1 
	Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
	Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
	Info (176211): Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)
		Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
	Info (176214): Statistics of I/O banks
		Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  8 pins available
		Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  13 pins available
		Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  14 pins available
		Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
		Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  14 pins available
		Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available
		Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
		Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
Warning (15055): PLL "pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input
	Info (15024): Input port INCLK[0] of node "pll:myPLL|altpll:altpll_component|pll_altpll:auto_generated|pll1" is driven by clk_12mhz~inputclkctrl which is OUTCLK output port of Clock control block type node clk_12mhz~inputclkctrl
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
	Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
	Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.28 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/output_files/blinky.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
	Info: Peak virtual memory: 1478 megabytes
	Info: Processing ended: Sun Sep 22 21:40:38 2019
	Info: Elapsed time: 00:00:07
	Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus Prime Assembler
	Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
	Info: Processing started: Sun Sep 22 21:40:39 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off blinky -c blinky
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
	Info: Peak virtual memory: 812 megabytes
	Info: Processing ended: Sun Sep 22 21:40:40 2019
	Info: Elapsed time: 00:00:01
	Info: Total CPU time (on all processors): 00:00:01
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
	Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
	Info: Processing started: Sun Sep 22 21:40:40 2019
Info: Command: quartus_sta blinky -c blinky
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'blinky.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
	Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name clk_12mhz clk_12mhz
	Info (332110): create_generated_clock -source {myPLL|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 14 -duty_cycle 50.00 -name {myPLL|altpll_component|auto_generated|pll1|clk[0]} {myPLL|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
	Info (332105): create_clock -period 1.000 -name uart:my_uart|recv_state.RX_RECEIVED uart:my_uart|recv_state.RX_RECEIVED
	Info (332105): create_clock -period 1.000 -name lvds:my_lvds|slot[0] lvds:my_lvds|slot[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.703
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -6.703            -159.302 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    -4.105             -12.141 lvds:my_lvds|slot[0] 
	Info (332119):    -1.925             -14.377 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):    -1.747              -3.362 clk_12mhz 
Info (332146): Worst-case hold slack is -1.206
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -1.206              -1.206 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.455               0.000 clk_12mhz 
	Info (332119):     0.466               0.000 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     1.457               0.000 lvds:my_lvds|slot[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.935
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -1.935             -22.502 lvds:my_lvds|slot[0] 
	Info (332119):    -1.487             -13.383 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     2.622               0.000 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    41.379               0.000 clk_12mhz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.178
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -6.178            -144.334 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    -4.167             -12.327 lvds:my_lvds|slot[0] 
	Info (332119):    -1.818             -13.616 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):    -1.651              -3.197 clk_12mhz 
Info (332146): Worst-case hold slack is -1.151
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -1.151              -1.151 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.403               0.000 clk_12mhz 
	Info (332119):     0.417               0.000 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     1.396               0.000 lvds:my_lvds|slot[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.186
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.186             -22.778 lvds:my_lvds|slot[0] 
	Info (332119):    -1.487             -13.383 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     2.629               0.000 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    41.375               0.000 clk_12mhz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
	Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.952
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -2.952             -72.124 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    -2.032              -5.965 lvds:my_lvds|slot[0] 
	Info (332119):    -1.017              -7.568 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):    -0.720              -1.346 clk_12mhz 
Info (332146): Worst-case hold slack is -0.626
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -0.626              -0.626 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):     0.186               0.000 clk_12mhz 
	Info (332119):     0.193               0.000 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     0.491               0.000 lvds:my_lvds|slot[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
	Info (332119):     Slack       End Point TNS Clock 
	Info (332119): ========= =================== =====================
	Info (332119):    -1.380             -13.596 lvds:my_lvds|slot[0] 
	Info (332119):    -1.000              -9.000 uart:my_uart|recv_state.RX_RECEIVED 
	Info (332119):     2.736               0.000 myPLL|altpll_component|auto_generated|pll1|clk[0] 
	Info (332119):    41.086               0.000 clk_12mhz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
	Info: Peak virtual memory: 830 megabytes
	Info: Processing ended: Sun Sep 22 21:40:42 2019
	Info: Elapsed time: 00:00:02
	Info: Total CPU time (on all processors): 00:00:02
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
	Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
	Info: Processing started: Sun Sep 22 21:40:43 2019
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off blinky -c blinky
Info (204019): Generated file blinky.vo in folder "/home/hub/Desktop/dev/fpga-Cyclone/blinky_archive/simulation/modelsim/" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
	Info: Peak virtual memory: 1044 megabytes
	Info: Processing ended: Sun Sep 22 21:40:44 2019
	Info: Elapsed time: 00:00:01
	Info: Total CPU time (on all processors): 00:00:01
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 64 warnings
