//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_gelu_native_layer_norm_5 // -- Begin function triton_poi_fused_add_gelu_native_layer_norm_5
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_add_gelu_native_layer_norm_5
.visible .entry triton_poi_fused_add_gelu_native_layer_norm_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_gelu_native_layer_norm_5_param_6,
	.param .u32 triton_poi_fused_add_gelu_native_layer_norm_5_param_7,
	.param .u32 triton_poi_fused_add_gelu_native_layer_norm_5_param_8
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<52>;
	.reg .f32 	%f<63>;
	.reg .b64 	%rd<21>;
	.loc	1 19 0                          // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused_add_gelu_native_layer_norm_5_param_1];
$L__tmp0:
	.loc	1 22 28                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:22:33
	shl.b32 	%r11, %r1, 4;
	ld.param.u64 	%rd10, [triton_poi_fused_add_gelu_native_layer_norm_5_param_2];
	ld.param.u64 	%rd11, [triton_poi_fused_add_gelu_native_layer_norm_5_param_3];
	.loc	1 23 44                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:23:44
	mov.u32 	%r12, %tid.x;
	ld.param.u64 	%rd12, [triton_poi_fused_add_gelu_native_layer_norm_5_param_4];
	bfe.u32 	%r13, %r12, 1, 4;
	ld.param.u64 	%rd13, [triton_poi_fused_add_gelu_native_layer_norm_5_param_5];
	and.b32  	%r14, %r12, 1;
	ld.param.u64 	%rd14, [triton_poi_fused_add_gelu_native_layer_norm_5_param_6];
	and.b32  	%r15, %r12, 15;
	.loc	1 23 23                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:23:23
	or.b32  	%r16, %r11, %r13;
	or.b32  	%r17, %r11, %r15;
	.loc	1 24 21                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:24:21
	setp.lt.s32 	%p9, %r16, 16;
	setp.lt.s32 	%p3, %r17, 16;
	.loc	1 25 28                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:25:33
	shl.b32 	%r18, %r2, 1;
	.loc	1 26 44                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:26:44
	bfe.u32 	%r19, %r12, 4, 1;
	.loc	1 26 23                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:26:23
	or.b32  	%r20, %r18, %r14;
	or.b32  	%r21, %r18, %r19;
	.loc	1 27 21                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:27:21
	setp.lt.s32 	%p10, %r20, 4;
	setp.lt.s32 	%p5, %r21, 4;
	.loc	1 30 19                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:30:19
	shr.s32 	%r23, %r17, 31;
	shr.u32 	%r24, %r23, 30;
	add.s32 	%r25, %r17, %r24;
	.loc	1 29 19                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:29:19
	and.b32  	%r26, %r25, -4;
	sub.s32 	%r27, %r17, %r26;
	.loc	1 32 37                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:37
	shl.b32 	%r28, %r21, 2;
	.loc	1 32 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:35
	add.s32 	%r29, %r28, %r27;
	.loc	1 32 45                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:45
	shl.b32 	%r30, %r25, 2;
	and.b32  	%r31, %r30, -16;
	.loc	1 32 42                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:42
	add.s32 	%r32, %r29, %r31;
	.loc	1 32 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:30
	mul.wide.s32 	%rd15, %r32, 4;
	add.s64 	%rd3, %rd9, %rd15;
	.loc	1 32 58                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:58
	and.pred  	%p14, %p9, %p10;
	and.pred  	%p2, %p3, %p5;
	.loc	1 32 50                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:32:50
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r3 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f23, %r3;
	.loc	1 33 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:33:30
	mul.wide.s32 	%rd16, %r17, 4;
	add.s64 	%rd4, %rd10, %rd16;
	.loc	1 33 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:33:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r4 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f24, %r4;
	.loc	1 34 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:34:30
	add.s64 	%rd5, %rd11, %rd16;
	.loc	1 34 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:34:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r5 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f25, %r5;
	.loc	1 35 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:35:30
	mul.wide.s32 	%rd17, %r21, 4;
	add.s64 	%rd6, %rd12, %rd17;
	.loc	1 35 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:35:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r6 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f26, %r6;
	.loc	1 36 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:36:30
	add.s64 	%rd7, %rd13, %rd17;
	.loc	1 36 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:36:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p5 ld.global.L1::evict_last.b32 { %r7 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f27, %r7;
	.loc	1 37 37                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:37:37
	shl.b32 	%r33, %r16, 2;
	.loc	1 37 35                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:37:35
	add.s32 	%r34, %r20, %r33;
	.loc	1 37 30                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:37:30
	mul.wide.s32 	%rd18, %r34, 4;
	add.s64 	%rd8, %rd14, %rd18;
	.loc	1 37 42                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:37:42
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p14 ld.global.L1::evict_last.b32 { %r8 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f28, %r8;
	.loc	1 38 18                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:38:18
	sub.f32 	%f29, %f23, %f24;
	.loc	1 39 18                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:39:18
	mul.f32 	%f30, %f29, %f25;
	.loc	1 41 18                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:41:18
	fma.rn.f32 	%f31, %f30, %f26, %f27;
	shl.b32 	%r35, %r12, 1;
	and.b32  	%r36, %r35, 30;
	or.b32  	%r37, %r36, %r19;
	and.b32  	%r38, %r12, 31;
	shl.b32 	%r39, %r36, 1;
	mov.u32 	%r40, global_smem;
	add.s32 	%r41, %r40, %r39;
	shl.b32 	%r42, %r37, 2;
	add.s32 	%r9, %r41, %r42;
	mov.b32 	%r10, %f31;
	mov.pred 	%p8, -1;
	// begin inline asm
	@%p8 st.shared.b32 [ %r9 + 0 ], %r10;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r43, %r35, 60;
	add.s32 	%r44, %r40, %r43;
	shl.b32 	%r45, %r38, 2;
	add.s32 	%r46, %r44, %r45;
	ld.shared.f32 	%f32, [%r46];
	.loc	1 42 19                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:42:19
	add.f32 	%f1, %f32, %f28;
	.loc	1 46 20                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:46:20
	mul.f32 	%f2, %f1, 0f3F3504F3;
	.loc	1 47 26                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:47:26
	abs.ftz.f32 	%f3, %f2;
	setp.ge.f32 	%p11, %f3, 0f3F8060FE;
	mov.f32 	%f60, 0f3789CA3C;
	mov.f32 	%f59, 0fB9F560B9;
	mov.f32 	%f58, 0f3BAC840B;
	mov.f32 	%f57, 0fBD0C8162;
	mov.f32 	%f56, 0f3E1CF906;
	mov.f32 	%f55, 0f3F6A937E;
	mov.f32 	%f54, 0f3F20D842;
	mov.f32 	%f61, %f3;
	@%p11 bra 	$L__BB0_2;
// %bb.1:
	mul.f32 	%f61, %f2, %f2;
	mov.f32 	%f60, 0f38B1E96A;
	mov.f32 	%f59, 0fBA574D20;
	mov.f32 	%f58, 0f3BAAD5EA;
	mov.f32 	%f57, 0fBCDC1BE7;
	mov.f32 	%f56, 0f3DE718AF;
	mov.f32 	%f55, 0fBEC093AC;
	mov.f32 	%f54, 0f3E0375D3;
$L__BB0_2:                              // %__internal_fmad.exit.i
	.loc	1 0 26                          // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:0:26
	ld.param.u64 	%rd2, [triton_poi_fused_add_gelu_native_layer_norm_5_param_0];
	cvt.s64.s32 	%rd1, %r34;
	.loc	1 47 26                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:47:26
	setp.ltu.f32 	%p12, %f3, 0f3F8060FE;
	fma.rn.ftz.f32 	%f40, %f60, %f61, %f59;
	fma.rn.ftz.f32 	%f41, %f40, %f61, %f58;
	fma.rn.ftz.f32 	%f42, %f41, %f61, %f57;
	fma.rn.ftz.f32 	%f43, %f42, %f61, %f56;
	fma.rn.ftz.f32 	%f44, %f43, %f61, %f55;
	fma.rn.ftz.f32 	%f45, %f44, %f61, %f54;
	neg.f32 	%f46, %f61;
	selp.f32 	%f47, %f46, %f2, %p11;
	fma.rn.ftz.f32 	%f62, %f45, %f47, %f47;
	@%p12 bra 	$L__BB0_4;
// %bb.3:
	ex2.approx.ftz.f32 	%f48, %f62;
	mov.f32 	%f49, 0f3F800000;
	sub.f32 	%f50, %f49, %f48;
	mov.b32 	%r47, %f50;
	mov.b32 	%r48, %f2;
	and.b32  	%r49, %r48, -2147483648;
	or.b32  	%r50, %r49, %r47;
	mov.b32 	%f62, %r50;
$L__BB0_4:                              // %__nv_erff.exit
	.loc	1 44 20                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:44:20
	mul.f32 	%f51, %f1, 0f3F000000;
	.loc	1 49 20                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:49:20
	add.f32 	%f52, %f62, 0f3F800000;
	.loc	1 50 20                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:50:20
	mul.f32 	%f53, %f51, %f52;
	.loc	1 51 4                          // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:51:4
	bar.sync 	0;
	.loc	1 52 28                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:52:28
	shl.b64 	%rd20, %rd1, 2;
	add.s64 	%rd19, %rd2, %rd20;
	.loc	1 52 47                         // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:52:47
	mov.b32 	%r51, %f53;
	// begin inline asm
	@%p14 st.global.b32 [ %rd19 + 0 ], { %r51 };
	// end inline asm
	.loc	1 52 4                          // ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py:52:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/iq/ciqschlcitvrehskjmyaweulskkehovvyy7mqerc65znaqpoogfa.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 105
.b8 113
.b8 115
.b8 99
.b8 104
.b8 108
.b8 99
.b8 105
.b8 116
.b8 118
.b8 114
.b8 101
.b8 104
.b8 115
.b8 107
.b8 106
.b8 109
.b8 121
.b8 97
.b8 119
.b8 101
.b8 117
.b8 108
.b8 115
.b8 107
.b8 107
.b8 101
.b8 104
.b8 111
.b8 118
.b8 118
.b8 121
.b8 121
.b8 55
.b8 109
.b8 113
.b8 101
.b8 114
.b8 99
.b8 54
.b8 53
.b8 122
.b8 110
.b8 97
.b8 113
.b8 112
.b8 111
.b8 111
.b8 103
.b8 102
.b8 97
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 105
.b8 113
.b8 0
	}
	.section	.debug_macinfo	{	}
