

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_2'
================================================================
* Date:           Thu Apr 27 23:04:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      515|      515|         3|          1|          1|   514|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31"   --->   Operation 9 'read' 'sext_ln31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln31_cast = sext i62 %sext_ln31_read"   --->   Operation 10 'sext' 'sext_ln31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %loop_index3"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %phi_urem"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index3_load = load i10 %loop_index3"   --->   Operation 16 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.77ns)   --->   "%exitcond296 = icmp_eq  i10 %loop_index3_load, i10 514"   --->   Operation 17 'icmp' 'exitcond296' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%empty = add i10 %loop_index3_load, i10 1"   --->   Operation 18 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond296, void %load-store-loop2.split, void %memcpy-split1.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 %empty, i10 %loop_index3"   --->   Operation 20 'store' 'store_ln0' <Predicate = (!exitcond296)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem_load = load i10 %phi_urem"   --->   Operation 21 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_cast" [dma-master-test.cpp:31]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 514, i64 514, i64 514"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [dma-master-test.cpp:31]   --->   Operation 26 'read' 'gmem_addr_read' <Predicate = (!exitcond296)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_30 = trunc i10 %phi_urem_load"   --->   Operation 27 'trunc' 'empty_30' <Predicate = (!exitcond296)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i3 %empty_30, void %.case.4, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3"   --->   Operation 28 'switch' 'switch_ln0' <Predicate = (!exitcond296)> <Delay = 0.95>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%next_urem = add i10 %phi_urem_load, i10 1"   --->   Operation 29 'add' 'next_urem' <Predicate = (!exitcond296)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.77ns)   --->   "%empty_28 = icmp_ult  i10 %next_urem, i10 5"   --->   Operation 30 'icmp' 'empty_28' <Predicate = (!exitcond296)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.68ns)   --->   "%idx_urem = select i1 %empty_28, i10 %next_urem, i10 0"   --->   Operation 31 'select' 'idx_urem' <Predicate = (!exitcond296)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 %idx_urem, i10 %phi_urem"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond296)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (exitcond296)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul_load = load i20 %phi_mul"   --->   Operation 33 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_29 = bitcast i32 %gmem_addr_read" [dma-master-test.cpp:31]   --->   Operation 34 'bitcast' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.19ns)   --->   "%next_mul = add i20 %phi_mul_load, i20 1639"   --->   Operation 35 'add' 'next_mul' <Predicate = true> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %phi_mul_load, i32 13, i32 19"   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast50 = zext i7 %tmp"   --->   Operation 37 'zext' 'p_cast50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast50"   --->   Operation 38 'getelementptr' 'buff_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %p_cast50"   --->   Operation 39 'getelementptr' 'buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %p_cast50"   --->   Operation 40 'getelementptr' 'buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %p_cast50"   --->   Operation 41 'getelementptr' 'buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %p_cast50"   --->   Operation 42 'getelementptr' 'buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %empty_29, i7 %buff_3_addr" [dma-master-test.cpp:31]   --->   Operation 43 'store' 'store_ln31' <Predicate = (empty_30 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 44 'br' 'br_ln0' <Predicate = (empty_30 == 3)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %empty_29, i7 %buff_2_addr" [dma-master-test.cpp:31]   --->   Operation 45 'store' 'store_ln31' <Predicate = (empty_30 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 46 'br' 'br_ln0' <Predicate = (empty_30 == 2)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %empty_29, i7 %buff_1_addr" [dma-master-test.cpp:31]   --->   Operation 47 'store' 'store_ln31' <Predicate = (empty_30 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (empty_30 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %empty_29, i7 %buff_addr" [dma-master-test.cpp:31]   --->   Operation 49 'store' 'store_ln31' <Predicate = (empty_30 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (empty_30 == 0)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %empty_29, i7 %buff_4_addr" [dma-master-test.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = (empty_30 != 0 & empty_30 != 1 & empty_30 != 2 & empty_30 != 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 103> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 52 'br' 'br_ln0' <Predicate = (empty_30 != 0 & empty_30 != 1 & empty_30 != 2 & empty_30 != 3)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i20 %next_mul, i20 %phi_mul"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buff_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem              (alloca           ) [ 0110]
phi_mul               (alloca           ) [ 0111]
loop_index3           (alloca           ) [ 0100]
sext_ln31_read        (read             ) [ 0000]
sext_ln31_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index3_load      (load             ) [ 0000]
exitcond296           (icmp             ) [ 0110]
empty                 (add              ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln0             (store            ) [ 0000]
phi_urem_load         (load             ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
gmem_addr             (getelementptr    ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
gmem_addr_read        (read             ) [ 0101]
empty_30              (trunc            ) [ 0101]
switch_ln0            (switch           ) [ 0000]
next_urem             (add              ) [ 0000]
empty_28              (icmp             ) [ 0000]
idx_urem              (select           ) [ 0000]
store_ln0             (store            ) [ 0000]
phi_mul_load          (load             ) [ 0000]
empty_29              (bitcast          ) [ 0000]
next_mul              (add              ) [ 0000]
tmp                   (partselect       ) [ 0000]
p_cast50              (zext             ) [ 0000]
buff_addr             (getelementptr    ) [ 0000]
buff_1_addr           (getelementptr    ) [ 0000]
buff_2_addr           (getelementptr    ) [ 0000]
buff_3_addr           (getelementptr    ) [ 0000]
buff_4_addr           (getelementptr    ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln31            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buff_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_urem_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="loop_index3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln31_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="0" index="1" bw="62" slack="0"/>
<pin id="91" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="gmem_addr_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buff_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_addr/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buff_1_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_1_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buff_2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_2_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buff_3_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_3_addr/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buff_4_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_4_addr/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln31_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln31_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln31_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="7" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln31_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln31_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln31_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="62" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="20" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="loop_index3_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index3_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond296_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond296/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln0_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="phi_urem_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="gmem_addr_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="62" slack="1"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="empty_30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="next_urem_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_28_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_28/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="idx_urem_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln0_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="0" index="1" bw="10" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="phi_mul_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="20" slack="2"/>
<pin id="243" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="empty_29_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="next_mul_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="0"/>
<pin id="254" dir="0" index="1" bw="12" slack="0"/>
<pin id="255" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="20" slack="0"/>
<pin id="261" dir="0" index="2" bw="5" slack="0"/>
<pin id="262" dir="0" index="3" bw="6" slack="0"/>
<pin id="263" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_cast50_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast50/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln0_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="20" slack="0"/>
<pin id="279" dir="0" index="1" bw="20" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="phi_urem_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="289" class="1005" name="phi_mul_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="20" slack="0"/>
<pin id="291" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="296" class="1005" name="loop_index3_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="loop_index3 "/>
</bind>
</comp>

<comp id="303" class="1005" name="sext_ln31_cast_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_cast "/>
</bind>
</comp>

<comp id="308" class="1005" name="exitcond296_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond296 "/>
</bind>
</comp>

<comp id="312" class="1005" name="gmem_addr_read_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="empty_30_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="1"/>
<pin id="319" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_30 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="54" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="120" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="113" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="106" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="99" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="127" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="36" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="190"><net_src comp="183" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="40" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="206" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="215"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="203" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="216" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="256"><net_src comp="241" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="241" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="266"><net_src comp="70" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="271"><net_src comp="258" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="276"><net_src comp="268" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="281"><net_src comp="252" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="76" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="292"><net_src comp="80" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="299"><net_src comp="84" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="302"><net_src comp="296" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="306"><net_src comp="164" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="311"><net_src comp="186" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="94" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="320"><net_src comp="212" pin="1"/><net_sink comp="317" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buff | {3 }
	Port: buff_1 | {3 }
	Port: buff_2 | {3 }
	Port: buff_3 | {3 }
	Port: buff_4 | {3 }
 - Input state : 
	Port: dma_master_test_Pipeline_2 : gmem | {2 }
	Port: dma_master_test_Pipeline_2 : sext_ln31 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index3_load : 1
		exitcond296 : 2
		empty : 2
		br_ln0 : 3
		store_ln0 : 3
	State 2
		gmem_addr_read : 1
		empty_30 : 1
		switch_ln0 : 2
		next_urem : 1
		empty_28 : 2
		idx_urem : 3
		store_ln0 : 4
	State 3
		next_mul : 1
		tmp : 1
		p_cast50 : 2
		buff_addr : 3
		buff_1_addr : 3
		buff_2_addr : 3
		buff_3_addr : 3
		buff_4_addr : 3
		store_ln31 : 4
		store_ln31 : 4
		store_ln31 : 4
		store_ln31 : 4
		store_ln31 : 4
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |        empty_fu_192       |    0    |    13   |
|    add   |      next_urem_fu_216     |    0    |    13   |
|          |      next_mul_fu_252      |    0    |    27   |
|----------|---------------------------|---------|---------|
|   icmp   |     exitcond296_fu_186    |    0    |    11   |
|          |      empty_28_fu_222      |    0    |    11   |
|----------|---------------------------|---------|---------|
|  select  |      idx_urem_fu_228      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln31_read_read_fu_88 |    0    |    0    |
|          | gmem_addr_read_read_fu_94 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |   sext_ln31_cast_fu_164   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |      empty_30_fu_212      |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_258        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      p_cast50_fu_268      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    85   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   empty_30_reg_317   |    3   |
|  exitcond296_reg_308 |    1   |
|gmem_addr_read_reg_312|   32   |
|  loop_index3_reg_296 |   10   |
|    phi_mul_reg_289   |   20   |
|   phi_urem_reg_282   |   10   |
|sext_ln31_cast_reg_303|   64   |
+----------------------+--------+
|         Total        |   140  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   85   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   140  |    -   |
+-----------+--------+--------+
|   Total   |   140  |   85   |
+-----------+--------+--------+
