
---------- Begin Simulation Statistics ----------
final_tick                                22977254375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    203                       # Simulator instruction rate (inst/s)
host_mem_usage                                8511128                       # Number of bytes of host memory used
host_op_rate                                      208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35967.69                       # Real time elapsed on the host
host_tick_rate                                 536575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7291920                       # Number of instructions simulated
sim_ops                                       7492739                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019299                       # Number of seconds simulated
sim_ticks                                 19299379375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.221926                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  231913                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243550                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4938                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            245193                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3678                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4407                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              729                       # Number of indirect misses.
system.cpu.branchPred.lookups                  278304                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12384                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          735                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1681024                       # Number of instructions committed
system.cpu.committedOps                       1716224                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.138150                       # CPI: cycles per instruction
system.cpu.discardedOps                         11934                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             961643                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82001                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           428806                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1770333                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318659                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      342                       # number of quiesce instructions executed
system.cpu.numCycles                          5275306                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       342                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1186100     69.11%     69.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1030      0.06%     69.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84918      4.95%     74.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                444176     25.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1716224                       # Class of committed instruction
system.cpu.quiesceCycles                     25603701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3504973                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          977                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3958                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395723                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              137894                       # Transaction distribution
system.membus.trans_dist::ReadResp             141880                       # Transaction distribution
system.membus.trans_dist::WriteReq              59798                       # Transaction distribution
system.membus.trans_dist::WriteResp             59798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          208                       # Transaction distribution
system.membus.trans_dist::WriteClean               23                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3707                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              145                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           241                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       193834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        193834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11027                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       388783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       396558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 795253                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       239680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       239680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        37824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        50924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12695496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589577                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041088                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  588580     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     997      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589577                       # Request fanout histogram
system.membus.reqLayer6.occupancy           958058136                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7885499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10639218                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1519000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6430200                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          819803305                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19457000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       951512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15133032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1562219125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1307222249                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    787564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3395757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5093635                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6791514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15280906                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6791514                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5093635                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11885149                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3395757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11885149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11885149                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27166055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2546818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11885149                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2546818                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16978784                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5093635                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1751352                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6844987                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2546818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16978784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4298169                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23823771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        56320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        56320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       387668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       230974                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       230974    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       230974                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    509602250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743871000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787604                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1639572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       237616                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1953788838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13583027                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33957569                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2001329434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44144839                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40809810                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84954649                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1997933677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54392837                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33957569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2086284083                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       282624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2494464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3395757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23770298                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    825168918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    162996330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1015331303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    458427177                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468614447                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927041624                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3395757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23770298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1283596095                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    631610777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1942372927                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10081982                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       848939                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10930921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4244696                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3395757                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7640453                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14326678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4244696                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18571374                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13161874                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3395757                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16557631                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3395757                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6791514                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10187271                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16557631                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6791514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3395757                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26744901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       239744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       241408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       239744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       239744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3746                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3772                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12422368                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86220                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12508589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12422368                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12422368                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12422368                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86220                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12508589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8388608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8823452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3145728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3619264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        49152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56551                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3395757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13643755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    434656879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2546818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1751352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1193821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457188380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         766035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13583027                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       848939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    162996330                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6791514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2546818                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187532663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         766035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3395757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27226782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       848939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    597653208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9338331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4298169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1193821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644721043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              253554                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      137874                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4448632465                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  688160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8061472465                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32322.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58572.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128317                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137872                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    154                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.884422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.489423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.786897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          410      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          339      2.55%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185      1.39%      7.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.23%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          321      2.41%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.29%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          147      1.10%     13.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          248      1.86%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11321     85.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     614.535714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1368.448937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           170     75.89%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.45%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.89%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.04%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.45%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.79%     87.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.45%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      4.46%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.45%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     252.504464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     71.080252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    398.103036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     58.04%     58.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      8.48%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      4.46%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.23%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.89%     74.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.89%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.34%     76.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.34%     78.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.45%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.45%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.45%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     19.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8808448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3619904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8823452                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3619264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19299319375                       # Total gap between requests
system.mem_ctrls.avgGap                      99263.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8375360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3144640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3342698.163836679887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13643754.800793949515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 433970431.756435632706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2497075.116437519901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1751351.654539927142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1180556.097545494093                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 855571.553839150234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13583027.459399843588                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 848939.216212490224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 162939954.642971515656                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6791513.729699921794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2546817.648637470324                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       131072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          360                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          231                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        49152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59222200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240036600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7670122540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43398730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31573970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17118425                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34678077570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5960969250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  38786415250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303013854625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3412831500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1165383625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57834.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58261.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56508.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59573.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47551.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 150121547.92                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1455314.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 151509434.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6164832.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1666421.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1517426.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15731680070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1043910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2525182305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     46790796.418129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    223914248.057196                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          342    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       222000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6974802000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16002452375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       789393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           789393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       789393                       # number of overall hits
system.cpu.icache.overall_hits::total          789393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3746                       # number of overall misses
system.cpu.icache.overall_misses::total          3746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163882500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163882500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163882500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163882500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       793139                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       793139                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       793139                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       793139                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004723                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004723                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004723                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004723                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43748.665243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43748.665243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43748.665243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43748.665243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158108125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158108125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158108125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158108125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004723                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004723                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42207.187667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42207.187667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42207.187667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42207.187667                       # average overall mshr miss latency
system.cpu.icache.replacements                   3536                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       789393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          789393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163882500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163882500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       793139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       793139                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43748.665243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43748.665243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158108125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158108125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42207.187667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42207.187667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.573562                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1497514                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3536                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            423.505090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.573562                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          418                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1590023                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1590023                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       139457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           139457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       139457                       # number of overall hits
system.cpu.dcache.overall_hits::total          139457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          515                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            515                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          515                       # number of overall misses
system.cpu.dcache.overall_misses::total           515                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40876000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40876000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139972                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139972                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139972                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139972                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79370.873786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79370.873786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79370.873786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79370.873786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.dcache.writebacks::total               208                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          386                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     29946875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     29946875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     29946875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     29946875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8275625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8275625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002758                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002758                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002758                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002758                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77582.577720                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77582.577720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77582.577720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77582.577720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2145.055728                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2145.055728                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    379                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86893                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19593375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19593375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77751.488095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77751.488095                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18485750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18485750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8275625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8275625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76704.356846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76704.356846                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.960526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.960526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21282625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21282625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80922.528517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80922.528517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11461125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11461125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79042.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79042.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2012629375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2012629375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10383.262869                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10383.262869                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57846                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57846                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       135988                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       135988                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1961756011                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1961756011                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14425.949429                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14425.949429                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.391241                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7231                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.987562                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.391241                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2110946                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2110946                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22977254375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                22977445625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    203                       # Simulator instruction rate (inst/s)
host_mem_usage                                8511128                       # Number of bytes of host memory used
host_op_rate                                      208                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 35967.83                       # Real time elapsed on the host
host_tick_rate                                 536579                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7291929                       # Number of instructions simulated
sim_ops                                       7492754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019300                       # Number of seconds simulated
sim_ticks                                 19299570625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.221163                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  231914                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               243553                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                473                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4940                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            245194                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3678                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4407                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              729                       # Number of indirect misses.
system.cpu.branchPred.lookups                  278311                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12387                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          735                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1681033                       # Number of instructions committed
system.cpu.committedOps                       1716239                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.138316                       # CPI: cycles per instruction
system.cpu.discardedOps                         11939                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             961659                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             82002                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           428808                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1770582                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.318642                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      342                       # number of quiesce instructions executed
system.cpu.numCycles                          5275612                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       342                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1186108     69.11%     69.11% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1030      0.06%     69.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.17% # Class of committed instruction
system.cpu.op_class_0::MemRead                  84924      4.95%     74.12% # Class of committed instruction
system.cpu.op_class_0::MemWrite                444176     25.88%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1716239                       # Class of committed instruction
system.cpu.quiesceCycles                     25603701                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3505030                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          977                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        395728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              137894                       # Transaction distribution
system.membus.trans_dist::ReadResp             141883                       # Transaction distribution
system.membus.trans_dist::WriteReq              59798                       # Transaction distribution
system.membus.trans_dist::WriteResp             59798                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          210                       # Transaction distribution
system.membus.trans_dist::WriteClean               23                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3708                       # Transaction distribution
system.membus.trans_dist::ReadExReq               145                       # Transaction distribution
system.membus.trans_dist::ReadExResp              145                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3746                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           243                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       193834                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        193834                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        11029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11029                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       388789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6196                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       396564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       387668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 795261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       239744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       239744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        38080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8396                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        51180                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12695816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            589579                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001691                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041087                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  588582     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     997      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              589579                       # Request fanout histogram
system.membus.reqLayer6.occupancy           958072136                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7885499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            10640593                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1519000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6441700                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          819803305                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              4.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           19462000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155136                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       320620                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       320620                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2604                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        65632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       761856                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       802816                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       951512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2970                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4092                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1049748                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1574036                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     12189696                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     12845056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15133032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1562219125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              8.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1307222249                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    787564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          4.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3395723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5093585                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      6791446                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     15280754                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6791446                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5093585                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     11885031                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3395723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     11885031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     11885031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     27165786                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2546792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     11885031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2546792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       16978616                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5093585                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1751334                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       6844919                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2546792                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     16978616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4298127                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      23823535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       137514                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        56320                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        56320                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        16432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       360448                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       387668                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       525460                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     11534336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     12404892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       230974                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       230974    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       230974                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    509602250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          2.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    743871000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     37706912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     38624416                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       851968                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       787604                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1639572                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      9426728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      9455400                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       212992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        24624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       237616                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1953769477                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     13582893                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     33957232                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2001309602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     44144402                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40809405                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84953807                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1997913878                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     54392298                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     33957232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2086263409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     15925248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      3145728                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19595264                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8847360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3981312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        98304                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4096000                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2211840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       282624                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2494464                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      3395723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     23770063                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    825160741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    162994714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1015321241                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    458422634                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    468609804                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    927032438                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      3395723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     23770063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1283583375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    631604518                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   1942353679                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     10081882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma       848931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     10930813                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      4244654                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      3395723                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total      7640377                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     14326536                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      4244654                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     18571190                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     13161744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      3395723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     16557467                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      3395723                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma      6791446                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     10187170                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     16557467                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma      6791446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      3395723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     26744636                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       239744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       241408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       239744                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       239744                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3746                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3772                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12422245                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        86220                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       12508465                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12422245                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12422245                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12422245                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        86220                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      12508465                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       263316                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      8388608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8823580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      3145728                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3619392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         4120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       131072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              137876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          233                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        49152                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56553                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      3395723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     13643620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    434652571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2546792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1751334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1200441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457190482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         772660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     13582893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma       848931                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    162994714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      6791446                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2546792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187537436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         772660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      3395723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     27226512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma       848931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    597647286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      9338239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4298127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1200441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644727919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       233.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      8216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    180017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2801.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006468794500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          224                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          224                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              253560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      137876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56553                       # Number of write requests accepted
system.mem_ctrls.readBursts                    137876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56553                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3539                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4448632465                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  688170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8061524965                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32322.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58572.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        77                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   128319                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   52568                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                137874                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56553                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  120980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    154                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        13307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    933.884422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   847.489423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   244.786897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          410      3.08%      3.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          339      2.55%      5.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185      1.39%      7.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          164      1.23%      8.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          321      2.41%     10.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          172      1.29%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          147      1.10%     13.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          248      1.86%     14.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11321     85.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13307                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     614.535714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1368.448937                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           170     75.89%     75.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.45%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.89%     77.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      8.04%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.45%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.45%     86.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      1.79%     87.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.45%     88.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      4.46%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.45%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           224                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          224                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     252.504464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     71.080252                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    398.103036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     58.04%     58.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      8.48%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            10      4.46%     70.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            5      2.23%     73.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.89%     74.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.89%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.45%     75.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      1.34%     76.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      1.34%     78.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.45%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.45%     79.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.45%     79.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.45%     79.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            1      0.45%     80.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           44     19.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           224                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8808576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3619904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8823580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3619392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19299686875                       # Total gap between requests
system.mem_ctrls.avgGap                      99263.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       263316                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      8375360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        22912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16512                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      3144640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 3342665.039212497883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 13643619.597366040573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 433966131.306094765663                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2497050.371554573998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1751334.299438591581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1187176.670672692591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 855563.075512722600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 13582892.857752371579                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 848930.803609523224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 162938339.981851279736                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 6791446.428876185790                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2546792.410828569904                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         4120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       131072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          233                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        49152                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     59222200                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    240036600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   7670122540                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43398730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     31573970                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     17170925                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34678077570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5960969250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma  38786415250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 303013854625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3412831500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   1165383625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57834.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58261.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58518.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56508.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59573.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47433.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 148832950.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1455314.76                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma 151509434.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   6164832.65                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1666421.63                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1517426.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15731680070                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1043910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2525373555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 684                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     46790796.418129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    223914248.057196                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          342    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       222000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545301125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             342                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6974993250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16002452375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       789407                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           789407                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       789407                       # number of overall hits
system.cpu.icache.overall_hits::total          789407                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3746                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3746                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3746                       # number of overall misses
system.cpu.icache.overall_misses::total          3746                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163926250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163926250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163926250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163926250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       793153                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       793153                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       793153                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       793153                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004723                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004723                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004723                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004723                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43760.344367                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43760.344367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43760.344367                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43760.344367                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3746                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3746                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3746                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3746                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158150250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158150250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158150250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158150250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004723                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004723                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42218.432995                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42218.432995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42218.432995                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42218.432995                       # average overall mshr miss latency
system.cpu.icache.replacements                   3537                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       789407                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          789407                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3746                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3746                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163926250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163926250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       793153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       793153                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004723                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43760.344367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43760.344367                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3746                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158150250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158150250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004723                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42218.432995                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42218.432995                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.573616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2407126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3978                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            605.109603                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.573616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1590052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1590052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       139462                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           139462                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       139462                       # number of overall hits
system.cpu.dcache.overall_hits::total          139462                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          517                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            517                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          517                       # number of overall misses
system.cpu.dcache.overall_misses::total           517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     40996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     40996000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     40996000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     40996000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       139979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       139979                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       139979                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       139979                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79295.938104                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79295.938104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79295.938104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79295.938104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          210                       # number of writebacks
system.cpu.dcache.writebacks::total               210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          129                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3858                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     30064125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     30064125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     30064125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     30064125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8275625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8275625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002772                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002772                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002772                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002772                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77484.858247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77484.858247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77484.858247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77484.858247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2145.055728                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2145.055728                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    381                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        86898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           86898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19713375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19713375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        87152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        87152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002914                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77611.712598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77611.712598                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          380                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18603000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8275625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8275625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76555.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76555.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.960526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.960526                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          52564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          263                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     21282625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21282625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        52827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        52827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004979                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80922.528517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80922.528517                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          118                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3478                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11461125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11461125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002745                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79042.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79042.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       193834                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2012629375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2012629375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10383.262869                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10383.262869                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        57846                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        57846                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       135988                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       135988                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1961756011                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1961756011                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14425.949429                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14425.949429                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.391217                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              143722                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.691111                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.391217                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973420                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          459                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2110976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2110976                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22977445625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
