// Seed: 212092583
module module_0;
  assign module_2.type_19 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    input wor id_3,
    input wand id_4,
    input supply1 id_5
);
  supply1 id_7, id_8;
  id_9 :
  assert property (@(posedge 1) (1 ? id_1 != id_7 - 1 : 1 | id_9++))
  else $display;
  wire id_10;
  wand id_11;
  id_12 :
  assert property (@(posedge 1) 1)
  else $display;
  wire id_13;
  assign id_11 = 1;
  wire id_14;
  module_0 modCall_1 ();
endmodule
