<root><simulation><result_generated_time />2023-05-17 19:57:26<layer><layer_spec />{'B': 1, 'K': 32, 'C': 3, 'OY': 150, 'OX': 150, 'IY': 301, 'IX': 301, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />19440000<total_data_size_element />{'W': 864, 'I': 271803, 'O': 720000}<total_data_reuse />{'W': 22500, 'I': 71.52238937760069, 'O': 27}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'OY_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [3, 1, 1], 'I': [900, 1, 1], 'O': [300, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 10)], [('OY', 30)]], [[('C', 3)], []], [], []]<I />[[], [[('C', 3), ('OY', 10)], [('OY', 30)]], [], []]<O />[[[('C', 3)], []], [[('OY', 10)], [('OY', 30)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 4), ('FY', 3), ('OX', 6)], [('FX', 3), ('K', 4), ('OX', 5), ('OX', 5)], []]<I />[[('K', 2), ('K', 4), ('FY', 3), ('OX', 6), ('FX', 3), ('K', 4)], [('OX', 5), ('OX', 5)], []]<O />[[('K', 2), ('K', 4), ('FY', 3), ('OX', 6), ('FX', 3)], [('K', 4), ('OX', 5), ('OX', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [300.0, 6, 25, 1], 'I': [1.0, 71.64, 1.0, 1.0], 'O': [3.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [192, 6912, 6912], 'I': [312, 4341624, 4341624], 'O': [384, 11520000, 11520000], 'O_partial': [384, 0, 0], 'O_final': [0, 11520000, 11520000]}<actual_mem_utilization_individual />{'W': [0.38, 0.0, 0.0], 'I': [0.61, 0.13, 0.0], 'O': [0.75, 0.34, 0.0]}<actual_mem_utilization_shared />{'W': [0.38, 0.47, 0.0], 'I': [0.61, 0.47, 0.0], 'O': [0.75, 0.47, 0.0]}<effective_mem_size_bit />{'W': [192, 6912, 6912], 'I': [312, 4341624, 4341624], 'O': [384, 2880000, 11520000], 'O_partial': [384, 0, 0], 'O_final': [0, 2880000, 11520000]}<total_unit_count />{'W': [900, 3, 1, 1], 'I': [900, 900, 1, 1], 'O': [900, 300, 1, 1]}<unique_unit_count />{'W': [3, 3, 1, 1], 'I': [900, 900, 1, 1], 'O': [300, 300, 1, 1]}<duplicate_unit_count />{'W': [300.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [3.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[129600, 21600], [21600, 864], [864, 0]]<I />[[2434043, 271803], [271803, 271803], [271803, 0]]<O />[[(5760000, 6480000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(5760000, 6480000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[16200, 2700], [338, 14], [3, 0]]<I />[[304255, 33975], [4247, 4247], [1062, 0]]<O />[[(720000, 810000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([720000, 810000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />19440000<idle />2678400</mac_count></basic_info><energy><total_energy />42638721.0<mem_energy_breakdown><W />[6.4, 36.8, 4.5]<I />[114.6, 841.7, 1414.1]<O />[567.5, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />42495840.0<idle_MAC />133920.0<total />42629760.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.6185<utilization_without_data_loading />0.7178<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.7037<mac_utilize_temporal_without_data_loading />0.8167</mac_array_utilization><latency><latency_cycle_with_data_loading />61393<latency_cycle_without_data_loading />52896<ideal_computing_cycle />43200<data_loading><load_cycle_total />8497<load_cycle_individual />{'W': [3, 14, 0], 'I': [549, 8480, 0]}<load_cycle_combined />{'W': 14, 'I': 8480}</data_loading><mem_stalling><mem_stall_cycle_total />9696<mem_stall_cycle_individual />{'W': [[-43199], [-42159, -42757], [-43200, -43200]], 'I': [[-43199], [-3336, 9696], [-43200, -43200]], 'O': [[-43200], [-13800, 8100], [-20700, -37575]]}<mem_stall_cycle_shared />{'W': [[-43199], [-42159, 9696], [0, 0]], 'I': [[-43199], [-3336, 9696], [0, 0]], 'O': [[-43200], [-13800, 8100], [-20700, -37575]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [192, 6912, 6912], 'I': [312, 4341624, 4341624], 'O': [384, 11520000, 11520000], 'O_partial': [384, 0, 0], 'O_final': [0, 11520000, 11520000]}<data_size_each_level_total />{'W': [576, 6912, 6912], 'I': [280800, 4341624, 4341624], 'O': [115200, 11520000, 11520000]}<loop_cycles_each_level />{'W': [144, 43200, 43200], 'I': [1728, 43200, 43200], 'O': [432, 43200, 43200]}<top_ir_loop_size />{'W': [6, 25, 1], 'I': [12, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.3], [4.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 0.2], [162.5, 100.5], [100.5, 100.5]], 'O': [[8.0, 0.9], [266.7, 266.7], [266.7, 266.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [24.0, 4.0], [4.0, 0.2]], 'I': [[8.0, 2.2], [1950.0, 100.5], [100.5, 100.5]], 'O': [[8.0, 2.7], [800.0, 266.7], [266.7, 266.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.3], [4.0, 0.2], [0.2, 0]], 'I': [[8.0, 2.2], [1950.0, 100.5], [100.5, 0]], 'O': [[8.0, 2.7], [800.0, 266.7], [266.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.3], [2220.7, 900.7], [100.7, 266.7]], 'I': [[8.0, 2.2], [2220.7, 900.7], [100.7, 266.7]], 'O': [[8.0, 2.7], [2220.7, 900.7], [100.7, 266.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 43200], [144, 144, 300], [43200, 43200, 1]], 'I': [[1, 1, 43200], [144, 1728, 25], [43200, 43200, 1]], 'O': [[1, 1, 43200], [144, 432, 100], [43200, 43200, 1]]}<trans_time_real />{'W': [[0, 1, 43200], [[3, 144, 300], [1, 144, 300]], [[14, 43200, 1], [3, 43200, 1]]], 'I': [[0, 1, 43200], [[5, 1728, 25], [548, 1728, 25]], [[8480, 43200, 1], [2120, 43200, 1]]], 'O': [[0, 1, 43200], [[6, 432, 100], [225, 432, 100]], [[22500, 43200, 1], [5625, 43200, 1]]]}<single_stall_cycle />{'W': [[-1], [-141, -143], [-43186, -43197]], 'I': [[-1], [-139, 404], [-34720, -41080]], 'O': [[-1], [-138, 81], [-20700, -37575]]}<single_stall_count />{'W': [43199, 299, 0], 'I': [43199, 24, 0], 'O': [43200, 100, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [22500, 0]}, 1: {'W': [897, 0], 'I': [3456, 0], 'O': [14400, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-43200, -43200], [-20700, -43200]], 1: [[-38847, -43200], [-28800, -20700]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.1<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>