{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763742417297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763742417302 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 13:26:56 2025 " "Processing started: Fri Nov 21 13:26:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763742417302 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763742417302 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCL_Project -c LCL_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCL_Project -c LCL_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763742417304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763742417863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Segment_Display_7.v 1 1 " "Found 1 design units, including 1 entities, in source file Segment_Display_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Segment_Display_7 " "Found entity 1: Segment_Display_7" {  } { { "Segment_Display_7.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Segment_Display_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763742418570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763742418570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Freq_Div_1Hz.v 1 1 " "Found 1 design units, including 1 entities, in source file Freq_Div_1Hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_Div_1Hz " "Found entity 1: Freq_Div_1Hz" {  } { { "Freq_Div_1Hz.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Freq_Div_1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763742418577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763742418577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Time_Bomb.v 1 1 " "Found 1 design units, including 1 entities, in source file Time_Bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_Bomb " "Found entity 1: Time_Bomb" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763742418581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763742418581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Cronometer.v 1 1 " "Found 1 design units, including 1 entities, in source file Cronometer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cronometer " "Found entity 1: Cronometer" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Cronometer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763742418584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763742418584 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Time_Bomb " "Elaborating entity \"Time_Bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763742418985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_Div_1Hz Freq_Div_1Hz:INST_DIVISOR " "Elaborating entity \"Freq_Div_1Hz\" for hierarchy \"Freq_Div_1Hz:INST_DIVISOR\"" {  } { { "Time_Bomb.v" "INST_DIVISOR" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763742419197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Freq_Div_1Hz.v(15) " "Verilog HDL assignment warning at Freq_Div_1Hz.v(15): truncated value with size 32 to match size of target (26)" {  } { { "Freq_Div_1Hz.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Freq_Div_1Hz.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763742419200 "|Time_Bomb|Freq_Div_1Hz:INST_DIVISOR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cronometer Cronometer:INST_CRONOMETRO " "Elaborating entity \"Cronometer\" for hierarchy \"Cronometer:INST_CRONOMETRO\"" {  } { { "Time_Bomb.v" "INST_CRONOMETRO" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763742419228 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(37) " "Verilog HDL assignment warning at Cronometer.v(37): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Cronometer.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763742419230 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(43) " "Verilog HDL assignment warning at Cronometer.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Cronometer.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763742419231 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cronometer.v(49) " "Verilog HDL assignment warning at Cronometer.v(49): truncated value with size 32 to match size of target (4)" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Cronometer.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763742419231 "|Time_Bomb|Cronometer:INST_CRONOMETRO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Segment_Display_7 Segment_Display_7:DISP_MIN " "Elaborating entity \"Segment_Display_7\" for hierarchy \"Segment_Display_7:DISP_MIN\"" {  } { { "Time_Bomb.v" "DISP_MIN" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763742419249 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Cronometer.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Cronometer.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763742420679 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763742420680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763742420747 "|Time_Bomb|HEX0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763742420747 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763742421552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763742421552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763742422672 "|Time_Bomb|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763742422672 "|Time_Bomb|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763742422672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763742422673 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763742422673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763742422673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763742422673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763742422694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 13:27:02 2025 " "Processing ended: Fri Nov 21 13:27:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763742422694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763742422694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763742422694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763742422694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763742429353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763742429356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 13:27:08 2025 " "Processing started: Fri Nov 21 13:27:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763742429356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1763742429356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LCL_Project -c LCL_Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LCL_Project -c LCL_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1763742429358 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1763742429976 ""}
{ "Info" "0" "" "Project  = LCL_Project" {  } {  } 0 0 "Project  = LCL_Project" 0 0 "Fitter" 0 0 1763742429982 ""}
{ "Info" "0" "" "Revision = LCL_Project" {  } {  } 0 0 "Revision = LCL_Project" 0 0 "Fitter" 0 0 1763742429983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1763742430356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LCL_Project EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LCL_Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1763742430369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763742430501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1763742430502 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1763742431860 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1763742431960 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763742434097 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1763742434097 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1763742434097 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763742434122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763742434122 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1763742434122 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1763742434122 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "33 33 " "No exact pin location assignment(s) for 33 pins of 33 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[2\] " "Pin KEY\[2\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[2] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[3\] " "Pin KEY\[3\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[3] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[0] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[2] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[3] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[4] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[5] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX3[6] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 4 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[0] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[2] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[3] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[4] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[5] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX2[6] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 5 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[0] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[2] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[3] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[4] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[5] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX1[6] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 6 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[0] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[2] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[3] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[4] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[5] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { HEX0[6] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 8 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 2 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[1\] " "Pin KEY\[1\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1763742434473 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1763742434473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCL_Project.sdc " "Synopsys Design Constraints File file not found: 'LCL_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1763742435944 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1763742436005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1763742436029 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763742436215 ""}  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 2 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763742436215 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[1\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node KEY\[1\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1763742436216 ""}  } { { "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/daniel/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "Time_Bomb.v" "" { Text "/home/daniel/LCL/Projeto_LCL/Time_Bomb.v" 3 0 0 } } { "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/daniel/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1763742436216 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1763742436755 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763742436757 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1763742436759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763742436764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1763742436766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1763742436767 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1763742436767 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1763742436768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1763742436769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1763742436771 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1763742436771 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 3 28 0 " "Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 3 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1763742436777 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1763742436777 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1763742436777 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1763742436782 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1763742436782 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1763742436782 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763742436950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1763742443970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763742444292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1763742444409 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1763742446288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763742446289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1763742446445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y24 X65_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36" {  } { { "loc" "" { Generic "/home/daniel/LCL/Projeto_LCL/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y24 to location X65_Y36"} 55 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1763742448928 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1763742448928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763742449409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1763742449416 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1763742449416 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1763742449460 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763742449497 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1763742449513 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1763742449513 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763742449951 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1763742449980 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1763742450274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1763742451244 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1763742451932 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/daniel/LCL/Projeto_LCL/output_files/LCL_Project.fit.smsg " "Generated suppressed messages file /home/daniel/LCL/Projeto_LCL/output_files/LCL_Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1763742452684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763742453351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 13:27:33 2025 " "Processing ended: Fri Nov 21 13:27:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763742453351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763742453351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763742453351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1763742453351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1763742464149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763742464154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 13:27:43 2025 " "Processing started: Fri Nov 21 13:27:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763742464154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1763742464154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LCL_Project -c LCL_Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LCL_Project -c LCL_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1763742464156 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1763742468099 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1763742468352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763742469979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 13:27:49 2025 " "Processing ended: Fri Nov 21 13:27:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763742469979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763742469979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763742469979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1763742469979 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1763742470256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1763742476260 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763742476263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 21 13:27:55 2025 " "Processing started: Fri Nov 21 13:27:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763742476263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763742476263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LCL_Project -c LCL_Project " "Command: quartus_sta LCL_Project -c LCL_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763742476266 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1763742476442 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763742476932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1763742477096 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1763742477096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LCL_Project.sdc " "Synopsys Design Constraints File file not found: 'LCL_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1763742477435 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1763742477436 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477441 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477441 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1763742477466 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1763742477488 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1763742477504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.947 " "Worst-case setup slack is -2.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.947       -71.525 CLOCK_50  " "   -2.947       -71.525 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763742477521 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763742477524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -42.380 CLOCK_50  " "   -1.380       -42.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477529 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1763742477788 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1763742477792 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1763742477841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.888 " "Worst-case setup slack is -0.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.888       -14.490 CLOCK_50  " "   -0.888       -14.490 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763742477859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1763742477863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -42.380 CLOCK_50  " "   -1.380       -42.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1763742477872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1763742477872 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1763742477938 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763742478006 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1763742478007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763742478129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 21 13:27:58 2025 " "Processing ended: Fri Nov 21 13:27:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763742478129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763742478129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763742478129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763742478129 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763742478537 ""}
