
Commutation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009df8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08009f98  08009f98  00019f98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a324  0800a324  0002026c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a324  0800a324  0001a324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a32c  0800a32c  0002026c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a32c  0800a32c  0001a32c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a330  0800a330  0001a330  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000026c  20000000  0800a334  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005b8  2000026c  0800a5a0  0002026c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000824  0800a5a0  00020824  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002029c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010d5a  00000000  00000000  000202df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c3e  00000000  00000000  00031039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001038  00000000  00000000  00033c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c98  00000000  00000000  00034cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001993c  00000000  00000000  00035948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000150c7  00000000  00000000  0004f284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009bdbe  00000000  00000000  0006434b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005354  00000000  00000000  0010010c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000082  00000000  00000000  00105460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000026c 	.word	0x2000026c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009f80 	.word	0x08009f80

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000270 	.word	0x20000270
 80001dc:	08009f80 	.word	0x08009f80

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <PrepareCommutation>:
uint8_t StopSequence(void);
uint8_t ChangePWM (void);

/* Private function ----------------------------------------------------------*/

uint8_t PrepareCommutation (char Direction) {
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]

	// Read IDR for Hall Sensor status
	uint16_t Hall = (GPIOA->IDR & 0b111) - 1 + 6 * Direction;
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <PrepareCommutation+0x7c>)
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	b29b      	uxth	r3, r3
 8000f64:	f003 0307 	and.w	r3, r3, #7
 8000f68:	b29a      	uxth	r2, r3
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	4619      	mov	r1, r3
 8000f70:	0049      	lsls	r1, r1, #1
 8000f72:	440b      	add	r3, r1
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	b29b      	uxth	r3, r3
 8000f78:	4413      	add	r3, r2
 8000f7a:	b29b      	uxth	r3, r3
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	81fb      	strh	r3, [r7, #14]

	// Set Registers to required values
	TIM1->CCER  = Commutation[Hall][0];
 8000f80:	89fa      	ldrh	r2, [r7, #14]
 8000f82:	4914      	ldr	r1, [pc, #80]	; (8000fd4 <PrepareCommutation+0x80>)
 8000f84:	4613      	mov	r3, r2
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	4413      	add	r3, r2
 8000f8a:	005b      	lsls	r3, r3, #1
 8000f8c:	440b      	add	r3, r1
 8000f8e:	881a      	ldrh	r2, [r3, #0]
 8000f90:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <PrepareCommutation+0x84>)
 8000f92:	621a      	str	r2, [r3, #32]
	TIM1->CCMR1 = Commutation[Hall][2];
 8000f94:	89fa      	ldrh	r2, [r7, #14]
 8000f96:	490f      	ldr	r1, [pc, #60]	; (8000fd4 <PrepareCommutation+0x80>)
 8000f98:	4613      	mov	r3, r2
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	4413      	add	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	440b      	add	r3, r1
 8000fa2:	3304      	adds	r3, #4
 8000fa4:	881a      	ldrh	r2, [r3, #0]
 8000fa6:	4b0c      	ldr	r3, [pc, #48]	; (8000fd8 <PrepareCommutation+0x84>)
 8000fa8:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2 = Commutation[Hall][1];
 8000faa:	89fa      	ldrh	r2, [r7, #14]
 8000fac:	4909      	ldr	r1, [pc, #36]	; (8000fd4 <PrepareCommutation+0x80>)
 8000fae:	4613      	mov	r3, r2
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	4413      	add	r3, r2
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	440b      	add	r3, r1
 8000fb8:	3302      	adds	r3, #2
 8000fba:	881a      	ldrh	r2, [r3, #0]
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <PrepareCommutation+0x84>)
 8000fbe:	61da      	str	r2, [r3, #28]

	return HAL_OK;
 8000fc0:	2300      	movs	r3, #0

}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3714      	adds	r7, #20
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop
 8000fd0:	40020000 	.word	0x40020000
 8000fd4:	20000000 	.word	0x20000000
 8000fd8:	40010000 	.word	0x40010000

08000fdc <StartupSequence>:

uint8_t StartupSequence (char Direction) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]

	// Initialize some variables
	Fapb1tclk = HAL_RCC_GetPCLK1Freq() * 2;
 8000fe6:	f004 fd19 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8000fea:	4603      	mov	r3, r0
 8000fec:	005b      	lsls	r3, r3, #1
 8000fee:	4a53      	ldr	r2, [pc, #332]	; (800113c <StartupSequence+0x160>)
 8000ff0:	6013      	str	r3, [r2, #0]
	Fapb2tclk = HAL_RCC_GetPCLK2Freq() * 2;
 8000ff2:	f004 fd27 	bl	8005a44 <HAL_RCC_GetPCLK2Freq>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	4a51      	ldr	r2, [pc, #324]	; (8001140 <StartupSequence+0x164>)
 8000ffc:	6013      	str	r3, [r2, #0]
	RPMConst = (Fapb2tclk / (TIM9->PSC + 1)) * 2;
 8000ffe:	4b50      	ldr	r3, [pc, #320]	; (8001140 <StartupSequence+0x164>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	4b50      	ldr	r3, [pc, #320]	; (8001144 <StartupSequence+0x168>)
 8001004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001006:	3301      	adds	r3, #1
 8001008:	fbb2 f3f3 	udiv	r3, r2, r3
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	4a4e      	ldr	r2, [pc, #312]	; (8001148 <StartupSequence+0x16c>)
 8001010:	6013      	str	r3, [r2, #0]

	// Set first commutation state according to Hall sensors
	if (PrepareCommutation (Direction + 6 * 2)) {
 8001012:	79fb      	ldrb	r3, [r7, #7]
 8001014:	330c      	adds	r3, #12
 8001016:	b2db      	uxtb	r3, r3
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff ff9b 	bl	8000f54 <PrepareCommutation>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <StartupSequence+0x4c>
		return HAL_ERROR;
 8001024:	2301      	movs	r3, #1
 8001026:	e084      	b.n	8001132 <StartupSequence+0x156>
	}

	// Start HallSensor timer
	HAL_TIMEx_HallSensor_Start (&htim2);
 8001028:	4848      	ldr	r0, [pc, #288]	; (800114c <StartupSequence+0x170>)
 800102a:	f006 f95f 	bl	80072ec <HAL_TIMEx_HallSensor_Start>

	// Start all PWM signals on TIM1
	HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_1);
 800102e:	2100      	movs	r1, #0
 8001030:	4847      	ldr	r0, [pc, #284]	; (8001150 <StartupSequence+0x174>)
 8001032:	f004 fe4b 	bl	8005ccc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_2);
 8001036:	2104      	movs	r1, #4
 8001038:	4845      	ldr	r0, [pc, #276]	; (8001150 <StartupSequence+0x174>)
 800103a:	f004 fe47 	bl	8005ccc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start (&htim1, TIM_CHANNEL_3);
 800103e:	2108      	movs	r1, #8
 8001040:	4843      	ldr	r0, [pc, #268]	; (8001150 <StartupSequence+0x174>)
 8001042:	f004 fe43 	bl	8005ccc <HAL_TIM_PWM_Start>

	// Disable all interrupts
	TIM1->DIER &= ~TIM_DIER_COMIE;	// Disable Commutation events in DIER register
 8001046:	4b43      	ldr	r3, [pc, #268]	; (8001154 <StartupSequence+0x178>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	4a42      	ldr	r2, [pc, #264]	; (8001154 <StartupSequence+0x178>)
 800104c:	f023 0320 	bic.w	r3, r3, #32
 8001050:	60d3      	str	r3, [r2, #12]
	TIM1->DIER &= ~TIM_DIER_BIE; 	// Disable break interrupt as this is shared with timer 9 interrupt
 8001052:	4b40      	ldr	r3, [pc, #256]	; (8001154 <StartupSequence+0x178>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	4a3f      	ldr	r2, [pc, #252]	; (8001154 <StartupSequence+0x178>)
 8001058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800105c:	60d3      	str	r3, [r2, #12]
	TIM2->DIER &= ~TIM_DIER_TIE; 	// Disable interrupt on timer 2
 800105e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001062:	68db      	ldr	r3, [r3, #12]
 8001064:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800106c:	60d3      	str	r3, [r2, #12]
	TIM9->DIER &= ~TIM_DIER_TIE; 	// Disable interrupt on timer 9
 800106e:	4b35      	ldr	r3, [pc, #212]	; (8001144 <StartupSequence+0x168>)
 8001070:	68db      	ldr	r3, [r3, #12]
 8001072:	4a34      	ldr	r2, [pc, #208]	; (8001144 <StartupSequence+0x168>)
 8001074:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001078:	60d3      	str	r3, [r2, #12]

	// Start Interrupts
	HAL_TIM_Base_Start_IT (&htim1);
 800107a:	4835      	ldr	r0, [pc, #212]	; (8001150 <StartupSequence+0x174>)
 800107c:	f004 fd46 	bl	8005b0c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT (&htim2);
 8001080:	4832      	ldr	r0, [pc, #200]	; (800114c <StartupSequence+0x170>)
 8001082:	f004 fd43 	bl	8005b0c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT (&htim9);
 8001086:	4834      	ldr	r0, [pc, #208]	; (8001158 <StartupSequence+0x17c>)
 8001088:	f004 fd40 	bl	8005b0c <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT (&htim9, TIM_CHANNEL_2);
 800108c:	2104      	movs	r1, #4
 800108e:	4832      	ldr	r0, [pc, #200]	; (8001158 <StartupSequence+0x17c>)
 8001090:	f004 ff80 	bl	8005f94 <HAL_TIM_IC_Start_IT>

	// Clear all interrupt triggers
	TIM1->SR &= ~TIM_SR_COMIF;		// Clear Commutation interrupt flag
 8001094:	4b2f      	ldr	r3, [pc, #188]	; (8001154 <StartupSequence+0x178>)
 8001096:	691b      	ldr	r3, [r3, #16]
 8001098:	4a2e      	ldr	r2, [pc, #184]	; (8001154 <StartupSequence+0x178>)
 800109a:	f023 0320 	bic.w	r3, r3, #32
 800109e:	6113      	str	r3, [r2, #16]
	TIM1->SR &= ~TIM_SR_BIF;		// Clear Break interrupt flag
 80010a0:	4b2c      	ldr	r3, [pc, #176]	; (8001154 <StartupSequence+0x178>)
 80010a2:	691b      	ldr	r3, [r3, #16]
 80010a4:	4a2b      	ldr	r2, [pc, #172]	; (8001154 <StartupSequence+0x178>)
 80010a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010aa:	6113      	str	r3, [r2, #16]
	TIM2->SR &= ~TIM_SR_TIF;		// Clear timer 2 interrupt flag
 80010ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010b0:	691b      	ldr	r3, [r3, #16]
 80010b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010ba:	6113      	str	r3, [r2, #16]
	TIM9->SR &= ~TIM_SR_TIF;		// Clear timer 9 interrupt flag
 80010bc:	4b21      	ldr	r3, [pc, #132]	; (8001144 <StartupSequence+0x168>)
 80010be:	691b      	ldr	r3, [r3, #16]
 80010c0:	4a20      	ldr	r2, [pc, #128]	; (8001144 <StartupSequence+0x168>)
 80010c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80010c6:	6113      	str	r3, [r2, #16]

	// Enable interrupts
	TIM1->DIER |= TIM_DIER_COMIE;	// Enable Commutation events in DIER register
 80010c8:	4b22      	ldr	r3, [pc, #136]	; (8001154 <StartupSequence+0x178>)
 80010ca:	68db      	ldr	r3, [r3, #12]
 80010cc:	4a21      	ldr	r2, [pc, #132]	; (8001154 <StartupSequence+0x178>)
 80010ce:	f043 0320 	orr.w	r3, r3, #32
 80010d2:	60d3      	str	r3, [r2, #12]
	TIM2->DIER |= TIM_DIER_TIE; 	// Enable interrupt on timer 2
 80010d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010e2:	60d3      	str	r3, [r2, #12]
	TIM9->DIER |= TIM_DIER_TIE; 	// Enable interrupt on timer 9
 80010e4:	4b17      	ldr	r3, [pc, #92]	; (8001144 <StartupSequence+0x168>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	4a16      	ldr	r2, [pc, #88]	; (8001144 <StartupSequence+0x168>)
 80010ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010ee:	60d3      	str	r3, [r2, #12]

	// Write some registers
	TIM1->CR2  |= TIM_CR2_CCPC; 	// Set CCPC in CR2 to preload CCxE, CCxNE and OCxM bits
 80010f0:	4b18      	ldr	r3, [pc, #96]	; (8001154 <StartupSequence+0x178>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	4a17      	ldr	r2, [pc, #92]	; (8001154 <StartupSequence+0x178>)
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	6053      	str	r3, [r2, #4]
	TIM1->BDTR &= ~TIM_BDTR_DTG;	// Reset DTG bits
 80010fc:	4b15      	ldr	r3, [pc, #84]	; (8001154 <StartupSequence+0x178>)
 80010fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001100:	4a14      	ldr	r2, [pc, #80]	; (8001154 <StartupSequence+0x178>)
 8001102:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001106:	6453      	str	r3, [r2, #68]	; 0x44
	TIM1->BDTR |= 0x800A;			// Set dead-time to 100ns and make sure to enable MOE bit
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <StartupSequence+0x178>)
 800110a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800110c:	4a11      	ldr	r2, [pc, #68]	; (8001154 <StartupSequence+0x178>)
 800110e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001112:	f043 030a 	orr.w	r3, r3, #10
 8001116:	6453      	str	r3, [r2, #68]	; 0x44
	TIM1->EGR  |= TIM_EGR_COMG; 	// Set COMG bit in EGR for first commutation
 8001118:	4b0e      	ldr	r3, [pc, #56]	; (8001154 <StartupSequence+0x178>)
 800111a:	695b      	ldr	r3, [r3, #20]
 800111c:	4a0d      	ldr	r2, [pc, #52]	; (8001154 <StartupSequence+0x178>)
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	6153      	str	r3, [r2, #20]
	TIM1->DIER |= TIM_DIER_COMIE; 	// Enable commutation events in DIER register
 8001124:	4b0b      	ldr	r3, [pc, #44]	; (8001154 <StartupSequence+0x178>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	4a0a      	ldr	r2, [pc, #40]	; (8001154 <StartupSequence+0x178>)
 800112a:	f043 0320 	orr.w	r3, r3, #32
 800112e:	60d3      	str	r3, [r2, #12]

	return HAL_OK;
 8001130:	2300      	movs	r3, #0

}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000288 	.word	0x20000288
 8001140:	2000028c 	.word	0x2000028c
 8001144:	40014000 	.word	0x40014000
 8001148:	20000290 	.word	0x20000290
 800114c:	200005fc 	.word	0x200005fc
 8001150:	200005b4 	.word	0x200005b4
 8001154:	40010000 	.word	0x40010000
 8001158:	2000068c 	.word	0x2000068c

0800115c <StopSequence>:

uint8_t StopSequence(void) {
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0

	// Stop HallSensor timer
	HAL_TIMEx_HallSensor_Stop (&htim2);
 8001160:	4828      	ldr	r0, [pc, #160]	; (8001204 <StopSequence+0xa8>)
 8001162:	f006 f943 	bl	80073ec <HAL_TIMEx_HallSensor_Stop>

	// Disable all output channels
	TIM1->CCER  = 0x0000;
 8001166:	4b28      	ldr	r3, [pc, #160]	; (8001208 <StopSequence+0xac>)
 8001168:	2200      	movs	r2, #0
 800116a:	621a      	str	r2, [r3, #32]
	TIM1->CCMR1 = 0x0000;
 800116c:	4b26      	ldr	r3, [pc, #152]	; (8001208 <StopSequence+0xac>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]
	TIM1->CCMR2 = 0x0000;
 8001172:	4b25      	ldr	r3, [pc, #148]	; (8001208 <StopSequence+0xac>)
 8001174:	2200      	movs	r2, #0
 8001176:	61da      	str	r2, [r3, #28]

	// Perform one last commutation event if not already disabled
	if ( (TIM1->DIER & TIM_DIER_COMIE) >= 1 ) { 		// If COMIE bit in DIER is set commutation events are still enabled
 8001178:	4b23      	ldr	r3, [pc, #140]	; (8001208 <StopSequence+0xac>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	f003 0320 	and.w	r3, r3, #32
 8001180:	2b00      	cmp	r3, #0
 8001182:	d005      	beq.n	8001190 <StopSequence+0x34>

		TIM1->EGR |= TIM_EGR_COMG; 						// Trigger commutation event
 8001184:	4b20      	ldr	r3, [pc, #128]	; (8001208 <StopSequence+0xac>)
 8001186:	695b      	ldr	r3, [r3, #20]
 8001188:	4a1f      	ldr	r2, [pc, #124]	; (8001208 <StopSequence+0xac>)
 800118a:	f043 0320 	orr.w	r3, r3, #32
 800118e:	6153      	str	r3, [r2, #20]
		// while ( (TIM1->SR & TIM_SR_COMIF) >= 1 ); 	// Wait until commutation event has happened

	}

	// Disable all interrupts
	TIM1->DIER &= ~TIM_DIER_COMIE;	// Disable Commutation events in DIER register
 8001190:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <StopSequence+0xac>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	4a1c      	ldr	r2, [pc, #112]	; (8001208 <StopSequence+0xac>)
 8001196:	f023 0320 	bic.w	r3, r3, #32
 800119a:	60d3      	str	r3, [r2, #12]
	TIM1->DIER &= ~TIM_DIER_BIE; 	// Disable break interrupt as this is shared with timer 9 interrupt
 800119c:	4b1a      	ldr	r3, [pc, #104]	; (8001208 <StopSequence+0xac>)
 800119e:	68db      	ldr	r3, [r3, #12]
 80011a0:	4a19      	ldr	r2, [pc, #100]	; (8001208 <StopSequence+0xac>)
 80011a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011a6:	60d3      	str	r3, [r2, #12]
	TIM2->DIER &= ~TIM_DIER_TIE; 	// Disable interrupt on timer 2
 80011a8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011b6:	60d3      	str	r3, [r2, #12]
	TIM9->DIER &= ~TIM_DIER_TIE; 	// Disable interrupt on timer 9
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <StopSequence+0xb0>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	4a13      	ldr	r2, [pc, #76]	; (800120c <StopSequence+0xb0>)
 80011be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011c2:	60d3      	str	r3, [r2, #12]

	// Stop interrupts
	HAL_TIM_Base_Stop_IT (&htim1);
 80011c4:	4812      	ldr	r0, [pc, #72]	; (8001210 <StopSequence+0xb4>)
 80011c6:	f004 fd03 	bl	8005bd0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT (&htim2);
 80011ca:	480e      	ldr	r0, [pc, #56]	; (8001204 <StopSequence+0xa8>)
 80011cc:	f004 fd00 	bl	8005bd0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT (&htim9);
 80011d0:	4810      	ldr	r0, [pc, #64]	; (8001214 <StopSequence+0xb8>)
 80011d2:	f004 fcfd 	bl	8005bd0 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_IC_Stop_IT (&htim9, TIM_CHANNEL_2);
 80011d6:	2104      	movs	r1, #4
 80011d8:	480e      	ldr	r0, [pc, #56]	; (8001214 <StopSequence+0xb8>)
 80011da:	f004 fff5 	bl	80061c8 <HAL_TIM_IC_Stop_IT>

	// Stop PWM Timers
	HAL_TIM_PWM_Stop (&htim1, TIM_CHANNEL_1);
 80011de:	2100      	movs	r1, #0
 80011e0:	480b      	ldr	r0, [pc, #44]	; (8001210 <StopSequence+0xb4>)
 80011e2:	f004 fe23 	bl	8005e2c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop (&htim1, TIM_CHANNEL_2);
 80011e6:	2104      	movs	r1, #4
 80011e8:	4809      	ldr	r0, [pc, #36]	; (8001210 <StopSequence+0xb4>)
 80011ea:	f004 fe1f 	bl	8005e2c <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop (&htim1, TIM_CHANNEL_3);
 80011ee:	2108      	movs	r1, #8
 80011f0:	4807      	ldr	r0, [pc, #28]	; (8001210 <StopSequence+0xb4>)
 80011f2:	f004 fe1b 	bl	8005e2c <HAL_TIM_PWM_Stop>

	Registers[RPMReg] = 0;
 80011f6:	4b08      	ldr	r3, [pc, #32]	; (8001218 <StopSequence+0xbc>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	80da      	strh	r2, [r3, #6]

	return HAL_OK;
 80011fc:	2300      	movs	r3, #0

}
 80011fe:	4618      	mov	r0, r3
 8001200:	bd80      	pop	{r7, pc}
 8001202:	bf00      	nop
 8001204:	200005fc 	.word	0x200005fc
 8001208:	40010000 	.word	0x40010000
 800120c:	40014000 	.word	0x40014000
 8001210:	200005b4 	.word	0x200005b4
 8001214:	2000068c 	.word	0x2000068c
 8001218:	20000090 	.word	0x20000090

0800121c <ChangePWM>:

uint8_t ChangePWM (void) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0

	uint32_t PWM = (Registers[PWMReg] * TIM1->ARR) / 100; // Calculate required CCRx value
 8001222:	4b19      	ldr	r3, [pc, #100]	; (8001288 <ChangePWM+0x6c>)
 8001224:	881b      	ldrh	r3, [r3, #0]
 8001226:	461a      	mov	r2, r3
 8001228:	4b18      	ldr	r3, [pc, #96]	; (800128c <ChangePWM+0x70>)
 800122a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800122c:	fb02 f303 	mul.w	r3, r2, r3
 8001230:	4a17      	ldr	r2, [pc, #92]	; (8001290 <ChangePWM+0x74>)
 8001232:	fba2 2303 	umull	r2, r3, r2, r3
 8001236:	095b      	lsrs	r3, r3, #5
 8001238:	607b      	str	r3, [r7, #4]

	if (PWM >= TIM1->ARR - 60) {
 800123a:	4b14      	ldr	r3, [pc, #80]	; (800128c <ChangePWM+0x70>)
 800123c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123e:	3b3c      	subs	r3, #60	; 0x3c
 8001240:	687a      	ldr	r2, [r7, #4]
 8001242:	429a      	cmp	r2, r3
 8001244:	d303      	bcc.n	800124e <ChangePWM+0x32>
		PWM = TIM1->ARR - 60;
 8001246:	4b11      	ldr	r3, [pc, #68]	; (800128c <ChangePWM+0x70>)
 8001248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124a:	3b3c      	subs	r3, #60	; 0x3c
 800124c:	607b      	str	r3, [r7, #4]
	}

	TIM1->CR1 |= TIM_CR1_UDIS; 	// Disable Update Events
 800124e:	4b0f      	ldr	r3, [pc, #60]	; (800128c <ChangePWM+0x70>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4a0e      	ldr	r2, [pc, #56]	; (800128c <ChangePWM+0x70>)
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	6013      	str	r3, [r2, #0]
	TIM1->CCR1 = PWM;	  		// Set new PWM for channel 1
 800125a:	4a0c      	ldr	r2, [pc, #48]	; (800128c <ChangePWM+0x70>)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2 = PWM;	  		// Set new PWM for channel 2
 8001260:	4a0a      	ldr	r2, [pc, #40]	; (800128c <ChangePWM+0x70>)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3 = PWM;	  		// Set new PWM for channel 3
 8001266:	4a09      	ldr	r2, [pc, #36]	; (800128c <ChangePWM+0x70>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM1->CR1 &= ~TIM_CR1_UDIS; // Enable Update Events
 800126c:	4b07      	ldr	r3, [pc, #28]	; (800128c <ChangePWM+0x70>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a06      	ldr	r2, [pc, #24]	; (800128c <ChangePWM+0x70>)
 8001272:	f023 0302 	bic.w	r3, r3, #2
 8001276:	6013      	str	r3, [r2, #0]

	return HAL_OK;
 8001278:	2300      	movs	r3, #0

}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	20000090 	.word	0x20000090
 800128c:	40010000 	.word	0x40010000
 8001290:	51eb851f 	.word	0x51eb851f

08001294 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b084      	sub	sp, #16
 8001298:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800129a:	463b      	mov	r3, r7
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
 80012a0:	605a      	str	r2, [r3, #4]
 80012a2:	609a      	str	r2, [r3, #8]
 80012a4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012a6:	4b22      	ldr	r3, [pc, #136]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012a8:	4a22      	ldr	r2, [pc, #136]	; (8001334 <MX_ADC1_Init+0xa0>)
 80012aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012ac:	4b20      	ldr	r3, [pc, #128]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b2:	4b1f      	ldr	r3, [pc, #124]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012be:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80012cc:	4b18      	ldr	r3, [pc, #96]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_CC1;
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012d6:	f04f 62e0 	mov.w	r2, #117440512	; 0x7000000
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012dc:	4b14      	ldr	r3, [pc, #80]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012de:	2200      	movs	r2, #0
 80012e0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012e4:	2201      	movs	r2, #1
 80012e6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012e8:	4b11      	ldr	r3, [pc, #68]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012f6:	480e      	ldr	r0, [pc, #56]	; (8001330 <MX_ADC1_Init+0x9c>)
 80012f8:	f001 f9c8 	bl	800268c <HAL_ADC_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001302:	f000 fc2d 	bl	8001b60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001306:	2309      	movs	r3, #9
 8001308:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800130a:	2301      	movs	r3, #1
 800130c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800130e:	2300      	movs	r3, #0
 8001310:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001312:	463b      	mov	r3, r7
 8001314:	4619      	mov	r1, r3
 8001316:	4806      	ldr	r0, [pc, #24]	; (8001330 <MX_ADC1_Init+0x9c>)
 8001318:	f001 fb2a 	bl	8002970 <HAL_ADC_ConfigChannel>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d001      	beq.n	8001326 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001322:	f000 fc1d 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001326:	bf00      	nop
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000294 	.word	0x20000294
 8001334:	40012000 	.word	0x40012000

08001338 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	; 0x28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a28      	ldr	r2, [pc, #160]	; (80013f8 <HAL_ADC_MspInit+0xc0>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d149      	bne.n	80013ee <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b27      	ldr	r3, [pc, #156]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 8001360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001362:	4a26      	ldr	r2, [pc, #152]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 8001364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001368:	6453      	str	r3, [r2, #68]	; 0x44
 800136a:	4b24      	ldr	r3, [pc, #144]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 800136c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b20      	ldr	r3, [pc, #128]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a1f      	ldr	r2, [pc, #124]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 8001380:	f043 0301 	orr.w	r3, r3, #1
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0301 	and.w	r3, r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a18      	ldr	r2, [pc, #96]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 800139c:	f043 0302 	orr.w	r3, r3, #2
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <HAL_ADC_MspInit+0xc4>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013ae:	2310      	movs	r3, #16
 80013b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b2:	2303      	movs	r3, #3
 80013b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b6:	2300      	movs	r3, #0
 80013b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	4619      	mov	r1, r3
 80013c0:	480f      	ldr	r0, [pc, #60]	; (8001400 <HAL_ADC_MspInit+0xc8>)
 80013c2:	f001 fe4f 	bl	8003064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013c6:	2302      	movs	r3, #2
 80013c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ca:	2303      	movs	r3, #3
 80013cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4619      	mov	r1, r3
 80013d8:	480a      	ldr	r0, [pc, #40]	; (8001404 <HAL_ADC_MspInit+0xcc>)
 80013da:	f001 fe43 	bl	8003064 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	2012      	movs	r0, #18
 80013e4:	f001 fdd7 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80013e8:	2012      	movs	r0, #18
 80013ea:	f001 fdf0 	bl	8002fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80013ee:	bf00      	nop
 80013f0:	3728      	adds	r7, #40	; 0x28
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	40012000 	.word	0x40012000
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000
 8001404:	40020400 	.word	0x40020400

08001408 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b08a      	sub	sp, #40	; 0x28
 800140c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800140e:	f107 0314 	add.w	r3, r7, #20
 8001412:	2200      	movs	r2, #0
 8001414:	601a      	str	r2, [r3, #0]
 8001416:	605a      	str	r2, [r3, #4]
 8001418:	609a      	str	r2, [r3, #8]
 800141a:	60da      	str	r2, [r3, #12]
 800141c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	4b45      	ldr	r3, [pc, #276]	; (8001538 <MX_GPIO_Init+0x130>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	4a44      	ldr	r2, [pc, #272]	; (8001538 <MX_GPIO_Init+0x130>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	6313      	str	r3, [r2, #48]	; 0x30
 800142e:	4b42      	ldr	r3, [pc, #264]	; (8001538 <MX_GPIO_Init+0x130>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800143a:	2300      	movs	r3, #0
 800143c:	60fb      	str	r3, [r7, #12]
 800143e:	4b3e      	ldr	r3, [pc, #248]	; (8001538 <MX_GPIO_Init+0x130>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	4a3d      	ldr	r2, [pc, #244]	; (8001538 <MX_GPIO_Init+0x130>)
 8001444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001448:	6313      	str	r3, [r2, #48]	; 0x30
 800144a:	4b3b      	ldr	r3, [pc, #236]	; (8001538 <MX_GPIO_Init+0x130>)
 800144c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001456:	2300      	movs	r3, #0
 8001458:	60bb      	str	r3, [r7, #8]
 800145a:	4b37      	ldr	r3, [pc, #220]	; (8001538 <MX_GPIO_Init+0x130>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	4a36      	ldr	r2, [pc, #216]	; (8001538 <MX_GPIO_Init+0x130>)
 8001460:	f043 0301 	orr.w	r3, r3, #1
 8001464:	6313      	str	r3, [r2, #48]	; 0x30
 8001466:	4b34      	ldr	r3, [pc, #208]	; (8001538 <MX_GPIO_Init+0x130>)
 8001468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	60bb      	str	r3, [r7, #8]
 8001470:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	4b30      	ldr	r3, [pc, #192]	; (8001538 <MX_GPIO_Init+0x130>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	4a2f      	ldr	r2, [pc, #188]	; (8001538 <MX_GPIO_Init+0x130>)
 800147c:	f043 0302 	orr.w	r3, r3, #2
 8001480:	6313      	str	r3, [r2, #48]	; 0x30
 8001482:	4b2d      	ldr	r3, [pc, #180]	; (8001538 <MX_GPIO_Init+0x130>)
 8001484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	607b      	str	r3, [r7, #4]
 800148c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001494:	4829      	ldr	r0, [pc, #164]	; (800153c <MX_GPIO_Init+0x134>)
 8001496:	f001 ff69 	bl	800336c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800149a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014a0:	2303      	movs	r3, #3
 80014a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a8:	f107 0314 	add.w	r3, r7, #20
 80014ac:	4619      	mov	r1, r3
 80014ae:	4824      	ldr	r0, [pc, #144]	; (8001540 <MX_GPIO_Init+0x138>)
 80014b0:	f001 fdd8 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA6 PA7 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11
 80014b4:	f649 03e0 	movw	r3, #39136	; 0x98e0
 80014b8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014ba:	2303      	movs	r3, #3
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	4619      	mov	r1, r3
 80014c8:	481e      	ldr	r0, [pc, #120]	; (8001544 <MX_GPIO_Init+0x13c>)
 80014ca:	f001 fdcb 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB12 PB5
                           PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_5
 80014ce:	f241 1325 	movw	r3, #4389	; 0x1125
 80014d2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d4:	2303      	movs	r3, #3
 80014d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d8:	2300      	movs	r3, #0
 80014da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014dc:	f107 0314 	add.w	r3, r7, #20
 80014e0:	4619      	mov	r1, r3
 80014e2:	4816      	ldr	r0, [pc, #88]	; (800153c <MX_GPIO_Init+0x134>)
 80014e4:	f001 fdbe 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80014e8:	2310      	movs	r3, #16
 80014ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014ec:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80014f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014f2:	2302      	movs	r3, #2
 80014f4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014f6:	f107 0314 	add.w	r3, r7, #20
 80014fa:	4619      	mov	r1, r3
 80014fc:	480f      	ldr	r0, [pc, #60]	; (800153c <MX_GPIO_Init+0x134>)
 80014fe:	f001 fdb1 	bl	8003064 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001508:	2301      	movs	r3, #1
 800150a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001510:	2300      	movs	r3, #0
 8001512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001514:	f107 0314 	add.w	r3, r7, #20
 8001518:	4619      	mov	r1, r3
 800151a:	4808      	ldr	r0, [pc, #32]	; (800153c <MX_GPIO_Init+0x134>)
 800151c:	f001 fda2 	bl	8003064 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001520:	2200      	movs	r2, #0
 8001522:	2100      	movs	r1, #0
 8001524:	200a      	movs	r0, #10
 8001526:	f001 fd36 	bl	8002f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800152a:	200a      	movs	r0, #10
 800152c:	f001 fd4f 	bl	8002fce <HAL_NVIC_EnableIRQ>

}
 8001530:	bf00      	nop
 8001532:	3728      	adds	r7, #40	; 0x28
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40023800 	.word	0x40023800
 800153c:	40020400 	.word	0x40020400
 8001540:	40020800 	.word	0x40020800
 8001544:	40020000 	.word	0x40020000

08001548 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_I2C1_Init+0x50>)
 800154e:	4a13      	ldr	r2, [pc, #76]	; (800159c <MX_I2C1_Init+0x54>)
 8001550:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_I2C1_Init+0x50>)
 8001554:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <MX_I2C1_Init+0x58>)
 8001556:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_I2C1_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 32;
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <MX_I2C1_Init+0x50>)
 8001560:	2220      	movs	r2, #32
 8001562:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_I2C1_Init+0x50>)
 8001566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800156a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <MX_I2C1_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_I2C1_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <MX_I2C1_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_I2C1_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001584:	4804      	ldr	r0, [pc, #16]	; (8001598 <MX_I2C1_Init+0x50>)
 8001586:	f001 ff2f 	bl	80033e8 <HAL_I2C_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001590:	f000 fae6 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	200002f4 	.word	0x200002f4
 800159c:	40005400 	.word	0x40005400
 80015a0:	000186a0 	.word	0x000186a0

080015a4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80015a8:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015aa:	4a13      	ldr	r2, [pc, #76]	; (80015f8 <MX_I2C2_Init+0x54>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80015ae:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015b0:	4a12      	ldr	r2, [pc, #72]	; (80015fc <MX_I2C2_Init+0x58>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d4:	4b07      	ldr	r3, [pc, #28]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015da:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015e0:	4804      	ldr	r0, [pc, #16]	; (80015f4 <MX_I2C2_Init+0x50>)
 80015e2:	f001 ff01 	bl	80033e8 <HAL_I2C_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80015ec:	f000 fab8 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000348 	.word	0x20000348
 80015f8:	40005800 	.word	0x40005800
 80015fc:	000186a0 	.word	0x000186a0

08001600 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08c      	sub	sp, #48	; 0x30
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 031c 	add.w	r3, r7, #28
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
 8001616:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a42      	ldr	r2, [pc, #264]	; (8001728 <HAL_I2C_MspInit+0x128>)
 800161e:	4293      	cmp	r3, r2
 8001620:	d13c      	bne.n	800169c <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
 8001626:	4b41      	ldr	r3, [pc, #260]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	4a40      	ldr	r2, [pc, #256]	; (800172c <HAL_I2C_MspInit+0x12c>)
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	6313      	str	r3, [r2, #48]	; 0x30
 8001632:	4b3e      	ldr	r3, [pc, #248]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	f003 0302 	and.w	r3, r3, #2
 800163a:	61bb      	str	r3, [r7, #24]
 800163c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800163e:	23c0      	movs	r3, #192	; 0xc0
 8001640:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001642:	2312      	movs	r3, #18
 8001644:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001646:	2301      	movs	r3, #1
 8001648:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800164e:	2304      	movs	r3, #4
 8001650:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001652:	f107 031c 	add.w	r3, r7, #28
 8001656:	4619      	mov	r1, r3
 8001658:	4835      	ldr	r0, [pc, #212]	; (8001730 <HAL_I2C_MspInit+0x130>)
 800165a:	f001 fd03 	bl	8003064 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	4a31      	ldr	r2, [pc, #196]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001668:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800166c:	6413      	str	r3, [r2, #64]	; 0x40
 800166e:	4b2f      	ldr	r3, [pc, #188]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800167a:	2200      	movs	r2, #0
 800167c:	2100      	movs	r1, #0
 800167e:	201f      	movs	r0, #31
 8001680:	f001 fc89 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001684:	201f      	movs	r0, #31
 8001686:	f001 fca2 	bl	8002fce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800168a:	2200      	movs	r2, #0
 800168c:	2100      	movs	r1, #0
 800168e:	2020      	movs	r0, #32
 8001690:	f001 fc81 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001694:	2020      	movs	r0, #32
 8001696:	f001 fc9a 	bl	8002fce <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800169a:	e041      	b.n	8001720 <HAL_I2C_MspInit+0x120>
  else if(i2cHandle->Instance==I2C2)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a24      	ldr	r2, [pc, #144]	; (8001734 <HAL_I2C_MspInit+0x134>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d13c      	bne.n	8001720 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a6:	2300      	movs	r3, #0
 80016a8:	613b      	str	r3, [r7, #16]
 80016aa:	4b20      	ldr	r3, [pc, #128]	; (800172c <HAL_I2C_MspInit+0x12c>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	4a1f      	ldr	r2, [pc, #124]	; (800172c <HAL_I2C_MspInit+0x12c>)
 80016b0:	f043 0302 	orr.w	r3, r3, #2
 80016b4:	6313      	str	r3, [r2, #48]	; 0x30
 80016b6:	4b1d      	ldr	r3, [pc, #116]	; (800172c <HAL_I2C_MspInit+0x12c>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	613b      	str	r3, [r7, #16]
 80016c0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c8:	2312      	movs	r3, #18
 80016ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80016d4:	2304      	movs	r3, #4
 80016d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d8:	f107 031c 	add.w	r3, r7, #28
 80016dc:	4619      	mov	r1, r3
 80016de:	4814      	ldr	r0, [pc, #80]	; (8001730 <HAL_I2C_MspInit+0x130>)
 80016e0:	f001 fcc0 	bl	8003064 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80016e4:	2308      	movs	r3, #8
 80016e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e8:	2312      	movs	r3, #18
 80016ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016ec:	2301      	movs	r3, #1
 80016ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016f0:	2303      	movs	r3, #3
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80016f4:	2309      	movs	r3, #9
 80016f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f8:	f107 031c 	add.w	r3, r7, #28
 80016fc:	4619      	mov	r1, r3
 80016fe:	480c      	ldr	r0, [pc, #48]	; (8001730 <HAL_I2C_MspInit+0x130>)
 8001700:	f001 fcb0 	bl	8003064 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001704:	2300      	movs	r3, #0
 8001706:	60fb      	str	r3, [r7, #12]
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <HAL_I2C_MspInit+0x12c>)
 800170a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170c:	4a07      	ldr	r2, [pc, #28]	; (800172c <HAL_I2C_MspInit+0x12c>)
 800170e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001712:	6413      	str	r3, [r2, #64]	; 0x40
 8001714:	4b05      	ldr	r3, [pc, #20]	; (800172c <HAL_I2C_MspInit+0x12c>)
 8001716:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001718:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800171c:	60fb      	str	r3, [r7, #12]
 800171e:	68fb      	ldr	r3, [r7, #12]
}
 8001720:	bf00      	nop
 8001722:	3730      	adds	r7, #48	; 0x30
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	40005400 	.word	0x40005400
 800172c:	40023800 	.word	0x40023800
 8001730:	40020400 	.word	0x40020400
 8001734:	40005800 	.word	0x40005800

08001738 <HAL_I2C_ListenCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */

extern void HAL_I2C_ListenCpltCallback (I2C_HandleTypeDef *hi2c) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]

	//if (hi2c->Instance == I2C1) {
		HAL_I2C_EnableListen_IT (hi2c);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f002 f87b 	bl	800383c <HAL_I2C_EnableListen_IT>
	//}

}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
	...

08001750 <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback (I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	460b      	mov	r3, r1
 800175a:	70fb      	strb	r3, [r7, #3]
 800175c:	4613      	mov	r3, r2
 800175e:	803b      	strh	r3, [r7, #0]

	//if (hi2c->Instance == I2C1) {
		if ( TransferDirection == I2C_DIRECTION_TRANSMIT ) { // If the master wants to transmit the data
 8001760:	78fb      	ldrb	r3, [r7, #3]
 8001762:	2b01      	cmp	r3, #1
 8001764:	d10d      	bne.n	8001782 <HAL_I2C_AddrCallback+0x32>

			RxCount = 0;
 8001766:	4b1d      	ldr	r3, [pc, #116]	; (80017dc <HAL_I2C_AddrCallback+0x8c>)
 8001768:	2200      	movs	r2, #0
 800176a:	701a      	strb	r2, [r3, #0]
			HAL_I2C_Slave_Sequential_Receive_IT (hi2c, RxData + RxCount, 1, I2C_FIRST_FRAME);
 800176c:	4b1b      	ldr	r3, [pc, #108]	; (80017dc <HAL_I2C_AddrCallback+0x8c>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	461a      	mov	r2, r3
 8001772:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <HAL_I2C_AddrCallback+0x90>)
 8001774:	18d1      	adds	r1, r2, r3
 8001776:	2301      	movs	r3, #1
 8001778:	2201      	movs	r2, #1
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f001 ffeb 	bl	8003756 <HAL_I2C_Slave_Seq_Receive_IT>
		}

	//}


}
 8001780:	e028      	b.n	80017d4 <HAL_I2C_AddrCallback+0x84>
			TxCount = 0;
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_I2C_AddrCallback+0x94>)
 8001784:	2200      	movs	r2, #0
 8001786:	701a      	strb	r2, [r3, #0]
			StartReg = RxData[0];
 8001788:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <HAL_I2C_AddrCallback+0x90>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	461a      	mov	r2, r3
 800178e:	4b16      	ldr	r3, [pc, #88]	; (80017e8 <HAL_I2C_AddrCallback+0x98>)
 8001790:	601a      	str	r2, [r3, #0]
			HAL_I2C_Slave_Seq_Transmit_IT (hi2c, (uint8_t *) (Registers[TxCount + StartReg] >> 8), 1, I2C_FIRST_FRAME);
 8001792:	4b14      	ldr	r3, [pc, #80]	; (80017e4 <HAL_I2C_AddrCallback+0x94>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	4b13      	ldr	r3, [pc, #76]	; (80017e8 <HAL_I2C_AddrCallback+0x98>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	4413      	add	r3, r2
 800179e:	4a13      	ldr	r2, [pc, #76]	; (80017ec <HAL_I2C_AddrCallback+0x9c>)
 80017a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017a4:	0a1b      	lsrs	r3, r3, #8
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	4619      	mov	r1, r3
 80017aa:	2301      	movs	r3, #1
 80017ac:	2201      	movs	r2, #1
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f001 ff5e 	bl	8003670 <HAL_I2C_Slave_Seq_Transmit_IT>
			HAL_I2C_Slave_Seq_Transmit_IT (hi2c, (uint8_t *) (Registers[TxCount + StartReg] & 0xFF), 1, I2C_NEXT_FRAME);
 80017b4:	4b0b      	ldr	r3, [pc, #44]	; (80017e4 <HAL_I2C_AddrCallback+0x94>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	461a      	mov	r2, r3
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <HAL_I2C_AddrCallback+0x98>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	4a0a      	ldr	r2, [pc, #40]	; (80017ec <HAL_I2C_AddrCallback+0x9c>)
 80017c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	4619      	mov	r1, r3
 80017ca:	2304      	movs	r3, #4
 80017cc:	2201      	movs	r2, #1
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f001 ff4e 	bl	8003670 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	200002dd 	.word	0x200002dd
 80017e0:	200002e0 	.word	0x200002e0
 80017e4:	200002dc 	.word	0x200002dc
 80017e8:	200002e8 	.word	0x200002e8
 80017ec:	20000090 	.word	0x20000090

080017f0 <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback (I2C_HandleTypeDef *hi2c) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

	//if (hi2c->Instance == I2C1) {

		TxCount++;
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <HAL_I2C_SlaveTxCpltCallback+0x60>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	3301      	adds	r3, #1
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	4b13      	ldr	r3, [pc, #76]	; (8001850 <HAL_I2C_SlaveTxCpltCallback+0x60>)
 8001802:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Slave_Seq_Transmit_IT (hi2c, (uint8_t *) (Registers[TxCount + StartReg] >> 8), 1, I2C_NEXT_FRAME);
 8001804:	4b12      	ldr	r3, [pc, #72]	; (8001850 <HAL_I2C_SlaveTxCpltCallback+0x60>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	461a      	mov	r2, r3
 800180a:	4b12      	ldr	r3, [pc, #72]	; (8001854 <HAL_I2C_SlaveTxCpltCallback+0x64>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4413      	add	r3, r2
 8001810:	4a11      	ldr	r2, [pc, #68]	; (8001858 <HAL_I2C_SlaveTxCpltCallback+0x68>)
 8001812:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001816:	0a1b      	lsrs	r3, r3, #8
 8001818:	b29b      	uxth	r3, r3
 800181a:	4619      	mov	r1, r3
 800181c:	2304      	movs	r3, #4
 800181e:	2201      	movs	r2, #1
 8001820:	6878      	ldr	r0, [r7, #4]
 8001822:	f001 ff25 	bl	8003670 <HAL_I2C_Slave_Seq_Transmit_IT>
		HAL_I2C_Slave_Seq_Transmit_IT (hi2c, (uint8_t *) (Registers[TxCount + StartReg] & 0xFF), 1, I2C_NEXT_FRAME);
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <HAL_I2C_SlaveTxCpltCallback+0x60>)
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	4b09      	ldr	r3, [pc, #36]	; (8001854 <HAL_I2C_SlaveTxCpltCallback+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4413      	add	r3, r2
 8001832:	4a09      	ldr	r2, [pc, #36]	; (8001858 <HAL_I2C_SlaveTxCpltCallback+0x68>)
 8001834:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001838:	b2db      	uxtb	r3, r3
 800183a:	4619      	mov	r1, r3
 800183c:	2304      	movs	r3, #4
 800183e:	2201      	movs	r2, #1
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f001 ff15 	bl	8003670 <HAL_I2C_Slave_Seq_Transmit_IT>

	//}

}
 8001846:	bf00      	nop
 8001848:	3708      	adds	r7, #8
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	200002dc 	.word	0x200002dc
 8001854:	200002e8 	.word	0x200002e8
 8001858:	20000090 	.word	0x20000090

0800185c <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback (I2C_HandleTypeDef *hi2c) {
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]

	//if (hi2c->Instance == I2C1) {

		RxCount++;
 8001864:	4b16      	ldr	r3, [pc, #88]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	3301      	adds	r3, #1
 800186a:	b2da      	uxtb	r2, r3
 800186c:	4b14      	ldr	r3, [pc, #80]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 800186e:	701a      	strb	r2, [r3, #0]

		if ( RxCount < RxSize ) {
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b05      	cmp	r3, #5
 8001876:	d818      	bhi.n	80018aa <HAL_I2C_SlaveRxCpltCallback+0x4e>

			if (RxCount == RxSize - 1) {
 8001878:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b05      	cmp	r3, #5
 800187e:	d10a      	bne.n	8001896 <HAL_I2C_SlaveRxCpltCallback+0x3a>
				HAL_I2C_Slave_Sequential_Receive_IT (hi2c, RxData + RxCount, 1, I2C_LAST_FRAME);
 8001880:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b0f      	ldr	r3, [pc, #60]	; (80018c4 <HAL_I2C_SlaveRxCpltCallback+0x68>)
 8001888:	18d1      	adds	r1, r2, r3
 800188a:	2320      	movs	r3, #32
 800188c:	2201      	movs	r2, #1
 800188e:	6878      	ldr	r0, [r7, #4]
 8001890:	f001 ff61 	bl	8003756 <HAL_I2C_Slave_Seq_Receive_IT>
 8001894:	e009      	b.n	80018aa <HAL_I2C_SlaveRxCpltCallback+0x4e>
			} else {
				HAL_I2C_Slave_Sequential_Receive_IT (hi2c, RxData + RxCount, 1, I2C_NEXT_FRAME);
 8001896:	4b0a      	ldr	r3, [pc, #40]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	461a      	mov	r2, r3
 800189c:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <HAL_I2C_SlaveRxCpltCallback+0x68>)
 800189e:	18d1      	adds	r1, r2, r3
 80018a0:	2304      	movs	r3, #4
 80018a2:	2201      	movs	r2, #1
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f001 ff56 	bl	8003756 <HAL_I2C_Slave_Seq_Receive_IT>
			}
		}

		if ( RxCount == RxSize) {
 80018aa:	4b05      	ldr	r3, [pc, #20]	; (80018c0 <HAL_I2C_SlaveRxCpltCallback+0x64>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b06      	cmp	r3, #6
 80018b0:	d101      	bne.n	80018b6 <HAL_I2C_SlaveRxCpltCallback+0x5a>
			ProcessData();
 80018b2:	f000 f82f 	bl	8001914 <ProcessData>
		}

	//}

}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	200002dd 	.word	0x200002dd
 80018c4:	200002e0 	.word	0x200002e0

080018c8 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback (I2C_HandleTypeDef *hi2c) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]

	//if (hi2c->Instance == I2C1) {

		if ( HAL_I2C_GetError (hi2c) == 4) {
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f002 fa0d 	bl	8003cf0 <HAL_I2C_GetError>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b04      	cmp	r3, #4
 80018da:	d111      	bne.n	8001900 <HAL_I2C_ErrorCallback+0x38>

			__HAL_I2C_CLEAR_FLAG (hi2c, I2C_FLAG_AF); 	// Clear AF flag
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80018e4:	615a      	str	r2, [r3, #20]

			if ( TxCount == 0) { 						// Error while recieving
 80018e6:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <HAL_I2C_ErrorCallback+0x48>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d102      	bne.n	80018f4 <HAL_I2C_ErrorCallback+0x2c>
				ProcessData();
 80018ee:	f000 f811 	bl	8001914 <ProcessData>
 80018f2:	e005      	b.n	8001900 <HAL_I2C_ErrorCallback+0x38>
			} else { 									// Error while transmitting
				TxCount--;
 80018f4:	4b06      	ldr	r3, [pc, #24]	; (8001910 <HAL_I2C_ErrorCallback+0x48>)
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	3b01      	subs	r3, #1
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	4b04      	ldr	r3, [pc, #16]	; (8001910 <HAL_I2C_ErrorCallback+0x48>)
 80018fe:	701a      	strb	r2, [r3, #0]
			}

		}

	HAL_I2C_EnableListen_IT(hi2c);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f001 ff9b 	bl	800383c <HAL_I2C_EnableListen_IT>

	//}

}
 8001906:	bf00      	nop
 8001908:	3708      	adds	r7, #8
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	200002dc 	.word	0x200002dc

08001914 <ProcessData>:

void ProcessData (void) {
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0

	StartReg = RxData[0]; 			// Start address of registers to be written
 800191a:	4b27      	ldr	r3, [pc, #156]	; (80019b8 <ProcessData+0xa4>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	461a      	mov	r2, r3
 8001920:	4b26      	ldr	r3, [pc, #152]	; (80019bc <ProcessData+0xa8>)
 8001922:	601a      	str	r2, [r3, #0]
	NumReg = RxCount - 1; 			// Number of registers to be written
 8001924:	4b26      	ldr	r3, [pc, #152]	; (80019c0 <ProcessData+0xac>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	3b01      	subs	r3, #1
 800192a:	4a26      	ldr	r2, [pc, #152]	; (80019c4 <ProcessData+0xb0>)
 800192c:	6013      	str	r3, [r2, #0]
	EndReg = StartReg + NumReg - 1; // Last register to be written
 800192e:	4b23      	ldr	r3, [pc, #140]	; (80019bc <ProcessData+0xa8>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <ProcessData+0xb0>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4413      	add	r3, r2
 8001938:	3b01      	subs	r3, #1
 800193a:	4a23      	ldr	r2, [pc, #140]	; (80019c8 <ProcessData+0xb4>)
 800193c:	6013      	str	r3, [r2, #0]

	// If the last register to be wriiten is larger than the size of the register call the error handler
	if (EndReg > RxSize) {
 800193e:	4b22      	ldr	r3, [pc, #136]	; (80019c8 <ProcessData+0xb4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	2b06      	cmp	r3, #6
 8001944:	dd01      	ble.n	800194a <ProcessData+0x36>
		Error_Handler();
 8001946:	f000 f90b 	bl	8001b60 <Error_Handler>
	}

	// Write data into the register using a for loop
	for (int i = 1; i < NumReg + 1; i++) {
 800194a:	2301      	movs	r3, #1
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	e00f      	b.n	8001970 <ProcessData+0x5c>
		Registers[StartReg++] = RxData[i + 1];
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3301      	adds	r3, #1
 8001954:	4a18      	ldr	r2, [pc, #96]	; (80019b8 <ProcessData+0xa4>)
 8001956:	5cd0      	ldrb	r0, [r2, r3]
 8001958:	4b18      	ldr	r3, [pc, #96]	; (80019bc <ProcessData+0xa8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	1c5a      	adds	r2, r3, #1
 800195e:	4917      	ldr	r1, [pc, #92]	; (80019bc <ProcessData+0xa8>)
 8001960:	600a      	str	r2, [r1, #0]
 8001962:	b281      	uxth	r1, r0
 8001964:	4a19      	ldr	r2, [pc, #100]	; (80019cc <ProcessData+0xb8>)
 8001966:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 1; i < NumReg + 1; i++) {
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3301      	adds	r3, #1
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	4b14      	ldr	r3, [pc, #80]	; (80019c4 <ProcessData+0xb0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	687a      	ldr	r2, [r7, #4]
 8001976:	429a      	cmp	r2, r3
 8001978:	ddea      	ble.n	8001950 <ProcessData+0x3c>
	}

	// If the PWM is higher than 0 but the motor is not turning then startup
	if ( Registers[PWMReg] > 0 && Registers[RPMReg] == 0) {
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <ProcessData+0xb8>)
 800197c:	881b      	ldrh	r3, [r3, #0]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d009      	beq.n	8001996 <ProcessData+0x82>
 8001982:	4b12      	ldr	r3, [pc, #72]	; (80019cc <ProcessData+0xb8>)
 8001984:	88db      	ldrh	r3, [r3, #6]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d105      	bne.n	8001996 <ProcessData+0x82>
		StartupSequence(Registers[DirReg]);
 800198a:	4b10      	ldr	r3, [pc, #64]	; (80019cc <ProcessData+0xb8>)
 800198c:	885b      	ldrh	r3, [r3, #2]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fb23 	bl	8000fdc <StartupSequence>
	}

	// If the PWM is 0 but the motor is still turning shutdown
	if ( Registers[PWMReg] == 0 && Registers[RPMReg] > 0 ) {
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <ProcessData+0xb8>)
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	2b00      	cmp	r3, #0
		//StopSequence();
	}

	// Call some functions
	ChangePWM(); 				// Update PWM values
 800199c:	f7ff fc3e 	bl	800121c <ChangePWM>
	memset(RxData, 0, RxSize); 	// Empty the RxData array
 80019a0:	2206      	movs	r2, #6
 80019a2:	2100      	movs	r1, #0
 80019a4:	4804      	ldr	r0, [pc, #16]	; (80019b8 <ProcessData+0xa4>)
 80019a6:	f006 fb98 	bl	80080da <memset>

	Buzzer = 1;
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <ProcessData+0xbc>)
 80019ac:	2201      	movs	r2, #1
 80019ae:	601a      	str	r2, [r3, #0]

}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	200002e0 	.word	0x200002e0
 80019bc:	200002e8 	.word	0x200002e8
 80019c0:	200002dd 	.word	0x200002dd
 80019c4:	200002ec 	.word	0x200002ec
 80019c8:	200002f0 	.word	0x200002f0
 80019cc:	20000090 	.word	0x20000090
 80019d0:	2000039c 	.word	0x2000039c

080019d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019d8:	f000 fdc2 	bl	8002560 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019dc:	f000 f856 	bl	8001a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e0:	f7ff fd12 	bl	8001408 <MX_GPIO_Init>
  MX_TIM1_Init();
 80019e4:	f000 faac 	bl	8001f40 <MX_TIM1_Init>
  MX_TIM2_Init();
 80019e8:	f000 fb64 	bl	80020b4 <MX_TIM2_Init>
  MX_TIM9_Init();
 80019ec:	f000 fc02 	bl	80021f4 <MX_TIM9_Init>
  MX_I2C1_Init();
 80019f0:	f7ff fdaa 	bl	8001548 <MX_I2C1_Init>
  MX_ADC1_Init();
 80019f4:	f7ff fc4e 	bl	8001294 <MX_ADC1_Init>
  MX_TIM3_Init();
 80019f8:	f000 fba6 	bl	8002148 <MX_TIM3_Init>
  MX_I2C2_Init();
 80019fc:	f7ff fdd2 	bl	80015a4 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	HAL_I2C_EnableListen_IT (&hi2c1);
 8001a00:	481c      	ldr	r0, [pc, #112]	; (8001a74 <main+0xa0>)
 8001a02:	f001 ff1b 	bl	800383c <HAL_I2C_EnableListen_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (Buzzer == 1) {
 8001a06:	4b1c      	ldr	r3, [pc, #112]	; (8001a78 <main+0xa4>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b01      	cmp	r3, #1
 8001a0c:	d111      	bne.n	8001a32 <main+0x5e>

		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 1);
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a14:	4819      	ldr	r0, [pc, #100]	; (8001a7c <main+0xa8>)
 8001a16:	f001 fca9 	bl	800336c <HAL_GPIO_WritePin>
		  HAL_Delay(20);
 8001a1a:	2014      	movs	r0, #20
 8001a1c:	f000 fe12 	bl	8002644 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, 0);
 8001a20:	2200      	movs	r2, #0
 8001a22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a26:	4815      	ldr	r0, [pc, #84]	; (8001a7c <main+0xa8>)
 8001a28:	f001 fca0 	bl	800336c <HAL_GPIO_WritePin>

		  Buzzer = 0;
 8001a2c:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <main+0xa4>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]

	  }

	  buff[0] = 0x05;
 8001a32:	4b13      	ldr	r3, [pc, #76]	; (8001a80 <main+0xac>)
 8001a34:	2205      	movs	r2, #5
 8001a36:	701a      	strb	r2, [r3, #0]
	  buff[1] = 0x00;
 8001a38:	4b11      	ldr	r3, [pc, #68]	; (8001a80 <main+0xac>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	705a      	strb	r2, [r3, #1]

	  //ret = HAL_I2C_Master_Transmit(&hi2c2, MCP9808_ADDR << 1, buff, 1, HAL_MAX_DELAY);
	  //ret = HAL_I2C_Master_Receive(&hi2c2, MCP9808_ADDR << 1, buff, 2, HAL_MAX_DELAY);

	  Temp = ((((int16_t)buff[0] << 11) + ((int16_t)buff[1] << 3)) >> 3) / 1600.0;
 8001a3e:	4b10      	ldr	r3, [pc, #64]	; (8001a80 <main+0xac>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	02da      	lsls	r2, r3, #11
 8001a44:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <main+0xac>)
 8001a46:	785b      	ldrb	r3, [r3, #1]
 8001a48:	00db      	lsls	r3, r3, #3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	10db      	asrs	r3, r3, #3
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7fe fd70 	bl	8000534 <__aeabi_i2d>
 8001a54:	f04f 0200 	mov.w	r2, #0
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <main+0xb0>)
 8001a5a:	f7fe feff 	bl	800085c <__aeabi_ddiv>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	460b      	mov	r3, r1
 8001a62:	4610      	mov	r0, r2
 8001a64:	4619      	mov	r1, r3
 8001a66:	f7ff f8a7 	bl	8000bb8 <__aeabi_d2f>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4a06      	ldr	r2, [pc, #24]	; (8001a88 <main+0xb4>)
 8001a6e:	6013      	str	r3, [r2, #0]
	  if (Buzzer == 1) {
 8001a70:	e7c9      	b.n	8001a06 <main+0x32>
 8001a72:	bf00      	nop
 8001a74:	200002f4 	.word	0x200002f4
 8001a78:	2000039c 	.word	0x2000039c
 8001a7c:	40020400 	.word	0x40020400
 8001a80:	200003a0 	.word	0x200003a0
 8001a84:	40990000 	.word	0x40990000
 8001a88:	200003a4 	.word	0x200003a4

08001a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b094      	sub	sp, #80	; 0x50
 8001a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a92:	f107 0320 	add.w	r3, r7, #32
 8001a96:	2230      	movs	r2, #48	; 0x30
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f006 fb1d 	bl	80080da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aa0:	f107 030c 	add.w	r3, r7, #12
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	4b28      	ldr	r3, [pc, #160]	; (8001b58 <SystemClock_Config+0xcc>)
 8001ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab8:	4a27      	ldr	r2, [pc, #156]	; (8001b58 <SystemClock_Config+0xcc>)
 8001aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001abe:	6413      	str	r3, [r2, #64]	; 0x40
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <SystemClock_Config+0xcc>)
 8001ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ac8:	60bb      	str	r3, [r7, #8]
 8001aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001acc:	2300      	movs	r3, #0
 8001ace:	607b      	str	r3, [r7, #4]
 8001ad0:	4b22      	ldr	r3, [pc, #136]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a21      	ldr	r2, [pc, #132]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ad6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4b1f      	ldr	r3, [pc, #124]	; (8001b5c <SystemClock_Config+0xd0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001af2:	2302      	movs	r3, #2
 8001af4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001af6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001afa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001afc:	2319      	movs	r3, #25
 8001afe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b00:	23c0      	movs	r3, #192	; 0xc0
 8001b02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b04:	2302      	movs	r3, #2
 8001b06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001b08:	2304      	movs	r3, #4
 8001b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0c:	f107 0320 	add.w	r3, r7, #32
 8001b10:	4618      	mov	r0, r3
 8001b12:	f003 fb53 	bl	80051bc <HAL_RCC_OscConfig>
 8001b16:	4603      	mov	r3, r0
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d001      	beq.n	8001b20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b1c:	f000 f820 	bl	8001b60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b20:	230f      	movs	r3, #15
 8001b22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b24:	2302      	movs	r3, #2
 8001b26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2103      	movs	r1, #3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f003 fdb4 	bl	80056ac <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b4a:	f000 f809 	bl	8001b60 <Error_Handler>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	3750      	adds	r7, #80	; 0x50
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000

08001b60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b64:	b672      	cpsid	i
}
 8001b66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b68:	e7fe      	b.n	8001b68 <Error_Handler+0x8>
	...

08001b6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b083      	sub	sp, #12
 8001b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	607b      	str	r3, [r7, #4]
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b7a:	4a0f      	ldr	r2, [pc, #60]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b80:	6453      	str	r3, [r2, #68]	; 0x44
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b8a:	607b      	str	r3, [r7, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a08      	ldr	r2, [pc, #32]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba6:	603b      	str	r3, [r7, #0]
 8001ba8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800

08001bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001bc0:	e7fe      	b.n	8001bc0 <NMI_Handler+0x4>

08001bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc2:	b480      	push	{r7}
 8001bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc6:	e7fe      	b.n	8001bc6 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	e7fe      	b.n	8001bcc <MemManage_Handler+0x4>

08001bce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd2:	e7fe      	b.n	8001bd2 <BusFault_Handler+0x4>

08001bd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bd8:	e7fe      	b.n	8001bd8 <UsageFault_Handler+0x4>

08001bda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bda:	b480      	push	{r7}
 8001bdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bde:	bf00      	nop
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr

08001bf6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c08:	f000 fcfc 	bl	8002604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

	Buzzer = 1;
 8001c14:	4b03      	ldr	r3, [pc, #12]	; (8001c24 <EXTI4_IRQHandler+0x14>)
 8001c16:	2201      	movs	r2, #1
 8001c18:	601a      	str	r2, [r3, #0]

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8001c1a:	2010      	movs	r0, #16
 8001c1c:	f001 fbc0 	bl	80033a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	2000039c 	.word	0x2000039c

08001c28 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <ADC_IRQHandler+0x10>)
 8001c2e:	f000 fd70 	bl	8002712 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	20000294 	.word	0x20000294

08001c3c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

	if ( (TIM9->SR & TIM_SR_CC2IF) >= 1) { // If the CC2IF is set it means a input capture has happened
 8001c40:	4b29      	ldr	r3, [pc, #164]	; (8001ce8 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8001c42:	691b      	ldr	r3, [r3, #16]
 8001c44:	f003 0304 	and.w	r3, r3, #4
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d038      	beq.n	8001cbe <TIM1_BRK_TIM9_IRQHandler+0x82>

		Total -= RPM[i];
 8001c4c:	4b27      	ldr	r3, [pc, #156]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a27      	ldr	r2, [pc, #156]	; (8001cf0 <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 8001c52:	7812      	ldrb	r2, [r2, #0]
 8001c54:	4611      	mov	r1, r2
 8001c56:	4a27      	ldr	r2, [pc, #156]	; (8001cf4 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 8001c58:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	4a23      	ldr	r2, [pc, #140]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001c60:	6013      	str	r3, [r2, #0]
		RPM[i] = RPMConst / (TIM9->CCR2);
 8001c62:	4b25      	ldr	r3, [pc, #148]	; (8001cf8 <TIM1_BRK_TIM9_IRQHandler+0xbc>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	4b20      	ldr	r3, [pc, #128]	; (8001ce8 <TIM1_BRK_TIM9_IRQHandler+0xac>)
 8001c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c6a:	fbb2 f1f3 	udiv	r1, r2, r3
 8001c6e:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	461a      	mov	r2, r3
 8001c74:	b289      	uxth	r1, r1
 8001c76:	4b1f      	ldr	r3, [pc, #124]	; (8001cf4 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 8001c78:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		Total += RPM[i];
 8001c7c:	4b1c      	ldr	r3, [pc, #112]	; (8001cf0 <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b1c      	ldr	r3, [pc, #112]	; (8001cf4 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 8001c84:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b18      	ldr	r3, [pc, #96]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4413      	add	r3, r2
 8001c90:	4a16      	ldr	r2, [pc, #88]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001c92:	6013      	str	r3, [r2, #0]

		i++;
 8001c94:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	3301      	adds	r3, #1
 8001c9a:	b2da      	uxtb	r2, r3
 8001c9c:	4b14      	ldr	r3, [pc, #80]	; (8001cf0 <TIM1_BRK_TIM9_IRQHandler+0xb4>)
 8001c9e:	701a      	strb	r2, [r3, #0]

		if ( i > AvgSize ) {
			i = 0;
		}

		Registers[RPMReg] = Total / AvgSize;
 8001ca0:	4b12      	ldr	r3, [pc, #72]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	0a1b      	lsrs	r3, r3, #8
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 8001caa:	80da      	strh	r2, [r3, #6]

		//Registers[RPMReg] = RPMConst / (TIM9->CCR2);

		// If maximum RPM is exceeded -> shutdown
		if ( Registers[RPMReg] > MaximumRPM ) {
 8001cac:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 8001cae:	88db      	ldrh	r3, [r3, #6]
 8001cb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d90e      	bls.n	8001cd6 <TIM1_BRK_TIM9_IRQHandler+0x9a>
			StopSequence();
 8001cb8:	f7ff fa50 	bl	800115c <StopSequence>
 8001cbc:	e00b      	b.n	8001cd6 <TIM1_BRK_TIM9_IRQHandler+0x9a>
		}
	} else {
		Registers[RPMReg] = 0; // If the CC2IF was not set it means the timer has overflowed and the motor is thus stationary
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	; (8001cfc <TIM1_BRK_TIM9_IRQHandler+0xc0>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	80da      	strh	r2, [r3, #6]
		Total = 0;
 8001cc4:	4b09      	ldr	r3, [pc, #36]	; (8001cec <TIM1_BRK_TIM9_IRQHandler+0xb0>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
		memset(RPM, 0, AvgSize * 2);
 8001cca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cce:	2100      	movs	r1, #0
 8001cd0:	4808      	ldr	r0, [pc, #32]	; (8001cf4 <TIM1_BRK_TIM9_IRQHandler+0xb8>)
 8001cd2:	f006 fa02 	bl	80080da <memset>
	}


  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cd6:	480a      	ldr	r0, [pc, #40]	; (8001d00 <TIM1_BRK_TIM9_IRQHandler+0xc4>)
 8001cd8:	f004 fb24 	bl	8006324 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8001cdc:	4809      	ldr	r0, [pc, #36]	; (8001d04 <TIM1_BRK_TIM9_IRQHandler+0xc8>)
 8001cde:	f004 fb21 	bl	8006324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	40014000 	.word	0x40014000
 8001cec:	200003a8 	.word	0x200003a8
 8001cf0:	200005ac 	.word	0x200005ac
 8001cf4:	200003ac 	.word	0x200003ac
 8001cf8:	20000290 	.word	0x20000290
 8001cfc:	20000090 	.word	0x20000090
 8001d00:	200005b4 	.word	0x200005b4
 8001d04:	2000068c 	.word	0x2000068c

08001d08 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

	PrepareCommutation (Registers[DirReg]); // Set next Commutation states
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <TIM1_TRG_COM_TIM11_IRQHandler+0x28>)
 8001d0e:	885b      	ldrh	r3, [r3, #2]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff f91e 	bl	8000f54 <PrepareCommutation>

	TIM1->SR &= ~TIM_SR_COMIF; 				// Reset COMIF in SR register
 8001d18:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <TIM1_TRG_COM_TIM11_IRQHandler+0x2c>)
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	4a05      	ldr	r2, [pc, #20]	; (8001d34 <TIM1_TRG_COM_TIM11_IRQHandler+0x2c>)
 8001d1e:	f023 0320 	bic.w	r3, r3, #32
 8001d22:	6113      	str	r3, [r2, #16]

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d24:	4804      	ldr	r0, [pc, #16]	; (8001d38 <TIM1_TRG_COM_TIM11_IRQHandler+0x30>)
 8001d26:	f004 fafd 	bl	8006324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000090 	.word	0x20000090
 8001d34:	40010000 	.word	0x40010000
 8001d38:	200005b4 	.word	0x200005b4

08001d3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	// Reset Timer 9 counter.
	TIM9->CNT = 0x0;
 8001d40:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <TIM2_IRQHandler+0x20>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	625a      	str	r2, [r3, #36]	; 0x24

	// Set COMG bit in EGR
	TIM1->EGR |= TIM_EGR_COMG;
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <TIM2_IRQHandler+0x24>)
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	4a05      	ldr	r2, [pc, #20]	; (8001d60 <TIM2_IRQHandler+0x24>)
 8001d4c:	f043 0320 	orr.w	r3, r3, #32
 8001d50:	6153      	str	r3, [r2, #20]

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d52:	4804      	ldr	r0, [pc, #16]	; (8001d64 <TIM2_IRQHandler+0x28>)
 8001d54:	f004 fae6 	bl	8006324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40014000 	.word	0x40014000
 8001d60:	40010000 	.word	0x40010000
 8001d64:	200005fc 	.word	0x200005fc

08001d68 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d6c:	4802      	ldr	r0, [pc, #8]	; (8001d78 <I2C1_EV_IRQHandler+0x10>)
 8001d6e:	f001 fd9b 	bl	80038a8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	200002f4 	.word	0x200002f4

08001d7c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d80:	4802      	ldr	r0, [pc, #8]	; (8001d8c <I2C1_ER_IRQHandler+0x10>)
 8001d82:	f001 fee4 	bl	8003b4e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	200002f4 	.word	0x200002f4

08001d90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  return 1;
 8001d94:	2301      	movs	r3, #1
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr

08001da0 <_kill>:

int _kill(int pid, int sig)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001daa:	f006 f9e9 	bl	8008180 <__errno>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2216      	movs	r2, #22
 8001db2:	601a      	str	r2, [r3, #0]
  return -1;
 8001db4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <_exit>:

void _exit (int status)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f7ff ffe7 	bl	8001da0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dd2:	e7fe      	b.n	8001dd2 <_exit+0x12>

08001dd4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
 8001de4:	e00a      	b.n	8001dfc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de6:	f3af 8000 	nop.w
 8001dea:	4601      	mov	r1, r0
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	1c5a      	adds	r2, r3, #1
 8001df0:	60ba      	str	r2, [r7, #8]
 8001df2:	b2ca      	uxtb	r2, r1
 8001df4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df6:	697b      	ldr	r3, [r7, #20]
 8001df8:	3301      	adds	r3, #1
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697a      	ldr	r2, [r7, #20]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dbf0      	blt.n	8001de6 <_read+0x12>
  }

  return len;
 8001e04:	687b      	ldr	r3, [r7, #4]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}

08001e0e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e009      	b.n	8001e34 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	1c5a      	adds	r2, r3, #1
 8001e24:	60ba      	str	r2, [r7, #8]
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	3301      	adds	r3, #1
 8001e32:	617b      	str	r3, [r7, #20]
 8001e34:	697a      	ldr	r2, [r7, #20]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	dbf1      	blt.n	8001e20 <_write+0x12>
  }
  return len;
 8001e3c:	687b      	ldr	r3, [r7, #4]
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3718      	adds	r7, #24
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <_close>:

int _close(int file)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e4e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e6e:	605a      	str	r2, [r3, #4]
  return 0;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr

08001e7e <_isatty>:

int _isatty(int file)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b083      	sub	sp, #12
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e86:	2301      	movs	r3, #1
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr

08001e94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001ea0:	2300      	movs	r3, #0
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
	...

08001eb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb8:	4a14      	ldr	r2, [pc, #80]	; (8001f0c <_sbrk+0x5c>)
 8001eba:	4b15      	ldr	r3, [pc, #84]	; (8001f10 <_sbrk+0x60>)
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec4:	4b13      	ldr	r3, [pc, #76]	; (8001f14 <_sbrk+0x64>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d102      	bne.n	8001ed2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ecc:	4b11      	ldr	r3, [pc, #68]	; (8001f14 <_sbrk+0x64>)
 8001ece:	4a12      	ldr	r2, [pc, #72]	; (8001f18 <_sbrk+0x68>)
 8001ed0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ed2:	4b10      	ldr	r3, [pc, #64]	; (8001f14 <_sbrk+0x64>)
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	4413      	add	r3, r2
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d207      	bcs.n	8001ef0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ee0:	f006 f94e 	bl	8008180 <__errno>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	220c      	movs	r2, #12
 8001ee8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
 8001eee:	e009      	b.n	8001f04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ef0:	4b08      	ldr	r3, [pc, #32]	; (8001f14 <_sbrk+0x64>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef6:	4b07      	ldr	r3, [pc, #28]	; (8001f14 <_sbrk+0x64>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4413      	add	r3, r2
 8001efe:	4a05      	ldr	r2, [pc, #20]	; (8001f14 <_sbrk+0x64>)
 8001f00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f02:	68fb      	ldr	r3, [r7, #12]
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	20020000 	.word	0x20020000
 8001f10:	00000400 	.word	0x00000400
 8001f14:	200005b0 	.word	0x200005b0
 8001f18:	20000828 	.word	0x20000828

08001f1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f20:	4b06      	ldr	r3, [pc, #24]	; (8001f3c <SystemInit+0x20>)
 8001f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f26:	4a05      	ldr	r2, [pc, #20]	; (8001f3c <SystemInit+0x20>)
 8001f28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f30:	bf00      	nop
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr
 8001f3a:	bf00      	nop
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim9;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b096      	sub	sp, #88	; 0x58
 8001f44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001f46:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
 8001f54:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f56:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	601a      	str	r2, [r3, #0]
 8001f5e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f60:	f107 0320 	add.w	r3, r7, #32
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]
 8001f68:	605a      	str	r2, [r3, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	60da      	str	r2, [r3, #12]
 8001f6e:	611a      	str	r2, [r3, #16]
 8001f70:	615a      	str	r2, [r3, #20]
 8001f72:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001f74:	463b      	mov	r3, r7
 8001f76:	2220      	movs	r2, #32
 8001f78:	2100      	movs	r1, #0
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f006 f8ad 	bl	80080da <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001f80:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001f82:	4a4b      	ldr	r2, [pc, #300]	; (80020b0 <MX_TIM1_Init+0x170>)
 8001f84:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001f86:	4b49      	ldr	r3, [pc, #292]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f8c:	4b47      	ldr	r3, [pc, #284]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1919;
 8001f92:	4b46      	ldr	r3, [pc, #280]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001f94:	f240 727f 	movw	r2, #1919	; 0x77f
 8001f98:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9a:	4b44      	ldr	r3, [pc, #272]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001fa0:	4b42      	ldr	r3, [pc, #264]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa6:	4b41      	ldr	r3, [pc, #260]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001fac:	483f      	ldr	r0, [pc, #252]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001fae:	f003 fd5d 	bl	8005a6c <HAL_TIM_Base_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001fb8:	f7ff fdd2 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001fbc:	483b      	ldr	r0, [pc, #236]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001fbe:	f003 fe36 	bl	8005c2e <HAL_TIM_PWM_Init>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001fc8:	f7ff fdca 	bl	8001b60 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001fcc:	2304      	movs	r3, #4
 8001fce:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001fd4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001fd8:	4619      	mov	r1, r3
 8001fda:	4834      	ldr	r0, [pc, #208]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001fdc:	f004 fc08 	bl	80067f0 <HAL_TIM_SlaveConfigSynchro>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d001      	beq.n	8001fea <MX_TIM1_Init+0xaa>
  {
    Error_Handler();
 8001fe6:	f7ff fdbb 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ff2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	482c      	ldr	r0, [pc, #176]	; (80020ac <MX_TIM1_Init+0x16c>)
 8001ffa:	f005 fa2f 	bl	800745c <HAL_TIMEx_MasterConfigSynchronization>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d001      	beq.n	8002008 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8002004:	f7ff fdac 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002008:	2360      	movs	r3, #96	; 0x60
 800200a:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 800200c:	2300      	movs	r3, #0
 800200e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002010:	2300      	movs	r3, #0
 8002012:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002014:	2300      	movs	r3, #0
 8002016:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800201c:	2300      	movs	r3, #0
 800201e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002020:	2300      	movs	r3, #0
 8002022:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002024:	f107 0320 	add.w	r3, r7, #32
 8002028:	2200      	movs	r2, #0
 800202a:	4619      	mov	r1, r3
 800202c:	481f      	ldr	r0, [pc, #124]	; (80020ac <MX_TIM1_Init+0x16c>)
 800202e:	f004 fb1d 	bl	800666c <HAL_TIM_PWM_ConfigChannel>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002038:	f7ff fd92 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800203c:	f107 0320 	add.w	r3, r7, #32
 8002040:	2204      	movs	r2, #4
 8002042:	4619      	mov	r1, r3
 8002044:	4819      	ldr	r0, [pc, #100]	; (80020ac <MX_TIM1_Init+0x16c>)
 8002046:	f004 fb11 	bl	800666c <HAL_TIM_PWM_ConfigChannel>
 800204a:	4603      	mov	r3, r0
 800204c:	2b00      	cmp	r3, #0
 800204e:	d001      	beq.n	8002054 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 8002050:	f7ff fd86 	bl	8001b60 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002054:	f107 0320 	add.w	r3, r7, #32
 8002058:	2208      	movs	r2, #8
 800205a:	4619      	mov	r1, r3
 800205c:	4813      	ldr	r0, [pc, #76]	; (80020ac <MX_TIM1_Init+0x16c>)
 800205e:	f004 fb05 	bl	800666c <HAL_TIM_PWM_ConfigChannel>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8002068:	f7ff fd7a 	bl	8001b60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800206c:	2300      	movs	r3, #0
 800206e:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002080:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002084:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800208a:	463b      	mov	r3, r7
 800208c:	4619      	mov	r1, r3
 800208e:	4807      	ldr	r0, [pc, #28]	; (80020ac <MX_TIM1_Init+0x16c>)
 8002090:	f005 fa52 	bl	8007538 <HAL_TIMEx_ConfigBreakDeadTime>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 800209a:	f7ff fd61 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800209e:	4803      	ldr	r0, [pc, #12]	; (80020ac <MX_TIM1_Init+0x16c>)
 80020a0:	f000 f9d8 	bl	8002454 <HAL_TIM_MspPostInit>

}
 80020a4:	bf00      	nop
 80020a6:	3758      	adds	r7, #88	; 0x58
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200005b4 	.word	0x200005b4
 80020b0:	40010000 	.word	0x40010000

080020b4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_HallSensor_InitTypeDef sConfig = {0};
 80020ba:	f107 0308 	add.w	r3, r7, #8
 80020be:	2200      	movs	r2, #0
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	609a      	str	r2, [r3, #8]
 80020c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020c8:	463b      	mov	r3, r7
 80020ca:	2200      	movs	r2, #0
 80020cc:	601a      	str	r2, [r3, #0]
 80020ce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020d0:	4b1c      	ldr	r3, [pc, #112]	; (8002144 <MX_TIM2_Init+0x90>)
 80020d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80020d8:	4b1a      	ldr	r3, [pc, #104]	; (8002144 <MX_TIM2_Init+0x90>)
 80020da:	2200      	movs	r2, #0
 80020dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020de:	4b19      	ldr	r3, [pc, #100]	; (8002144 <MX_TIM2_Init+0x90>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020e4:	4b17      	ldr	r3, [pc, #92]	; (8002144 <MX_TIM2_Init+0x90>)
 80020e6:	f04f 32ff 	mov.w	r2, #4294967295
 80020ea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020ec:	4b15      	ldr	r3, [pc, #84]	; (8002144 <MX_TIM2_Init+0x90>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020f2:	4b14      	ldr	r3, [pc, #80]	; (8002144 <MX_TIM2_Init+0x90>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	619a      	str	r2, [r3, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80020f8:	2300      	movs	r3, #0
 80020fa:	60bb      	str	r3, [r7, #8]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80020fc:	2300      	movs	r3, #0
 80020fe:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Filter = 0;
 8002100:	2300      	movs	r3, #0
 8002102:	613b      	str	r3, [r7, #16]
  sConfig.Commutation_Delay = 0;
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_HallSensor_Init(&htim2, &sConfig) != HAL_OK)
 8002108:	f107 0308 	add.w	r3, r7, #8
 800210c:	4619      	mov	r1, r3
 800210e:	480d      	ldr	r0, [pc, #52]	; (8002144 <MX_TIM2_Init+0x90>)
 8002110:	f005 f842 	bl	8007198 <HAL_TIMEx_HallSensor_Init>
 8002114:	4603      	mov	r3, r0
 8002116:	2b00      	cmp	r3, #0
 8002118:	d001      	beq.n	800211e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800211a:	f7ff fd21 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 800211e:	2350      	movs	r3, #80	; 0x50
 8002120:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002122:	2300      	movs	r3, #0
 8002124:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002126:	463b      	mov	r3, r7
 8002128:	4619      	mov	r1, r3
 800212a:	4806      	ldr	r0, [pc, #24]	; (8002144 <MX_TIM2_Init+0x90>)
 800212c:	f005 f996 	bl	800745c <HAL_TIMEx_MasterConfigSynchronization>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002136:	f7ff fd13 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800213a:	bf00      	nop
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	200005fc 	.word	0x200005fc

08002148 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	; 0x28
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800214e:	f107 0320 	add.w	r3, r7, #32
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002158:	1d3b      	adds	r3, r7, #4
 800215a:	2200      	movs	r2, #0
 800215c:	601a      	str	r2, [r3, #0]
 800215e:	605a      	str	r2, [r3, #4]
 8002160:	609a      	str	r2, [r3, #8]
 8002162:	60da      	str	r2, [r3, #12]
 8002164:	611a      	str	r2, [r3, #16]
 8002166:	615a      	str	r2, [r3, #20]
 8002168:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800216a:	4b20      	ldr	r3, [pc, #128]	; (80021ec <MX_TIM3_Init+0xa4>)
 800216c:	4a20      	ldr	r2, [pc, #128]	; (80021f0 <MX_TIM3_Init+0xa8>)
 800216e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002170:	4b1e      	ldr	r3, [pc, #120]	; (80021ec <MX_TIM3_Init+0xa4>)
 8002172:	2200      	movs	r2, #0
 8002174:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002176:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <MX_TIM3_Init+0xa4>)
 8002178:	2200      	movs	r2, #0
 800217a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 959;
 800217c:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <MX_TIM3_Init+0xa4>)
 800217e:	f240 32bf 	movw	r2, #959	; 0x3bf
 8002182:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002184:	4b19      	ldr	r3, [pc, #100]	; (80021ec <MX_TIM3_Init+0xa4>)
 8002186:	2200      	movs	r2, #0
 8002188:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218a:	4b18      	ldr	r3, [pc, #96]	; (80021ec <MX_TIM3_Init+0xa4>)
 800218c:	2200      	movs	r2, #0
 800218e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002190:	4816      	ldr	r0, [pc, #88]	; (80021ec <MX_TIM3_Init+0xa4>)
 8002192:	f003 fd4c 	bl	8005c2e <HAL_TIM_PWM_Init>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800219c:	f7ff fce0 	bl	8001b60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80021a0:	2320      	movs	r3, #32
 80021a2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a4:	2300      	movs	r3, #0
 80021a6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021a8:	f107 0320 	add.w	r3, r7, #32
 80021ac:	4619      	mov	r1, r3
 80021ae:	480f      	ldr	r0, [pc, #60]	; (80021ec <MX_TIM3_Init+0xa4>)
 80021b0:	f005 f954 	bl	800745c <HAL_TIMEx_MasterConfigSynchronization>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80021ba:	f7ff fcd1 	bl	8001b60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021be:	2360      	movs	r3, #96	; 0x60
 80021c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021c2:	2300      	movs	r3, #0
 80021c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ca:	2300      	movs	r3, #0
 80021cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021ce:	1d3b      	adds	r3, r7, #4
 80021d0:	2200      	movs	r2, #0
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_TIM3_Init+0xa4>)
 80021d6:	f004 fa49 	bl	800666c <HAL_TIM_PWM_ConfigChannel>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80021e0:	f7ff fcbe 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	3728      	adds	r7, #40	; 0x28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000644 	.word	0x20000644
 80021f0:	40000400 	.word	0x40000400

080021f4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_IC_InitTypeDef sConfigIC = {0};
 80021fa:	463b      	mov	r3, r7
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8002206:	4b19      	ldr	r3, [pc, #100]	; (800226c <MX_TIM9_Init+0x78>)
 8002208:	4a19      	ldr	r2, [pc, #100]	; (8002270 <MX_TIM9_Init+0x7c>)
 800220a:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 1499;
 800220c:	4b17      	ldr	r3, [pc, #92]	; (800226c <MX_TIM9_Init+0x78>)
 800220e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002212:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002214:	4b15      	ldr	r3, [pc, #84]	; (800226c <MX_TIM9_Init+0x78>)
 8002216:	2200      	movs	r2, #0
 8002218:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 63999;
 800221a:	4b14      	ldr	r3, [pc, #80]	; (800226c <MX_TIM9_Init+0x78>)
 800221c:	f64f 12ff 	movw	r2, #63999	; 0xf9ff
 8002220:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002222:	4b12      	ldr	r3, [pc, #72]	; (800226c <MX_TIM9_Init+0x78>)
 8002224:	2200      	movs	r2, #0
 8002226:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002228:	4b10      	ldr	r3, [pc, #64]	; (800226c <MX_TIM9_Init+0x78>)
 800222a:	2200      	movs	r2, #0
 800222c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim9) != HAL_OK)
 800222e:	480f      	ldr	r0, [pc, #60]	; (800226c <MX_TIM9_Init+0x78>)
 8002230:	f003 fe60 	bl	8005ef4 <HAL_TIM_IC_Init>
 8002234:	4603      	mov	r3, r0
 8002236:	2b00      	cmp	r3, #0
 8002238:	d001      	beq.n	800223e <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 800223a:	f7ff fc91 	bl	8001b60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800223e:	2300      	movs	r3, #0
 8002240:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002242:	2301      	movs	r3, #1
 8002244:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 2;
 800224a:	2302      	movs	r3, #2
 800224c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim9, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800224e:	463b      	mov	r3, r7
 8002250:	2204      	movs	r2, #4
 8002252:	4619      	mov	r1, r3
 8002254:	4805      	ldr	r0, [pc, #20]	; (800226c <MX_TIM9_Init+0x78>)
 8002256:	f004 f96d 	bl	8006534 <HAL_TIM_IC_ConfigChannel>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d001      	beq.n	8002264 <MX_TIM9_Init+0x70>
  {
    Error_Handler();
 8002260:	f7ff fc7e 	bl	8001b60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8002264:	bf00      	nop
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	2000068c 	.word	0x2000068c
 8002270:	40014000 	.word	0x40014000

08002274 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a12      	ldr	r2, [pc, #72]	; (80022cc <HAL_TIM_Base_MspInit+0x58>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d11d      	bne.n	80022c2 <HAL_TIM_Base_MspInit+0x4e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	4b11      	ldr	r3, [pc, #68]	; (80022d0 <HAL_TIM_Base_MspInit+0x5c>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	4a10      	ldr	r2, [pc, #64]	; (80022d0 <HAL_TIM_Base_MspInit+0x5c>)
 8002290:	f043 0301 	orr.w	r3, r3, #1
 8002294:	6453      	str	r3, [r2, #68]	; 0x44
 8002296:	4b0e      	ldr	r3, [pc, #56]	; (80022d0 <HAL_TIM_Base_MspInit+0x5c>)
 8002298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	60fb      	str	r3, [r7, #12]
 80022a0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80022a2:	2200      	movs	r2, #0
 80022a4:	2100      	movs	r1, #0
 80022a6:	2018      	movs	r0, #24
 80022a8:	f000 fe75 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80022ac:	2018      	movs	r0, #24
 80022ae:	f000 fe8e 	bl	8002fce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80022b2:	2200      	movs	r2, #0
 80022b4:	2100      	movs	r1, #0
 80022b6:	201a      	movs	r0, #26
 80022b8:	f000 fe6d 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80022bc:	201a      	movs	r0, #26
 80022be:	f000 fe86 	bl	8002fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80022c2:	bf00      	nop
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	40010000 	.word	0x40010000
 80022d0:	40023800 	.word	0x40023800

080022d4 <HAL_TIMEx_HallSensor_MspInit>:

void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef* timex_hallsensorHandle)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b08a      	sub	sp, #40	; 0x28
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022dc:	f107 0314 	add.w	r3, r7, #20
 80022e0:	2200      	movs	r2, #0
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	605a      	str	r2, [r3, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	60da      	str	r2, [r3, #12]
 80022ea:	611a      	str	r2, [r3, #16]
  if(timex_hallsensorHandle->Instance==TIM2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f4:	d133      	bne.n	800235e <HAL_TIMEx_HallSensor_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022f6:	2300      	movs	r3, #0
 80022f8:	613b      	str	r3, [r7, #16]
 80022fa:	4b1b      	ldr	r3, [pc, #108]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	4a1a      	ldr	r2, [pc, #104]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	6413      	str	r3, [r2, #64]	; 0x40
 8002306:	4b18      	ldr	r3, [pc, #96]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 8002308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230a:	f003 0301 	and.w	r3, r3, #1
 800230e:	613b      	str	r3, [r7, #16]
 8002310:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002312:	2300      	movs	r3, #0
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	4b14      	ldr	r3, [pc, #80]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	4a13      	ldr	r2, [pc, #76]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 800231c:	f043 0301 	orr.w	r3, r3, #1
 8002320:	6313      	str	r3, [r2, #48]	; 0x30
 8002322:	4b11      	ldr	r3, [pc, #68]	; (8002368 <HAL_TIMEx_HallSensor_MspInit+0x94>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	60fb      	str	r3, [r7, #12]
 800232c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800232e:	2307      	movs	r3, #7
 8002330:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002336:	2301      	movs	r3, #1
 8002338:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800233a:	2300      	movs	r3, #0
 800233c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800233e:	2301      	movs	r3, #1
 8002340:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002342:	f107 0314 	add.w	r3, r7, #20
 8002346:	4619      	mov	r1, r3
 8002348:	4808      	ldr	r0, [pc, #32]	; (800236c <HAL_TIMEx_HallSensor_MspInit+0x98>)
 800234a:	f000 fe8b 	bl	8003064 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2100      	movs	r1, #0
 8002352:	201c      	movs	r0, #28
 8002354:	f000 fe1f 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002358:	201c      	movs	r0, #28
 800235a:	f000 fe38 	bl	8002fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800235e:	bf00      	nop
 8002360:	3728      	adds	r7, #40	; 0x28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40023800 	.word	0x40023800
 800236c:	40020000 	.word	0x40020000

08002370 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a0b      	ldr	r2, [pc, #44]	; (80023ac <HAL_TIM_PWM_MspInit+0x3c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d10d      	bne.n	800239e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	60fb      	str	r3, [r7, #12]
 8002386:	4b0a      	ldr	r3, [pc, #40]	; (80023b0 <HAL_TIM_PWM_MspInit+0x40>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a09      	ldr	r2, [pc, #36]	; (80023b0 <HAL_TIM_PWM_MspInit+0x40>)
 800238c:	f043 0302 	orr.w	r3, r3, #2
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b07      	ldr	r3, [pc, #28]	; (80023b0 <HAL_TIM_PWM_MspInit+0x40>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f003 0302 	and.w	r3, r3, #2
 800239a:	60fb      	str	r3, [r7, #12]
 800239c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800239e:	bf00      	nop
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40000400 	.word	0x40000400
 80023b0:	40023800 	.word	0x40023800

080023b4 <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b08a      	sub	sp, #40	; 0x28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023bc:	f107 0314 	add.w	r3, r7, #20
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	60da      	str	r2, [r3, #12]
 80023ca:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM9)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a1d      	ldr	r2, [pc, #116]	; (8002448 <HAL_TIM_IC_MspInit+0x94>)
 80023d2:	4293      	cmp	r3, r2
 80023d4:	d133      	bne.n	800243e <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* TIM9 clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80023d6:	2300      	movs	r3, #0
 80023d8:	613b      	str	r3, [r7, #16]
 80023da:	4b1c      	ldr	r3, [pc, #112]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 80023dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023de:	4a1b      	ldr	r2, [pc, #108]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 80023e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023e4:	6453      	str	r3, [r2, #68]	; 0x44
 80023e6:	4b19      	ldr	r3, [pc, #100]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 80023e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ee:	613b      	str	r3, [r7, #16]
 80023f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b15      	ldr	r3, [pc, #84]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 80023f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fa:	4a14      	ldr	r2, [pc, #80]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6313      	str	r3, [r2, #48]	; 0x30
 8002402:	4b12      	ldr	r3, [pc, #72]	; (800244c <HAL_TIM_IC_MspInit+0x98>)
 8002404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
    /**TIM9 GPIO Configuration
    PA3     ------> TIM9_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800240e:	2308      	movs	r3, #8
 8002410:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002412:	2302      	movs	r3, #2
 8002414:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002416:	2301      	movs	r3, #1
 8002418:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 800241e:	2303      	movs	r3, #3
 8002420:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002422:	f107 0314 	add.w	r3, r7, #20
 8002426:	4619      	mov	r1, r3
 8002428:	4809      	ldr	r0, [pc, #36]	; (8002450 <HAL_TIM_IC_MspInit+0x9c>)
 800242a:	f000 fe1b 	bl	8003064 <HAL_GPIO_Init>

    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	2018      	movs	r0, #24
 8002434:	f000 fdaf 	bl	8002f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002438:	2018      	movs	r0, #24
 800243a:	f000 fdc8 	bl	8002fce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 800243e:	bf00      	nop
 8002440:	3728      	adds	r7, #40	; 0x28
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40014000 	.word	0x40014000
 800244c:	40023800 	.word	0x40023800
 8002450:	40020000 	.word	0x40020000

08002454 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08a      	sub	sp, #40	; 0x28
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 0314 	add.w	r3, r7, #20
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a22      	ldr	r2, [pc, #136]	; (80024fc <HAL_TIM_MspPostInit+0xa8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d13d      	bne.n	80024f2 <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	613b      	str	r3, [r7, #16]
 800247a:	4b21      	ldr	r3, [pc, #132]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	4a20      	ldr	r2, [pc, #128]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	4b1e      	ldr	r3, [pc, #120]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4b1a      	ldr	r3, [pc, #104]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a19      	ldr	r2, [pc, #100]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b17      	ldr	r3, [pc, #92]	; (8002500 <HAL_TIM_MspPostInit+0xac>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60fb      	str	r3, [r7, #12]
 80024ac:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80024ae:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80024b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024bc:	2300      	movs	r3, #0
 80024be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024c0:	2301      	movs	r3, #1
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	480e      	ldr	r0, [pc, #56]	; (8002504 <HAL_TIM_MspPostInit+0xb0>)
 80024cc:	f000 fdca 	bl	8003064 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80024d0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80024d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d6:	2302      	movs	r3, #2
 80024d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024de:	2300      	movs	r3, #0
 80024e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024e2:	2301      	movs	r3, #1
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024e6:	f107 0314 	add.w	r3, r7, #20
 80024ea:	4619      	mov	r1, r3
 80024ec:	4806      	ldr	r0, [pc, #24]	; (8002508 <HAL_TIM_MspPostInit+0xb4>)
 80024ee:	f000 fdb9 	bl	8003064 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80024f2:	bf00      	nop
 80024f4:	3728      	adds	r7, #40	; 0x28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40010000 	.word	0x40010000
 8002500:	40023800 	.word	0x40023800
 8002504:	40020400 	.word	0x40020400
 8002508:	40020000 	.word	0x40020000

0800250c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800250c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002544 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002510:	480d      	ldr	r0, [pc, #52]	; (8002548 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002512:	490e      	ldr	r1, [pc, #56]	; (800254c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002514:	4a0e      	ldr	r2, [pc, #56]	; (8002550 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002518:	e002      	b.n	8002520 <LoopCopyDataInit>

0800251a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800251a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800251c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800251e:	3304      	adds	r3, #4

08002520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002524:	d3f9      	bcc.n	800251a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002526:	4a0b      	ldr	r2, [pc, #44]	; (8002554 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002528:	4c0b      	ldr	r4, [pc, #44]	; (8002558 <LoopFillZerobss+0x26>)
  movs r3, #0
 800252a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800252c:	e001      	b.n	8002532 <LoopFillZerobss>

0800252e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800252e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002530:	3204      	adds	r2, #4

08002532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002534:	d3fb      	bcc.n	800252e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002536:	f7ff fcf1 	bl	8001f1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800253a:	f005 fe27 	bl	800818c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800253e:	f7ff fa49 	bl	80019d4 <main>
  bx  lr    
 8002542:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002544:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002548:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800254c:	2000026c 	.word	0x2000026c
  ldr r2, =_sidata
 8002550:	0800a334 	.word	0x0800a334
  ldr r2, =_sbss
 8002554:	2000026c 	.word	0x2000026c
  ldr r4, =_ebss
 8002558:	20000824 	.word	0x20000824

0800255c <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800255c:	e7fe      	b.n	800255c <DMA1_Stream0_IRQHandler>
	...

08002560 <HAL_Init>:
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
 8002564:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0d      	ldr	r2, [pc, #52]	; (80025a0 <HAL_Init+0x40>)
 800256a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800256e:	6013      	str	r3, [r2, #0]
 8002570:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <HAL_Init+0x40>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <HAL_Init+0x40>)
 8002576:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800257a:	6013      	str	r3, [r2, #0]
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <HAL_Init+0x40>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a07      	ldr	r2, [pc, #28]	; (80025a0 <HAL_Init+0x40>)
 8002582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	2003      	movs	r0, #3
 800258a:	f000 fcf9 	bl	8002f80 <HAL_NVIC_SetPriorityGrouping>
 800258e:	200f      	movs	r0, #15
 8002590:	f000 f808 	bl	80025a4 <HAL_InitTick>
 8002594:	f7ff faea 	bl	8001b6c <HAL_MspInit>
 8002598:	2300      	movs	r3, #0
 800259a:	4618      	mov	r0, r3
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023c00 	.word	0x40023c00

080025a4 <HAL_InitTick>:
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_InitTick+0x54>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4b12      	ldr	r3, [pc, #72]	; (80025fc <HAL_InitTick+0x58>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	4619      	mov	r1, r3
 80025b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80025be:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 fd11 	bl	8002fea <HAL_SYSTICK_Config>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_InitTick+0x2e>
 80025ce:	2301      	movs	r3, #1
 80025d0:	e00e      	b.n	80025f0 <HAL_InitTick+0x4c>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b0f      	cmp	r3, #15
 80025d6:	d80a      	bhi.n	80025ee <HAL_InitTick+0x4a>
 80025d8:	2200      	movs	r2, #0
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	f000 fcd9 	bl	8002f96 <HAL_NVIC_SetPriority>
 80025e4:	4a06      	ldr	r2, [pc, #24]	; (8002600 <HAL_InitTick+0x5c>)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6013      	str	r3, [r2, #0]
 80025ea:	2300      	movs	r3, #0
 80025ec:	e000      	b.n	80025f0 <HAL_InitTick+0x4c>
 80025ee:	2301      	movs	r3, #1
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000098 	.word	0x20000098
 80025fc:	200000a0 	.word	0x200000a0
 8002600:	2000009c 	.word	0x2000009c

08002604 <HAL_IncTick>:
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <HAL_IncTick+0x20>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	461a      	mov	r2, r3
 800260e:	4b06      	ldr	r3, [pc, #24]	; (8002628 <HAL_IncTick+0x24>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4413      	add	r3, r2
 8002614:	4a04      	ldr	r2, [pc, #16]	; (8002628 <HAL_IncTick+0x24>)
 8002616:	6013      	str	r3, [r2, #0]
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	200000a0 	.word	0x200000a0
 8002628:	200006d4 	.word	0x200006d4

0800262c <HAL_GetTick>:
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <HAL_GetTick+0x14>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	200006d4 	.word	0x200006d4

08002644 <HAL_Delay>:
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	f7ff ffee 	bl	800262c <HAL_GetTick>
 8002650:	60b8      	str	r0, [r7, #8]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	60fb      	str	r3, [r7, #12]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265c:	d005      	beq.n	800266a <HAL_Delay+0x26>
 800265e:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <HAL_Delay+0x44>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4413      	add	r3, r2
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	bf00      	nop
 800266c:	f7ff ffde 	bl	800262c <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	429a      	cmp	r2, r3
 800267a:	d8f7      	bhi.n	800266c <HAL_Delay+0x28>
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200000a0 	.word	0x200000a0

0800268c <HAL_ADC_Init>:
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
 8002694:	2300      	movs	r3, #0
 8002696:	73fb      	strb	r3, [r7, #15]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d101      	bne.n	80026a2 <HAL_ADC_Init+0x16>
 800269e:	2301      	movs	r3, #1
 80026a0:	e033      	b.n	800270a <HAL_ADC_Init+0x7e>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d109      	bne.n	80026be <HAL_ADC_Init+0x32>
 80026aa:	6878      	ldr	r0, [r7, #4]
 80026ac:	f7fe fe44 	bl	8001338 <HAL_ADC_MspInit>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	645a      	str	r2, [r3, #68]	; 0x44
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c2:	f003 0310 	and.w	r3, r3, #16
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d118      	bne.n	80026fc <HAL_ADC_Init+0x70>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80026d2:	f023 0302 	bic.w	r3, r3, #2
 80026d6:	f043 0202 	orr.w	r2, r3, #2
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 fa78 	bl	8002bd4 <ADC_Init>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	645a      	str	r2, [r3, #68]	; 0x44
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f023 0303 	bic.w	r3, r3, #3
 80026f2:	f043 0201 	orr.w	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	641a      	str	r2, [r3, #64]	; 0x40
 80026fa:	e001      	b.n	8002700 <HAL_ADC_Init+0x74>
 80026fc:	2301      	movs	r3, #1
 80026fe:	73fb      	strb	r3, [r7, #15]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_ADC_IRQHandler>:
 8002712:	b580      	push	{r7, lr}
 8002714:	b086      	sub	sp, #24
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	2300      	movs	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	68bb      	ldr	r3, [r7, #8]
 800273c:	f003 0320 	and.w	r3, r3, #32
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d049      	beq.n	80027dc <HAL_ADC_IRQHandler+0xca>
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d046      	beq.n	80027dc <HAL_ADC_IRQHandler+0xca>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	f003 0310 	and.w	r3, r3, #16
 8002756:	2b00      	cmp	r3, #0
 8002758:	d105      	bne.n	8002766 <HAL_ADC_IRQHandler+0x54>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	641a      	str	r2, [r3, #64]	; 0x40
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d12b      	bne.n	80027cc <HAL_ADC_IRQHandler+0xba>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	7e1b      	ldrb	r3, [r3, #24]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d127      	bne.n	80027cc <HAL_ADC_IRQHandler+0xba>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002782:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d006      	beq.n	8002798 <HAL_ADC_IRQHandler+0x86>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002794:	2b00      	cmp	r3, #0
 8002796:	d119      	bne.n	80027cc <HAL_ADC_IRQHandler+0xba>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0220 	bic.w	r2, r2, #32
 80027a6:	605a      	str	r2, [r3, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	641a      	str	r2, [r3, #64]	; 0x40
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d105      	bne.n	80027cc <HAL_ADC_IRQHandler+0xba>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c4:	f043 0201 	orr.w	r2, r3, #1
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	641a      	str	r2, [r3, #64]	; 0x40
 80027cc:	6878      	ldr	r0, [r7, #4]
 80027ce:	f000 f8b0 	bl	8002932 <HAL_ADC_ConvCpltCallback>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f06f 0212 	mvn.w	r2, #18
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	617b      	str	r3, [r7, #20]
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027ea:	613b      	str	r3, [r7, #16]
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d057      	beq.n	80028a2 <HAL_ADC_IRQHandler+0x190>
 80027f2:	693b      	ldr	r3, [r7, #16]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d054      	beq.n	80028a2 <HAL_ADC_IRQHandler+0x190>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fc:	f003 0310 	and.w	r3, r3, #16
 8002800:	2b00      	cmp	r3, #0
 8002802:	d105      	bne.n	8002810 <HAL_ADC_IRQHandler+0xfe>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002808:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	641a      	str	r2, [r3, #64]	; 0x40
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d139      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002824:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002828:	2b00      	cmp	r3, #0
 800282a:	d006      	beq.n	800283a <HAL_ADC_IRQHandler+0x128>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002836:	2b00      	cmp	r3, #0
 8002838:	d12b      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002844:	2b00      	cmp	r3, #0
 8002846:	d124      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d11d      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	7e1b      	ldrb	r3, [r3, #24]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d119      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	685a      	ldr	r2, [r3, #4]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800286c:	605a      	str	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	641a      	str	r2, [r3, #64]	; 0x40
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002882:	2b00      	cmp	r3, #0
 8002884:	d105      	bne.n	8002892 <HAL_ADC_IRQHandler+0x180>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f000 fa9a 	bl	8002dcc <HAL_ADCEx_InjectedConvCpltCallback>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f06f 020c 	mvn.w	r2, #12
 80028a0:	601a      	str	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d017      	beq.n	80028e8 <HAL_ADC_IRQHandler+0x1d6>
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d014      	beq.n	80028e8 <HAL_ADC_IRQHandler+0x1d6>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 0301 	and.w	r3, r3, #1
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d10d      	bne.n	80028e8 <HAL_ADC_IRQHandler+0x1d6>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	641a      	str	r2, [r3, #64]	; 0x40
 80028d8:	6878      	ldr	r0, [r7, #4]
 80028da:	f000 f834 	bl	8002946 <HAL_ADC_LevelOutOfWindowCallback>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f06f 0201 	mvn.w	r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	f003 0320 	and.w	r3, r3, #32
 80028ee:	617b      	str	r3, [r7, #20]
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80028f6:	613b      	str	r3, [r7, #16]
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d015      	beq.n	800292a <HAL_ADC_IRQHandler+0x218>
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d012      	beq.n	800292a <HAL_ADC_IRQHandler+0x218>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002908:	f043 0202 	orr.w	r2, r3, #2
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	645a      	str	r2, [r3, #68]	; 0x44
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f06f 0220 	mvn.w	r2, #32
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 f81d 	bl	800295a <HAL_ADC_ErrorCallback>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f06f 0220 	mvn.w	r2, #32
 8002928:	601a      	str	r2, [r3, #0]
 800292a:	bf00      	nop
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}

08002932 <HAL_ADC_ConvCpltCallback>:
 8002932:	b480      	push	{r7}
 8002934:	b083      	sub	sp, #12
 8002936:	af00      	add	r7, sp, #0
 8002938:	6078      	str	r0, [r7, #4]
 800293a:	bf00      	nop
 800293c:	370c      	adds	r7, #12
 800293e:	46bd      	mov	sp, r7
 8002940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002944:	4770      	bx	lr

08002946 <HAL_ADC_LevelOutOfWindowCallback>:
 8002946:	b480      	push	{r7}
 8002948:	b083      	sub	sp, #12
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
 800294e:	bf00      	nop
 8002950:	370c      	adds	r7, #12
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <HAL_ADC_ErrorCallback>:
 800295a:	b480      	push	{r7}
 800295c:	b083      	sub	sp, #12
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	bf00      	nop
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
	...

08002970 <HAL_ADC_ConfigChannel>:
 8002970:	b480      	push	{r7}
 8002972:	b085      	sub	sp, #20
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_ADC_ConfigChannel+0x1c>
 8002988:	2302      	movs	r3, #2
 800298a:	e113      	b.n	8002bb4 <HAL_ADC_ConfigChannel+0x244>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	2b09      	cmp	r3, #9
 800299a:	d925      	bls.n	80029e8 <HAL_ADC_ConfigChannel+0x78>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68d9      	ldr	r1, [r3, #12]
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	461a      	mov	r2, r3
 80029aa:	4613      	mov	r3, r2
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	4413      	add	r3, r2
 80029b0:	3b1e      	subs	r3, #30
 80029b2:	2207      	movs	r2, #7
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43da      	mvns	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	400a      	ands	r2, r1
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68d9      	ldr	r1, [r3, #12]
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	689a      	ldr	r2, [r3, #8]
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	4618      	mov	r0, r3
 80029d4:	4603      	mov	r3, r0
 80029d6:	005b      	lsls	r3, r3, #1
 80029d8:	4403      	add	r3, r0
 80029da:	3b1e      	subs	r3, #30
 80029dc:	409a      	lsls	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	60da      	str	r2, [r3, #12]
 80029e6:	e022      	b.n	8002a2e <HAL_ADC_ConfigChannel+0xbe>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6919      	ldr	r1, [r3, #16]
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	461a      	mov	r2, r3
 80029f6:	4613      	mov	r3, r2
 80029f8:	005b      	lsls	r3, r3, #1
 80029fa:	4413      	add	r3, r2
 80029fc:	2207      	movs	r2, #7
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43da      	mvns	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	400a      	ands	r2, r1
 8002a0a:	611a      	str	r2, [r3, #16]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	6919      	ldr	r1, [r3, #16]
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	b29b      	uxth	r3, r3
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	4403      	add	r3, r0
 8002a24:	409a      	lsls	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	611a      	str	r2, [r3, #16]
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	d824      	bhi.n	8002a80 <HAL_ADC_ConfigChannel+0x110>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	4413      	add	r3, r2
 8002a46:	3b05      	subs	r3, #5
 8002a48:	221f      	movs	r2, #31
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	43da      	mvns	r2, r3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	400a      	ands	r2, r1
 8002a56:	635a      	str	r2, [r3, #52]	; 0x34
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	b29b      	uxth	r3, r3
 8002a64:	4618      	mov	r0, r3
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	685a      	ldr	r2, [r3, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	3b05      	subs	r3, #5
 8002a72:	fa00 f203 	lsl.w	r2, r0, r3
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	430a      	orrs	r2, r1
 8002a7c:	635a      	str	r2, [r3, #52]	; 0x34
 8002a7e:	e04c      	b.n	8002b1a <HAL_ADC_ConfigChannel+0x1aa>
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685b      	ldr	r3, [r3, #4]
 8002a84:	2b0c      	cmp	r3, #12
 8002a86:	d824      	bhi.n	8002ad2 <HAL_ADC_ConfigChannel+0x162>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685a      	ldr	r2, [r3, #4]
 8002a92:	4613      	mov	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	4413      	add	r3, r2
 8002a98:	3b23      	subs	r3, #35	; 0x23
 8002a9a:	221f      	movs	r2, #31
 8002a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa0:	43da      	mvns	r2, r3
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	400a      	ands	r2, r1
 8002aa8:	631a      	str	r2, [r3, #48]	; 0x30
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685a      	ldr	r2, [r3, #4]
 8002abc:	4613      	mov	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	4413      	add	r3, r2
 8002ac2:	3b23      	subs	r3, #35	; 0x23
 8002ac4:	fa00 f203 	lsl.w	r2, r0, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	631a      	str	r2, [r3, #48]	; 0x30
 8002ad0:	e023      	b.n	8002b1a <HAL_ADC_ConfigChannel+0x1aa>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685a      	ldr	r2, [r3, #4]
 8002adc:	4613      	mov	r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	4413      	add	r3, r2
 8002ae2:	3b41      	subs	r3, #65	; 0x41
 8002ae4:	221f      	movs	r2, #31
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	43da      	mvns	r2, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	400a      	ands	r2, r1
 8002af2:	62da      	str	r2, [r3, #44]	; 0x2c
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4618      	mov	r0, r3
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	685a      	ldr	r2, [r3, #4]
 8002b06:	4613      	mov	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	4413      	add	r3, r2
 8002b0c:	3b41      	subs	r3, #65	; 0x41
 8002b0e:	fa00 f203 	lsl.w	r2, r0, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	430a      	orrs	r2, r1
 8002b18:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b1a:	4b29      	ldr	r3, [pc, #164]	; (8002bc0 <HAL_ADC_ConfigChannel+0x250>)
 8002b1c:	60fb      	str	r3, [r7, #12]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a28      	ldr	r2, [pc, #160]	; (8002bc4 <HAL_ADC_ConfigChannel+0x254>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d10f      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x1d8>
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b12      	cmp	r3, #18
 8002b2e:	d10b      	bne.n	8002b48 <HAL_ADC_ConfigChannel+0x1d8>
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	605a      	str	r2, [r3, #4]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	605a      	str	r2, [r3, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a1d      	ldr	r2, [pc, #116]	; (8002bc4 <HAL_ADC_ConfigChannel+0x254>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d12b      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x23a>
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a1c      	ldr	r2, [pc, #112]	; (8002bc8 <HAL_ADC_ConfigChannel+0x258>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d003      	beq.n	8002b64 <HAL_ADC_ConfigChannel+0x1f4>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2b11      	cmp	r3, #17
 8002b62:	d122      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x23a>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	605a      	str	r2, [r3, #4]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	605a      	str	r2, [r3, #4]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4a11      	ldr	r2, [pc, #68]	; (8002bc8 <HAL_ADC_ConfigChannel+0x258>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d111      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x23a>
 8002b86:	4b11      	ldr	r3, [pc, #68]	; (8002bcc <HAL_ADC_ConfigChannel+0x25c>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a11      	ldr	r2, [pc, #68]	; (8002bd0 <HAL_ADC_ConfigChannel+0x260>)
 8002b8c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b90:	0c9a      	lsrs	r2, r3, #18
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
 8002b9c:	e002      	b.n	8002ba4 <HAL_ADC_ConfigChannel+0x234>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	60bb      	str	r3, [r7, #8]
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1f9      	bne.n	8002b9e <HAL_ADC_ConfigChannel+0x22e>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr
 8002bc0:	40012300 	.word	0x40012300
 8002bc4:	40012000 	.word	0x40012000
 8002bc8:	10000012 	.word	0x10000012
 8002bcc:	20000098 	.word	0x20000098
 8002bd0:	431bde83 	.word	0x431bde83

08002bd4 <ADC_Init>:
 8002bd4:	b480      	push	{r7}
 8002bd6:	b085      	sub	sp, #20
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	4b79      	ldr	r3, [pc, #484]	; (8002dc4 <ADC_Init+0x1f0>)
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	605a      	str	r2, [r3, #4]
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	685a      	ldr	r2, [r3, #4]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	431a      	orrs	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	685a      	ldr	r2, [r3, #4]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	6859      	ldr	r1, [r3, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	691b      	ldr	r3, [r3, #16]
 8002c14:	021a      	lsls	r2, r3, #8
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	605a      	str	r2, [r3, #4]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002c2c:	605a      	str	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6859      	ldr	r1, [r3, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	689a      	ldr	r2, [r3, #8]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	430a      	orrs	r2, r1
 8002c3e:	605a      	str	r2, [r3, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	689a      	ldr	r2, [r3, #8]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6899      	ldr	r1, [r3, #8]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	430a      	orrs	r2, r1
 8002c60:	609a      	str	r2, [r3, #8]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c66:	4a58      	ldr	r2, [pc, #352]	; (8002dc8 <ADC_Init+0x1f4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d022      	beq.n	8002cb2 <ADC_Init+0xde>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689a      	ldr	r2, [r3, #8]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	6899      	ldr	r1, [r3, #8]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	430a      	orrs	r2, r1
 8002c8c:	609a      	str	r2, [r3, #8]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	689a      	ldr	r2, [r3, #8]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002c9c:	609a      	str	r2, [r3, #8]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	6899      	ldr	r1, [r3, #8]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	e00f      	b.n	8002cd2 <ADC_Init+0xfe>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002cc0:	609a      	str	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	689a      	ldr	r2, [r3, #8]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002cd0:	609a      	str	r2, [r3, #8]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0202 	bic.w	r2, r2, #2
 8002ce0:	609a      	str	r2, [r3, #8]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	6899      	ldr	r1, [r3, #8]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	7e1b      	ldrb	r3, [r3, #24]
 8002cec:	005a      	lsls	r2, r3, #1
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d01b      	beq.n	8002d38 <ADC_Init+0x164>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	685a      	ldr	r2, [r3, #4]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d0e:	605a      	str	r2, [r3, #4]
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	685a      	ldr	r2, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6859      	ldr	r1, [r3, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2a:	3b01      	subs	r3, #1
 8002d2c:	035a      	lsls	r2, r3, #13
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	430a      	orrs	r2, r1
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	e007      	b.n	8002d48 <ADC_Init+0x174>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	685a      	ldr	r2, [r3, #4]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d46:	605a      	str	r2, [r3, #4]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002d56:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	3b01      	subs	r3, #1
 8002d64:	051a      	lsls	r2, r3, #20
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	430a      	orrs	r2, r1
 8002d6c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689a      	ldr	r2, [r3, #8]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6899      	ldr	r1, [r3, #8]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002d8a:	025a      	lsls	r2, r3, #9
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	430a      	orrs	r2, r1
 8002d92:	609a      	str	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002da2:	609a      	str	r2, [r3, #8]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6899      	ldr	r1, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	695b      	ldr	r3, [r3, #20]
 8002dae:	029a      	lsls	r2, r3, #10
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	430a      	orrs	r2, r1
 8002db6:	609a      	str	r2, [r3, #8]
 8002db8:	bf00      	nop
 8002dba:	3714      	adds	r7, #20
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	40012300 	.word	0x40012300
 8002dc8:	0f000001 	.word	0x0f000001

08002dcc <HAL_ADCEx_InjectedConvCpltCallback>:
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <__NVIC_SetPriorityGrouping>:
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	60fb      	str	r3, [r7, #12]
 8002df0:	4b0c      	ldr	r3, [pc, #48]	; (8002e24 <__NVIC_SetPriorityGrouping+0x44>)
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	60bb      	str	r3, [r7, #8]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	021a      	lsls	r2, r3, #8
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e10:	60bb      	str	r3, [r7, #8]
 8002e12:	4a04      	ldr	r2, [pc, #16]	; (8002e24 <__NVIC_SetPriorityGrouping+0x44>)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	60d3      	str	r3, [r2, #12]
 8002e18:	bf00      	nop
 8002e1a:	3714      	adds	r7, #20
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr
 8002e24:	e000ed00 	.word	0xe000ed00

08002e28 <__NVIC_GetPriorityGrouping>:
 8002e28:	b480      	push	{r7}
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	4b04      	ldr	r3, [pc, #16]	; (8002e40 <__NVIC_GetPriorityGrouping+0x18>)
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	0a1b      	lsrs	r3, r3, #8
 8002e32:	f003 0307 	and.w	r3, r3, #7
 8002e36:	4618      	mov	r0, r3
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3e:	4770      	bx	lr
 8002e40:	e000ed00 	.word	0xe000ed00

08002e44 <__NVIC_EnableIRQ>:
 8002e44:	b480      	push	{r7}
 8002e46:	b083      	sub	sp, #12
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
 8002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	db0b      	blt.n	8002e6e <__NVIC_EnableIRQ+0x2a>
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	f003 021f 	and.w	r2, r3, #31
 8002e5c:	4907      	ldr	r1, [pc, #28]	; (8002e7c <__NVIC_EnableIRQ+0x38>)
 8002e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e62:	095b      	lsrs	r3, r3, #5
 8002e64:	2001      	movs	r0, #1
 8002e66:	fa00 f202 	lsl.w	r2, r0, r2
 8002e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	e000e100 	.word	0xe000e100

08002e80 <__NVIC_SetPriority>:
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	4603      	mov	r3, r0
 8002e88:	6039      	str	r1, [r7, #0]
 8002e8a:	71fb      	strb	r3, [r7, #7]
 8002e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	db0a      	blt.n	8002eaa <__NVIC_SetPriority+0x2a>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	b2da      	uxtb	r2, r3
 8002e98:	490c      	ldr	r1, [pc, #48]	; (8002ecc <__NVIC_SetPriority+0x4c>)
 8002e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e9e:	0112      	lsls	r2, r2, #4
 8002ea0:	b2d2      	uxtb	r2, r2
 8002ea2:	440b      	add	r3, r1
 8002ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
 8002ea8:	e00a      	b.n	8002ec0 <__NVIC_SetPriority+0x40>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	b2da      	uxtb	r2, r3
 8002eae:	4908      	ldr	r1, [pc, #32]	; (8002ed0 <__NVIC_SetPriority+0x50>)
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	f003 030f 	and.w	r3, r3, #15
 8002eb6:	3b04      	subs	r3, #4
 8002eb8:	0112      	lsls	r2, r2, #4
 8002eba:	b2d2      	uxtb	r2, r2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	761a      	strb	r2, [r3, #24]
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	e000e100 	.word	0xe000e100
 8002ed0:	e000ed00 	.word	0xe000ed00

08002ed4 <NVIC_EncodePriority>:
 8002ed4:	b480      	push	{r7}
 8002ed6:	b089      	sub	sp, #36	; 0x24
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	60f8      	str	r0, [r7, #12]
 8002edc:	60b9      	str	r1, [r7, #8]
 8002ede:	607a      	str	r2, [r7, #4]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f003 0307 	and.w	r3, r3, #7
 8002ee6:	61fb      	str	r3, [r7, #28]
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	f1c3 0307 	rsb	r3, r3, #7
 8002eee:	2b04      	cmp	r3, #4
 8002ef0:	bf28      	it	cs
 8002ef2:	2304      	movcs	r3, #4
 8002ef4:	61bb      	str	r3, [r7, #24]
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	3304      	adds	r3, #4
 8002efa:	2b06      	cmp	r3, #6
 8002efc:	d902      	bls.n	8002f04 <NVIC_EncodePriority+0x30>
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3b03      	subs	r3, #3
 8002f02:	e000      	b.n	8002f06 <NVIC_EncodePriority+0x32>
 8002f04:	2300      	movs	r3, #0
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	f04f 32ff 	mov.w	r2, #4294967295
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f12:	43da      	mvns	r2, r3
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	401a      	ands	r2, r3
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	409a      	lsls	r2, r3
 8002f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	fa01 f303 	lsl.w	r3, r1, r3
 8002f26:	43d9      	mvns	r1, r3
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	400b      	ands	r3, r1
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3724      	adds	r7, #36	; 0x24
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
	...

08002f3c <SysTick_Config>:
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	3b01      	subs	r3, #1
 8002f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f4c:	d301      	bcc.n	8002f52 <SysTick_Config+0x16>
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e00f      	b.n	8002f72 <SysTick_Config+0x36>
 8002f52:	4a0a      	ldr	r2, [pc, #40]	; (8002f7c <SysTick_Config+0x40>)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	3b01      	subs	r3, #1
 8002f58:	6053      	str	r3, [r2, #4]
 8002f5a:	210f      	movs	r1, #15
 8002f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f60:	f7ff ff8e 	bl	8002e80 <__NVIC_SetPriority>
 8002f64:	4b05      	ldr	r3, [pc, #20]	; (8002f7c <SysTick_Config+0x40>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	609a      	str	r2, [r3, #8]
 8002f6a:	4b04      	ldr	r3, [pc, #16]	; (8002f7c <SysTick_Config+0x40>)
 8002f6c:	2207      	movs	r2, #7
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	2300      	movs	r3, #0
 8002f72:	4618      	mov	r0, r3
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	e000e010 	.word	0xe000e010

08002f80 <HAL_NVIC_SetPriorityGrouping>:
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b082      	sub	sp, #8
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	f7ff ff29 	bl	8002de0 <__NVIC_SetPriorityGrouping>
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_NVIC_SetPriority>:
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b086      	sub	sp, #24
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	60b9      	str	r1, [r7, #8]
 8002fa0:	607a      	str	r2, [r7, #4]
 8002fa2:	73fb      	strb	r3, [r7, #15]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	617b      	str	r3, [r7, #20]
 8002fa8:	f7ff ff3e 	bl	8002e28 <__NVIC_GetPriorityGrouping>
 8002fac:	6178      	str	r0, [r7, #20]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	68b9      	ldr	r1, [r7, #8]
 8002fb2:	6978      	ldr	r0, [r7, #20]
 8002fb4:	f7ff ff8e 	bl	8002ed4 <NVIC_EncodePriority>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff ff5d 	bl	8002e80 <__NVIC_SetPriority>
 8002fc6:	bf00      	nop
 8002fc8:	3718      	adds	r7, #24
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <HAL_NVIC_EnableIRQ>:
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b082      	sub	sp, #8
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	71fb      	strb	r3, [r7, #7]
 8002fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff ff31 	bl	8002e44 <__NVIC_EnableIRQ>
 8002fe2:	bf00      	nop
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}

08002fea <HAL_SYSTICK_Config>:
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b082      	sub	sp, #8
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	6078      	str	r0, [r7, #4]
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f7ff ffa2 	bl	8002f3c <SysTick_Config>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_DMA_Abort_IT>:
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b02      	cmp	r3, #2
 8003014:	d004      	beq.n	8003020 <HAL_DMA_Abort_IT+0x1e>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2280      	movs	r2, #128	; 0x80
 800301a:	655a      	str	r2, [r3, #84]	; 0x54
 800301c:	2301      	movs	r3, #1
 800301e:	e00c      	b.n	800303a <HAL_DMA_Abort_IT+0x38>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2205      	movs	r2, #5
 8003024:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f022 0201 	bic.w	r2, r2, #1
 8003036:	601a      	str	r2, [r3, #0]
 8003038:	2300      	movs	r3, #0
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <HAL_DMA_GetState>:
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003054:	b2db      	uxtb	r3, r3
 8003056:	4618      	mov	r0, r3
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <HAL_GPIO_Init>:
 8003064:	b480      	push	{r7}
 8003066:	b089      	sub	sp, #36	; 0x24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
 800306e:	2300      	movs	r3, #0
 8003070:	617b      	str	r3, [r7, #20]
 8003072:	2300      	movs	r3, #0
 8003074:	613b      	str	r3, [r7, #16]
 8003076:	2300      	movs	r3, #0
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	2300      	movs	r3, #0
 800307c:	61fb      	str	r3, [r7, #28]
 800307e:	e159      	b.n	8003334 <HAL_GPIO_Init+0x2d0>
 8003080:	2201      	movs	r2, #1
 8003082:	69fb      	ldr	r3, [r7, #28]
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	697a      	ldr	r2, [r7, #20]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	693a      	ldr	r2, [r7, #16]
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	429a      	cmp	r2, r3
 800309a:	f040 8148 	bne.w	800332e <HAL_GPIO_Init+0x2ca>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d005      	beq.n	80030b6 <HAL_GPIO_Init+0x52>
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0303 	and.w	r3, r3, #3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d130      	bne.n	8003118 <HAL_GPIO_Init+0xb4>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	61bb      	str	r3, [r7, #24]
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	2203      	movs	r2, #3
 80030c2:	fa02 f303 	lsl.w	r3, r2, r3
 80030c6:	43db      	mvns	r3, r3
 80030c8:	69ba      	ldr	r2, [r7, #24]
 80030ca:	4013      	ands	r3, r2
 80030cc:	61bb      	str	r3, [r7, #24]
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	fa02 f303 	lsl.w	r3, r2, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	609a      	str	r2, [r3, #8]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	61bb      	str	r3, [r7, #24]
 80030ec:	2201      	movs	r2, #1
 80030ee:	69fb      	ldr	r3, [r7, #28]
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	43db      	mvns	r3, r3
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4013      	ands	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	f003 0201 	and.w	r2, r3, #1
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	69ba      	ldr	r2, [r7, #24]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	69ba      	ldr	r2, [r7, #24]
 8003116:	605a      	str	r2, [r3, #4]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f003 0303 	and.w	r3, r3, #3
 8003120:	2b03      	cmp	r3, #3
 8003122:	d017      	beq.n	8003154 <HAL_GPIO_Init+0xf0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	61bb      	str	r3, [r7, #24]
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	005b      	lsls	r3, r3, #1
 800312e:	2203      	movs	r2, #3
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	69ba      	ldr	r2, [r7, #24]
 8003138:	4013      	ands	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	689a      	ldr	r2, [r3, #8]
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	fa02 f303 	lsl.w	r3, r2, r3
 8003148:	69ba      	ldr	r2, [r7, #24]
 800314a:	4313      	orrs	r3, r2
 800314c:	61bb      	str	r3, [r7, #24]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	69ba      	ldr	r2, [r7, #24]
 8003152:	60da      	str	r2, [r3, #12]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	f003 0303 	and.w	r3, r3, #3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d123      	bne.n	80031a8 <HAL_GPIO_Init+0x144>
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	08da      	lsrs	r2, r3, #3
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3208      	adds	r2, #8
 8003168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800316c:	61bb      	str	r3, [r7, #24]
 800316e:	69fb      	ldr	r3, [r7, #28]
 8003170:	f003 0307 	and.w	r3, r3, #7
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	220f      	movs	r2, #15
 8003178:	fa02 f303 	lsl.w	r3, r2, r3
 800317c:	43db      	mvns	r3, r3
 800317e:	69ba      	ldr	r2, [r7, #24]
 8003180:	4013      	ands	r3, r2
 8003182:	61bb      	str	r3, [r7, #24]
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	69fb      	ldr	r3, [r7, #28]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	69ba      	ldr	r2, [r7, #24]
 8003196:	4313      	orrs	r3, r2
 8003198:	61bb      	str	r3, [r7, #24]
 800319a:	69fb      	ldr	r3, [r7, #28]
 800319c:	08da      	lsrs	r2, r3, #3
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	3208      	adds	r2, #8
 80031a2:	69b9      	ldr	r1, [r7, #24]
 80031a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	2203      	movs	r2, #3
 80031b4:	fa02 f303 	lsl.w	r3, r2, r3
 80031b8:	43db      	mvns	r3, r3
 80031ba:	69ba      	ldr	r2, [r7, #24]
 80031bc:	4013      	ands	r3, r2
 80031be:	61bb      	str	r3, [r7, #24]
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f003 0203 	and.w	r2, r3, #3
 80031c8:	69fb      	ldr	r3, [r7, #28]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	fa02 f303 	lsl.w	r3, r2, r3
 80031d0:	69ba      	ldr	r2, [r7, #24]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69ba      	ldr	r2, [r7, #24]
 80031da:	601a      	str	r2, [r3, #0]
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80a2 	beq.w	800332e <HAL_GPIO_Init+0x2ca>
 80031ea:	2300      	movs	r3, #0
 80031ec:	60fb      	str	r3, [r7, #12]
 80031ee:	4b57      	ldr	r3, [pc, #348]	; (800334c <HAL_GPIO_Init+0x2e8>)
 80031f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f2:	4a56      	ldr	r2, [pc, #344]	; (800334c <HAL_GPIO_Init+0x2e8>)
 80031f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f8:	6453      	str	r3, [r2, #68]	; 0x44
 80031fa:	4b54      	ldr	r3, [pc, #336]	; (800334c <HAL_GPIO_Init+0x2e8>)
 80031fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003202:	60fb      	str	r3, [r7, #12]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	4a52      	ldr	r2, [pc, #328]	; (8003350 <HAL_GPIO_Init+0x2ec>)
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	089b      	lsrs	r3, r3, #2
 800320c:	3302      	adds	r3, #2
 800320e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003212:	61bb      	str	r3, [r7, #24]
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	f003 0303 	and.w	r3, r3, #3
 800321a:	009b      	lsls	r3, r3, #2
 800321c:	220f      	movs	r2, #15
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	43db      	mvns	r3, r3
 8003224:	69ba      	ldr	r2, [r7, #24]
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a49      	ldr	r2, [pc, #292]	; (8003354 <HAL_GPIO_Init+0x2f0>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d019      	beq.n	8003266 <HAL_GPIO_Init+0x202>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a48      	ldr	r2, [pc, #288]	; (8003358 <HAL_GPIO_Init+0x2f4>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <HAL_GPIO_Init+0x1fe>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a47      	ldr	r2, [pc, #284]	; (800335c <HAL_GPIO_Init+0x2f8>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00d      	beq.n	800325e <HAL_GPIO_Init+0x1fa>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a46      	ldr	r2, [pc, #280]	; (8003360 <HAL_GPIO_Init+0x2fc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d007      	beq.n	800325a <HAL_GPIO_Init+0x1f6>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a45      	ldr	r2, [pc, #276]	; (8003364 <HAL_GPIO_Init+0x300>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d101      	bne.n	8003256 <HAL_GPIO_Init+0x1f2>
 8003252:	2304      	movs	r3, #4
 8003254:	e008      	b.n	8003268 <HAL_GPIO_Init+0x204>
 8003256:	2307      	movs	r3, #7
 8003258:	e006      	b.n	8003268 <HAL_GPIO_Init+0x204>
 800325a:	2303      	movs	r3, #3
 800325c:	e004      	b.n	8003268 <HAL_GPIO_Init+0x204>
 800325e:	2302      	movs	r3, #2
 8003260:	e002      	b.n	8003268 <HAL_GPIO_Init+0x204>
 8003262:	2301      	movs	r3, #1
 8003264:	e000      	b.n	8003268 <HAL_GPIO_Init+0x204>
 8003266:	2300      	movs	r3, #0
 8003268:	69fa      	ldr	r2, [r7, #28]
 800326a:	f002 0203 	and.w	r2, r2, #3
 800326e:	0092      	lsls	r2, r2, #2
 8003270:	4093      	lsls	r3, r2
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4313      	orrs	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
 8003278:	4935      	ldr	r1, [pc, #212]	; (8003350 <HAL_GPIO_Init+0x2ec>)
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	089b      	lsrs	r3, r3, #2
 800327e:	3302      	adds	r3, #2
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003286:	4b38      	ldr	r3, [pc, #224]	; (8003368 <HAL_GPIO_Init+0x304>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	61bb      	str	r3, [r7, #24]
 800328c:	693b      	ldr	r3, [r7, #16]
 800328e:	43db      	mvns	r3, r3
 8003290:	69ba      	ldr	r2, [r7, #24]
 8003292:	4013      	ands	r3, r2
 8003294:	61bb      	str	r3, [r7, #24]
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d003      	beq.n	80032aa <HAL_GPIO_Init+0x246>
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	61bb      	str	r3, [r7, #24]
 80032aa:	4a2f      	ldr	r2, [pc, #188]	; (8003368 <HAL_GPIO_Init+0x304>)
 80032ac:	69bb      	ldr	r3, [r7, #24]
 80032ae:	6093      	str	r3, [r2, #8]
 80032b0:	4b2d      	ldr	r3, [pc, #180]	; (8003368 <HAL_GPIO_Init+0x304>)
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	61bb      	str	r3, [r7, #24]
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	43db      	mvns	r3, r3
 80032ba:	69ba      	ldr	r2, [r7, #24]
 80032bc:	4013      	ands	r3, r2
 80032be:	61bb      	str	r3, [r7, #24]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d003      	beq.n	80032d4 <HAL_GPIO_Init+0x270>
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	61bb      	str	r3, [r7, #24]
 80032d4:	4a24      	ldr	r2, [pc, #144]	; (8003368 <HAL_GPIO_Init+0x304>)
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	60d3      	str	r3, [r2, #12]
 80032da:	4b23      	ldr	r3, [pc, #140]	; (8003368 <HAL_GPIO_Init+0x304>)
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	61bb      	str	r3, [r7, #24]
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	43db      	mvns	r3, r3
 80032e4:	69ba      	ldr	r2, [r7, #24]
 80032e6:	4013      	ands	r3, r2
 80032e8:	61bb      	str	r3, [r7, #24]
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d003      	beq.n	80032fe <HAL_GPIO_Init+0x29a>
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	4313      	orrs	r3, r2
 80032fc:	61bb      	str	r3, [r7, #24]
 80032fe:	4a1a      	ldr	r2, [pc, #104]	; (8003368 <HAL_GPIO_Init+0x304>)
 8003300:	69bb      	ldr	r3, [r7, #24]
 8003302:	6053      	str	r3, [r2, #4]
 8003304:	4b18      	ldr	r3, [pc, #96]	; (8003368 <HAL_GPIO_Init+0x304>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	61bb      	str	r3, [r7, #24]
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d003      	beq.n	8003328 <HAL_GPIO_Init+0x2c4>
 8003320:	69ba      	ldr	r2, [r7, #24]
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	4313      	orrs	r3, r2
 8003326:	61bb      	str	r3, [r7, #24]
 8003328:	4a0f      	ldr	r2, [pc, #60]	; (8003368 <HAL_GPIO_Init+0x304>)
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	6013      	str	r3, [r2, #0]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3301      	adds	r3, #1
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	2b0f      	cmp	r3, #15
 8003338:	f67f aea2 	bls.w	8003080 <HAL_GPIO_Init+0x1c>
 800333c:	bf00      	nop
 800333e:	bf00      	nop
 8003340:	3724      	adds	r7, #36	; 0x24
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	40023800 	.word	0x40023800
 8003350:	40013800 	.word	0x40013800
 8003354:	40020000 	.word	0x40020000
 8003358:	40020400 	.word	0x40020400
 800335c:	40020800 	.word	0x40020800
 8003360:	40020c00 	.word	0x40020c00
 8003364:	40021000 	.word	0x40021000
 8003368:	40013c00 	.word	0x40013c00

0800336c <HAL_GPIO_WritePin>:
 800336c:	b480      	push	{r7}
 800336e:	b083      	sub	sp, #12
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	460b      	mov	r3, r1
 8003376:	807b      	strh	r3, [r7, #2]
 8003378:	4613      	mov	r3, r2
 800337a:	707b      	strb	r3, [r7, #1]
 800337c:	787b      	ldrb	r3, [r7, #1]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d003      	beq.n	800338a <HAL_GPIO_WritePin+0x1e>
 8003382:	887a      	ldrh	r2, [r7, #2]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	619a      	str	r2, [r3, #24]
 8003388:	e003      	b.n	8003392 <HAL_GPIO_WritePin+0x26>
 800338a:	887b      	ldrh	r3, [r7, #2]
 800338c:	041a      	lsls	r2, r3, #16
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	619a      	str	r2, [r3, #24]
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
	...

080033a0 <HAL_GPIO_EXTI_IRQHandler>:
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b082      	sub	sp, #8
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	4603      	mov	r3, r0
 80033a8:	80fb      	strh	r3, [r7, #6]
 80033aa:	4b08      	ldr	r3, [pc, #32]	; (80033cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033ac:	695a      	ldr	r2, [r3, #20]
 80033ae:	88fb      	ldrh	r3, [r7, #6]
 80033b0:	4013      	ands	r3, r2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d006      	beq.n	80033c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
 80033b6:	4a05      	ldr	r2, [pc, #20]	; (80033cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	6153      	str	r3, [r2, #20]
 80033bc:	88fb      	ldrh	r3, [r7, #6]
 80033be:	4618      	mov	r0, r3
 80033c0:	f000 f806 	bl	80033d0 <HAL_GPIO_EXTI_Callback>
 80033c4:	bf00      	nop
 80033c6:	3708      	adds	r7, #8
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	40013c00 	.word	0x40013c00

080033d0 <HAL_GPIO_EXTI_Callback>:
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	4603      	mov	r3, r0
 80033d8:	80fb      	strh	r3, [r7, #6]
 80033da:	bf00      	nop
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
	...

080033e8 <HAL_I2C_Init>:
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_I2C_Init+0x12>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e12b      	b.n	8003652 <HAL_I2C_Init+0x26a>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d106      	bne.n	8003414 <HAL_I2C_Init+0x2c>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	f7fe f8f6 	bl	8001600 <HAL_I2C_MspInit>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2224      	movs	r2, #36	; 0x24
 8003418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800343a:	601a      	str	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	f002 fae6 	bl	8005a1c <HAL_RCC_GetPCLK1Freq>
 8003450:	60f8      	str	r0, [r7, #12]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4a81      	ldr	r2, [pc, #516]	; (800365c <HAL_I2C_Init+0x274>)
 8003458:	4293      	cmp	r3, r2
 800345a:	d807      	bhi.n	800346c <HAL_I2C_Init+0x84>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4a80      	ldr	r2, [pc, #512]	; (8003660 <HAL_I2C_Init+0x278>)
 8003460:	4293      	cmp	r3, r2
 8003462:	bf94      	ite	ls
 8003464:	2301      	movls	r3, #1
 8003466:	2300      	movhi	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	e006      	b.n	800347a <HAL_I2C_Init+0x92>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	4a7d      	ldr	r2, [pc, #500]	; (8003664 <HAL_I2C_Init+0x27c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	bf94      	ite	ls
 8003474:	2301      	movls	r3, #1
 8003476:	2300      	movhi	r3, #0
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d001      	beq.n	8003482 <HAL_I2C_Init+0x9a>
 800347e:	2301      	movs	r3, #1
 8003480:	e0e7      	b.n	8003652 <HAL_I2C_Init+0x26a>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	4a78      	ldr	r2, [pc, #480]	; (8003668 <HAL_I2C_Init+0x280>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	0c9b      	lsrs	r3, r3, #18
 800348c:	60bb      	str	r3, [r7, #8]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	685b      	ldr	r3, [r3, #4]
 8003494:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68ba      	ldr	r2, [r7, #8]
 800349e:	430a      	orrs	r2, r1
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	6a1b      	ldr	r3, [r3, #32]
 80034a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	4a6a      	ldr	r2, [pc, #424]	; (800365c <HAL_I2C_Init+0x274>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d802      	bhi.n	80034bc <HAL_I2C_Init+0xd4>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	3301      	adds	r3, #1
 80034ba:	e009      	b.n	80034d0 <HAL_I2C_Init+0xe8>
 80034bc:	68bb      	ldr	r3, [r7, #8]
 80034be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80034c2:	fb02 f303 	mul.w	r3, r2, r3
 80034c6:	4a69      	ldr	r2, [pc, #420]	; (800366c <HAL_I2C_Init+0x284>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	099b      	lsrs	r3, r3, #6
 80034ce:	3301      	adds	r3, #1
 80034d0:	687a      	ldr	r2, [r7, #4]
 80034d2:	6812      	ldr	r2, [r2, #0]
 80034d4:	430b      	orrs	r3, r1
 80034d6:	6213      	str	r3, [r2, #32]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80034e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	495c      	ldr	r1, [pc, #368]	; (800365c <HAL_I2C_Init+0x274>)
 80034ec:	428b      	cmp	r3, r1
 80034ee:	d819      	bhi.n	8003524 <HAL_I2C_Init+0x13c>
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	1e59      	subs	r1, r3, #1
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80034fe:	1c59      	adds	r1, r3, #1
 8003500:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003504:	400b      	ands	r3, r1
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00a      	beq.n	8003520 <HAL_I2C_Init+0x138>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	1e59      	subs	r1, r3, #1
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	005b      	lsls	r3, r3, #1
 8003514:	fbb1 f3f3 	udiv	r3, r1, r3
 8003518:	3301      	adds	r3, #1
 800351a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800351e:	e051      	b.n	80035c4 <HAL_I2C_Init+0x1dc>
 8003520:	2304      	movs	r3, #4
 8003522:	e04f      	b.n	80035c4 <HAL_I2C_Init+0x1dc>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d111      	bne.n	8003550 <HAL_I2C_Init+0x168>
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	1e58      	subs	r0, r3, #1
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6859      	ldr	r1, [r3, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	440b      	add	r3, r1
 800353a:	fbb0 f3f3 	udiv	r3, r0, r3
 800353e:	3301      	adds	r3, #1
 8003540:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003544:	2b00      	cmp	r3, #0
 8003546:	bf0c      	ite	eq
 8003548:	2301      	moveq	r3, #1
 800354a:	2300      	movne	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	e012      	b.n	8003576 <HAL_I2C_Init+0x18e>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	1e58      	subs	r0, r3, #1
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6859      	ldr	r1, [r3, #4]
 8003558:	460b      	mov	r3, r1
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	440b      	add	r3, r1
 800355e:	0099      	lsls	r1, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	fbb0 f3f3 	udiv	r3, r0, r3
 8003566:	3301      	adds	r3, #1
 8003568:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800356c:	2b00      	cmp	r3, #0
 800356e:	bf0c      	ite	eq
 8003570:	2301      	moveq	r3, #1
 8003572:	2300      	movne	r3, #0
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d001      	beq.n	800357e <HAL_I2C_Init+0x196>
 800357a:	2301      	movs	r3, #1
 800357c:	e022      	b.n	80035c4 <HAL_I2C_Init+0x1dc>
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d10e      	bne.n	80035a4 <HAL_I2C_Init+0x1bc>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	1e58      	subs	r0, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	6859      	ldr	r1, [r3, #4]
 800358e:	460b      	mov	r3, r1
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	440b      	add	r3, r1
 8003594:	fbb0 f3f3 	udiv	r3, r0, r3
 8003598:	3301      	adds	r3, #1
 800359a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800359e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80035a2:	e00f      	b.n	80035c4 <HAL_I2C_Init+0x1dc>
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	1e58      	subs	r0, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6859      	ldr	r1, [r3, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	440b      	add	r3, r1
 80035b2:	0099      	lsls	r1, r3, #2
 80035b4:	440b      	add	r3, r1
 80035b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80035ba:	3301      	adds	r3, #1
 80035bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035c4:	6879      	ldr	r1, [r7, #4]
 80035c6:	6809      	ldr	r1, [r1, #0]
 80035c8:	4313      	orrs	r3, r2
 80035ca:	61cb      	str	r3, [r1, #28]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	69da      	ldr	r2, [r3, #28]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	431a      	orrs	r2, r3
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	601a      	str	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80035f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6911      	ldr	r1, [r2, #16]
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	68d2      	ldr	r2, [r2, #12]
 80035fe:	4311      	orrs	r1, r2
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	430b      	orrs	r3, r1
 8003606:	6093      	str	r3, [r2, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	695a      	ldr	r2, [r3, #20]
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	699b      	ldr	r3, [r3, #24]
 800361a:	431a      	orrs	r2, r3
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	60da      	str	r2, [r3, #12]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f042 0201 	orr.w	r2, r2, #1
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	641a      	str	r2, [r3, #64]	; 0x40
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	631a      	str	r2, [r3, #48]	; 0x30
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003650:	2300      	movs	r3, #0
 8003652:	4618      	mov	r0, r3
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	000186a0 	.word	0x000186a0
 8003660:	001e847f 	.word	0x001e847f
 8003664:	003d08ff 	.word	0x003d08ff
 8003668:	431bde83 	.word	0x431bde83
 800366c:	10624dd3 	.word	0x10624dd3

08003670 <HAL_I2C_Slave_Seq_Transmit_IT>:
 8003670:	b480      	push	{r7}
 8003672:	b087      	sub	sp, #28
 8003674:	af00      	add	r7, sp, #0
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	60b9      	str	r1, [r7, #8]
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	4613      	mov	r3, r2
 800367e:	80fb      	strh	r3, [r7, #6]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003686:	b2db      	uxtb	r3, r3
 8003688:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800368c:	2b28      	cmp	r3, #40	; 0x28
 800368e:	d15b      	bne.n	8003748 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d002      	beq.n	800369c <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8003696:	88fb      	ldrh	r3, [r7, #6]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
 800369c:	2301      	movs	r3, #1
 800369e:	e054      	b.n	800374a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036a6:	2b01      	cmp	r3, #1
 80036a8:	d101      	bne.n	80036ae <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 80036aa:	2302      	movs	r3, #2
 80036ac:	e04d      	b.n	800374a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2201      	movs	r2, #1
 80036b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d007      	beq.n	80036d4 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f042 0201 	orr.w	r2, r2, #1
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036e2:	601a      	str	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2229      	movs	r2, #41	; 0x29
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2220      	movs	r2, #32
 80036f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	641a      	str	r2, [r3, #64]	; 0x40
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	625a      	str	r2, [r3, #36]	; 0x24
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	88fa      	ldrh	r2, [r7, #6]
 8003704:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	851a      	strh	r2, [r3, #40]	; 0x28
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	62da      	str	r2, [r3, #44]	; 0x2c
 8003716:	2300      	movs	r3, #0
 8003718:	617b      	str	r3, [r7, #20]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	695b      	ldr	r3, [r3, #20]
 8003720:	617b      	str	r3, [r7, #20]
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	699b      	ldr	r3, [r3, #24]
 8003728:	617b      	str	r3, [r7, #20]
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003742:	605a      	str	r2, [r3, #4]
 8003744:	2300      	movs	r3, #0
 8003746:	e000      	b.n	800374a <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8003748:	2302      	movs	r3, #2
 800374a:	4618      	mov	r0, r3
 800374c:	371c      	adds	r7, #28
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr

08003756 <HAL_I2C_Slave_Seq_Receive_IT>:
 8003756:	b480      	push	{r7}
 8003758:	b087      	sub	sp, #28
 800375a:	af00      	add	r7, sp, #0
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	60b9      	str	r1, [r7, #8]
 8003760:	603b      	str	r3, [r7, #0]
 8003762:	4613      	mov	r3, r2
 8003764:	80fb      	strh	r3, [r7, #6]
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003772:	2b28      	cmp	r3, #40	; 0x28
 8003774:	d15b      	bne.n	800382e <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d002      	beq.n	8003782 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 800377c:	88fb      	ldrh	r3, [r7, #6]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
 8003782:	2301      	movs	r3, #1
 8003784:	e054      	b.n	8003830 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8003790:	2302      	movs	r3, #2
 8003792:	e04d      	b.n	8003830 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0301 	and.w	r3, r3, #1
 80037a6:	2b01      	cmp	r3, #1
 80037a8:	d007      	beq.n	80037ba <HAL_I2C_Slave_Seq_Receive_IT+0x64>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f042 0201 	orr.w	r2, r2, #1
 80037b8:	601a      	str	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037c8:	601a      	str	r2, [r3, #0]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	222a      	movs	r2, #42	; 0x2a
 80037ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2200      	movs	r2, #0
 80037de:	641a      	str	r2, [r3, #64]	; 0x40
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	625a      	str	r2, [r3, #36]	; 0x24
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	88fa      	ldrh	r2, [r7, #6]
 80037ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037f0:	b29a      	uxth	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	851a      	strh	r2, [r3, #40]	; 0x28
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	683a      	ldr	r2, [r7, #0]
 80037fa:	62da      	str	r2, [r3, #44]	; 0x2c
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	699b      	ldr	r3, [r3, #24]
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	685a      	ldr	r2, [r3, #4]
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003828:	605a      	str	r2, [r3, #4]
 800382a:	2300      	movs	r3, #0
 800382c:	e000      	b.n	8003830 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 800382e:	2302      	movs	r3, #2
 8003830:	4618      	mov	r0, r3
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr

0800383c <HAL_I2C_EnableListen_IT>:
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b20      	cmp	r3, #32
 800384e:	d124      	bne.n	800389a <HAL_I2C_EnableListen_IT+0x5e>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2228      	movs	r2, #40	; 0x28
 8003854:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	2b01      	cmp	r3, #1
 8003864:	d007      	beq.n	8003876 <HAL_I2C_EnableListen_IT+0x3a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f042 0201 	orr.w	r2, r2, #1
 8003874:	601a      	str	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003884:	601a      	str	r2, [r3, #0]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685a      	ldr	r2, [r3, #4]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003894:	605a      	str	r2, [r3, #4]
 8003896:	2300      	movs	r3, #0
 8003898:	e000      	b.n	800389c <HAL_I2C_EnableListen_IT+0x60>
 800389a:	2302      	movs	r3, #2
 800389c:	4618      	mov	r0, r3
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <HAL_I2C_EV_IRQHandler>:
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b088      	sub	sp, #32
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	2300      	movs	r3, #0
 80038b2:	61bb      	str	r3, [r7, #24]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	617b      	str	r3, [r7, #20]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	613b      	str	r3, [r7, #16]
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038c8:	73fb      	strb	r3, [r7, #15]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038d0:	73bb      	strb	r3, [r7, #14]
 80038d2:	7bfb      	ldrb	r3, [r7, #15]
 80038d4:	2b10      	cmp	r3, #16
 80038d6:	d003      	beq.n	80038e0 <HAL_I2C_EV_IRQHandler+0x38>
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
 80038da:	2b40      	cmp	r3, #64	; 0x40
 80038dc:	f040 80b1 	bne.w	8003a42 <HAL_I2C_EV_IRQHandler+0x19a>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	61bb      	str	r3, [r7, #24]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	695b      	ldr	r3, [r3, #20]
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d10d      	bne.n	8003916 <HAL_I2C_EV_IRQHandler+0x6e>
 80038fa:	693b      	ldr	r3, [r7, #16]
 80038fc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003900:	d003      	beq.n	800390a <HAL_I2C_EV_IRQHandler+0x62>
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003908:	d101      	bne.n	800390e <HAL_I2C_EV_IRQHandler+0x66>
 800390a:	2301      	movs	r3, #1
 800390c:	e000      	b.n	8003910 <HAL_I2C_EV_IRQHandler+0x68>
 800390e:	2300      	movs	r3, #0
 8003910:	2b01      	cmp	r3, #1
 8003912:	f000 8114 	beq.w	8003b3e <HAL_I2C_EV_IRQHandler+0x296>
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0301 	and.w	r3, r3, #1
 800391c:	2b00      	cmp	r3, #0
 800391e:	d00b      	beq.n	8003938 <HAL_I2C_EV_IRQHandler+0x90>
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003926:	2b00      	cmp	r3, #0
 8003928:	d006      	beq.n	8003938 <HAL_I2C_EV_IRQHandler+0x90>
 800392a:	6878      	ldr	r0, [r7, #4]
 800392c:	f001 fc2a 	bl	8005184 <I2C_ConvertOtherXferOptions>
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f000 fd34 	bl	800439e <I2C_Master_SB>
 8003936:	e083      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 0308 	and.w	r3, r3, #8
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_I2C_EV_IRQHandler+0xac>
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003948:	2b00      	cmp	r3, #0
 800394a:	d003      	beq.n	8003954 <HAL_I2C_EV_IRQHandler+0xac>
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 fdac 	bl	80044aa <I2C_Master_ADD10>
 8003952:	e075      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d008      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0xc8>
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003964:	2b00      	cmp	r3, #0
 8003966:	d003      	beq.n	8003970 <HAL_I2C_EV_IRQHandler+0xc8>
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 fdc8 	bl	80044fe <I2C_Master_ADDR>
 800396e:	e067      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
 8003970:	69bb      	ldr	r3, [r7, #24]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	d036      	beq.n	80039e8 <HAL_I2C_EV_IRQHandler+0x140>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003984:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003988:	f000 80db 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00d      	beq.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800399c:	2b00      	cmp	r3, #0
 800399e:	d008      	beq.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	f003 0304 	and.w	r3, r3, #4
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d103      	bne.n	80039b2 <HAL_I2C_EV_IRQHandler+0x10a>
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	f000 f9ac 	bl	8003d08 <I2C_MasterTransmit_TXE>
 80039b0:	e046      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f003 0304 	and.w	r3, r3, #4
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80c2 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80bc 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039ca:	7bbb      	ldrb	r3, [r7, #14]
 80039cc:	2b21      	cmp	r3, #33	; 0x21
 80039ce:	d103      	bne.n	80039d8 <HAL_I2C_EV_IRQHandler+0x130>
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 fa35 	bl	8003e40 <I2C_MasterTransmit_BTF>
 80039d6:	e0b4      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039d8:	7bfb      	ldrb	r3, [r7, #15]
 80039da:	2b40      	cmp	r3, #64	; 0x40
 80039dc:	f040 80b1 	bne.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 faa3 	bl	8003f2c <I2C_MemoryTransmit_TXE_BTF>
 80039e6:	e0ac      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039f6:	f000 80a4 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d008      	beq.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d103      	bne.n	8003a20 <HAL_I2C_EV_IRQHandler+0x178>
 8003a18:	6878      	ldr	r0, [r7, #4]
 8003a1a:	f000 fb1b 	bl	8004054 <I2C_MasterReceive_RXNE>
 8003a1e:	e00f      	b.n	8003a40 <HAL_I2C_EV_IRQHandler+0x198>
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	f003 0304 	and.w	r3, r3, #4
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	f000 808b 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	f000 8085 	beq.w	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	f000 fbc6 	bl	80041ca <I2C_MasterReceive_BTF>
 8003a3e:	e080      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a40:	e07f      	b.n	8003b42 <HAL_I2C_EV_IRQHandler+0x29a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d004      	beq.n	8003a54 <HAL_I2C_EV_IRQHandler+0x1ac>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	695b      	ldr	r3, [r3, #20]
 8003a50:	61fb      	str	r3, [r7, #28]
 8003a52:	e007      	b.n	8003a64 <HAL_I2C_EV_IRQHandler+0x1bc>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	699b      	ldr	r3, [r3, #24]
 8003a5a:	61bb      	str	r3, [r7, #24]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	61fb      	str	r3, [r7, #28]
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d011      	beq.n	8003a92 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00c      	beq.n	8003a92 <HAL_I2C_EV_IRQHandler+0x1ea>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d003      	beq.n	8003a88 <HAL_I2C_EV_IRQHandler+0x1e0>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	61bb      	str	r3, [r7, #24]
 8003a88:	69b9      	ldr	r1, [r7, #24]
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 ff86 	bl	800499c <I2C_Slave_ADDR>
 8003a90:	e05a      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	f003 0310 	and.w	r3, r3, #16
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d008      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0x206>
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d003      	beq.n	8003aae <HAL_I2C_EV_IRQHandler+0x206>
 8003aa6:	6878      	ldr	r0, [r7, #4]
 8003aa8:	f000 ffc0 	bl	8004a2c <I2C_Slave_STOPF>
 8003aac:	e04c      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003aae:	7bbb      	ldrb	r3, [r7, #14]
 8003ab0:	2b21      	cmp	r3, #33	; 0x21
 8003ab2:	d002      	beq.n	8003aba <HAL_I2C_EV_IRQHandler+0x212>
 8003ab4:	7bbb      	ldrb	r3, [r7, #14]
 8003ab6:	2b29      	cmp	r3, #41	; 0x29
 8003ab8:	d120      	bne.n	8003afc <HAL_I2C_EV_IRQHandler+0x254>
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d008      	beq.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
 8003ace:	69fb      	ldr	r3, [r7, #28]
 8003ad0:	f003 0304 	and.w	r3, r3, #4
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d103      	bne.n	8003ae0 <HAL_I2C_EV_IRQHandler+0x238>
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fea1 	bl	8004820 <I2C_SlaveTransmit_TXE>
 8003ade:	e032      	b.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	f003 0304 	and.w	r3, r3, #4
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d02d      	beq.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d028      	beq.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fed0 	bl	800489a <I2C_SlaveTransmit_BTF>
 8003afa:	e024      	b.n	8003b46 <HAL_I2C_EV_IRQHandler+0x29e>
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d00d      	beq.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d008      	beq.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
 8003b10:	69fb      	ldr	r3, [r7, #28]
 8003b12:	f003 0304 	and.w	r3, r3, #4
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d103      	bne.n	8003b22 <HAL_I2C_EV_IRQHandler+0x27a>
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 fede 	bl	80048dc <I2C_SlaveReceive_RXNE>
 8003b20:	e012      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	f003 0304 	and.w	r3, r3, #4
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d00d      	beq.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d008      	beq.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b36:	6878      	ldr	r0, [r7, #4]
 8003b38:	f000 ff0e 	bl	8004958 <I2C_SlaveReceive_BTF>
 8003b3c:	e004      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b3e:	bf00      	nop
 8003b40:	e002      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b42:	bf00      	nop
 8003b44:	e000      	b.n	8003b48 <HAL_I2C_EV_IRQHandler+0x2a0>
 8003b46:	bf00      	nop
 8003b48:	3720      	adds	r7, #32
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <HAL_I2C_ER_IRQHandler>:
 8003b4e:	b580      	push	{r7, lr}
 8003b50:	b08a      	sub	sp, #40	; 0x28
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	695b      	ldr	r3, [r3, #20]
 8003b5c:	623b      	str	r3, [r7, #32]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	61fb      	str	r3, [r7, #28]
 8003b66:	2300      	movs	r3, #0
 8003b68:	627b      	str	r3, [r7, #36]	; 0x24
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b70:	76fb      	strb	r3, [r7, #27]
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00d      	beq.n	8003b98 <HAL_I2C_ER_IRQHandler+0x4a>
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d008      	beq.n	8003b98 <HAL_I2C_ER_IRQHandler+0x4a>
 8003b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003b96:	615a      	str	r2, [r3, #20]
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00d      	beq.n	8003bbe <HAL_I2C_ER_IRQHandler+0x70>
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d008      	beq.n	8003bbe <HAL_I2C_ER_IRQHandler+0x70>
 8003bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bae:	f043 0302 	orr.w	r3, r3, #2
 8003bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003bbc:	615a      	str	r2, [r3, #20]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d03e      	beq.n	8003c46 <HAL_I2C_ER_IRQHandler+0xf8>
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d039      	beq.n	8003c46 <HAL_I2C_ER_IRQHandler+0xf8>
 8003bd2:	7efb      	ldrb	r3, [r7, #27]
 8003bd4:	76bb      	strb	r3, [r7, #26]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003be4:	74fb      	strb	r3, [r7, #19]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bea:	60fb      	str	r3, [r7, #12]
 8003bec:	7ebb      	ldrb	r3, [r7, #26]
 8003bee:	2b20      	cmp	r3, #32
 8003bf0:	d112      	bne.n	8003c18 <HAL_I2C_ER_IRQHandler+0xca>
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10f      	bne.n	8003c18 <HAL_I2C_ER_IRQHandler+0xca>
 8003bf8:	7cfb      	ldrb	r3, [r7, #19]
 8003bfa:	2b21      	cmp	r3, #33	; 0x21
 8003bfc:	d008      	beq.n	8003c10 <HAL_I2C_ER_IRQHandler+0xc2>
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	2b29      	cmp	r3, #41	; 0x29
 8003c02:	d005      	beq.n	8003c10 <HAL_I2C_ER_IRQHandler+0xc2>
 8003c04:	7cfb      	ldrb	r3, [r7, #19]
 8003c06:	2b28      	cmp	r3, #40	; 0x28
 8003c08:	d106      	bne.n	8003c18 <HAL_I2C_ER_IRQHandler+0xca>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b21      	cmp	r3, #33	; 0x21
 8003c0e:	d103      	bne.n	8003c18 <HAL_I2C_ER_IRQHandler+0xca>
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f001 f83b 	bl	8004c8c <I2C_Slave_AF>
 8003c16:	e016      	b.n	8003c46 <HAL_I2C_ER_IRQHandler+0xf8>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c20:	615a      	str	r2, [r3, #20]
 8003c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c24:	f043 0304 	orr.w	r3, r3, #4
 8003c28:	627b      	str	r3, [r7, #36]	; 0x24
 8003c2a:	7efb      	ldrb	r3, [r7, #27]
 8003c2c:	2b10      	cmp	r3, #16
 8003c2e:	d002      	beq.n	8003c36 <HAL_I2C_ER_IRQHandler+0xe8>
 8003c30:	7efb      	ldrb	r3, [r7, #27]
 8003c32:	2b40      	cmp	r3, #64	; 0x40
 8003c34:	d107      	bne.n	8003c46 <HAL_I2C_ER_IRQHandler+0xf8>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c44:	601a      	str	r2, [r3, #0]
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00d      	beq.n	8003c6c <HAL_I2C_ER_IRQHandler+0x11e>
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d008      	beq.n	8003c6c <HAL_I2C_ER_IRQHandler+0x11e>
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	f043 0308 	orr.w	r3, r3, #8
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003c6a:	615a      	str	r2, [r3, #20]
 8003c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d008      	beq.n	8003c84 <HAL_I2C_ER_IRQHandler+0x136>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	641a      	str	r2, [r3, #64]	; 0x40
 8003c7e:	6878      	ldr	r0, [r7, #4]
 8003c80:	f001 f874 	bl	8004d6c <I2C_ITError>
 8003c84:	bf00      	nop
 8003c86:	3728      	adds	r7, #40	; 0x28
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}

08003c8c <HAL_I2C_MasterTxCpltCallback>:
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_I2C_MasterRxCpltCallback>:
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <HAL_I2C_MemTxCpltCallback>:
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_I2C_MemRxCpltCallback>:
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	bf00      	nop
 8003cd2:	370c      	adds	r7, #12
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <HAL_I2C_AbortCpltCallback>:
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <HAL_I2C_GetError>:
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <I2C_MasterTransmit_TXE>:
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d16:	73fb      	strb	r3, [r7, #15]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1e:	73bb      	strb	r3, [r7, #14]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d24:	60bb      	str	r3, [r7, #8]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d150      	bne.n	8003dd0 <I2C_MasterTransmit_TXE+0xc8>
 8003d2e:	7bfb      	ldrb	r3, [r7, #15]
 8003d30:	2b21      	cmp	r3, #33	; 0x21
 8003d32:	d14d      	bne.n	8003dd0 <I2C_MasterTransmit_TXE+0xc8>
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	2b08      	cmp	r3, #8
 8003d38:	d01d      	beq.n	8003d76 <I2C_MasterTransmit_TXE+0x6e>
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b20      	cmp	r3, #32
 8003d3e:	d01a      	beq.n	8003d76 <I2C_MasterTransmit_TXE+0x6e>
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d46:	d016      	beq.n	8003d76 <I2C_MasterTransmit_TXE+0x6e>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685a      	ldr	r2, [r3, #4]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d56:	605a      	str	r2, [r3, #4]
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2211      	movs	r2, #17
 8003d5c:	631a      	str	r2, [r3, #48]	; 0x30
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2220      	movs	r2, #32
 8003d6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f7ff ff8c 	bl	8003c8c <HAL_I2C_MasterTxCpltCallback>
 8003d74:	e060      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d84:	605a      	str	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	681a      	ldr	r2, [r3, #0]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	631a      	str	r2, [r3, #48]	; 0x30
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b40      	cmp	r3, #64	; 0x40
 8003dae:	d107      	bne.n	8003dc0 <I2C_MasterTransmit_TXE+0xb8>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	f7ff ff7b 	bl	8003cb4 <HAL_I2C_MemTxCpltCallback>
 8003dbe:	e03b      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f7ff ff5f 	bl	8003c8c <HAL_I2C_MasterTxCpltCallback>
 8003dce:	e033      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	2b21      	cmp	r3, #33	; 0x21
 8003dd4:	d005      	beq.n	8003de2 <I2C_MasterTransmit_TXE+0xda>
 8003dd6:	7bbb      	ldrb	r3, [r7, #14]
 8003dd8:	2b40      	cmp	r3, #64	; 0x40
 8003dda:	d12d      	bne.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b22      	cmp	r3, #34	; 0x22
 8003de0:	d12a      	bne.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d108      	bne.n	8003dfe <I2C_MasterTransmit_TXE+0xf6>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685a      	ldr	r2, [r3, #4]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	e01c      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b40      	cmp	r3, #64	; 0x40
 8003e08:	d103      	bne.n	8003e12 <I2C_MasterTransmit_TXE+0x10a>
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f88e 	bl	8003f2c <I2C_MemoryTransmit_TXE_BTF>
 8003e10:	e012      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e16:	781a      	ldrb	r2, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	611a      	str	r2, [r3, #16]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e22:	1c5a      	adds	r2, r3, #1
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	625a      	str	r2, [r3, #36]	; 0x24
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	3b01      	subs	r3, #1
 8003e30:	b29a      	uxth	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e36:	e7ff      	b.n	8003e38 <I2C_MasterTransmit_TXE+0x130>
 8003e38:	bf00      	nop
 8003e3a:	3710      	adds	r7, #16
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}

08003e40 <I2C_MasterTransmit_BTF>:
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b084      	sub	sp, #16
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4c:	60fb      	str	r3, [r7, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b21      	cmp	r3, #33	; 0x21
 8003e58:	d164      	bne.n	8003f24 <I2C_MasterTransmit_BTF+0xe4>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d012      	beq.n	8003e8a <I2C_MasterTransmit_BTF+0x4a>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	781a      	ldrb	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	611a      	str	r2, [r3, #16]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	1c5a      	adds	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	625a      	str	r2, [r3, #36]	; 0x24
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7e:	b29b      	uxth	r3, r3
 8003e80:	3b01      	subs	r3, #1
 8003e82:	b29a      	uxth	r2, r3
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003e88:	e04c      	b.n	8003f24 <I2C_MasterTransmit_BTF+0xe4>
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2b08      	cmp	r3, #8
 8003e8e:	d01d      	beq.n	8003ecc <I2C_MasterTransmit_BTF+0x8c>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2b20      	cmp	r3, #32
 8003e94:	d01a      	beq.n	8003ecc <I2C_MasterTransmit_BTF+0x8c>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e9c:	d016      	beq.n	8003ecc <I2C_MasterTransmit_BTF+0x8c>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	685a      	ldr	r2, [r3, #4]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2211      	movs	r2, #17
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2220      	movs	r2, #32
 8003ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff fee1 	bl	8003c8c <HAL_I2C_MasterTxCpltCallback>
 8003eca:	e02b      	b.n	8003f24 <I2C_MasterTransmit_BTF+0xe4>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eda:	605a      	str	r2, [r3, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	681a      	ldr	r2, [r3, #0]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	631a      	str	r2, [r3, #48]	; 0x30
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2220      	movs	r2, #32
 8003ef6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b40      	cmp	r3, #64	; 0x40
 8003f04:	d107      	bne.n	8003f16 <I2C_MasterTransmit_BTF+0xd6>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff fed0 	bl	8003cb4 <HAL_I2C_MemTxCpltCallback>
 8003f14:	e006      	b.n	8003f24 <I2C_MasterTransmit_BTF+0xe4>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f7ff feb4 	bl	8003c8c <HAL_I2C_MasterTxCpltCallback>
 8003f24:	bf00      	nop
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <I2C_MemoryTransmit_TXE_BTF>:
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f3a:	73fb      	strb	r3, [r7, #15]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d11d      	bne.n	8003f80 <I2C_MemoryTransmit_TXE_BTF+0x54>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d10b      	bne.n	8003f64 <I2C_MemoryTransmit_TXE_BTF+0x38>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f50:	b2da      	uxtb	r2, r3
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	611a      	str	r2, [r3, #16]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f5c:	1c9a      	adds	r2, r3, #2
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	651a      	str	r2, [r3, #80]	; 0x50
 8003f62:	e073      	b.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	121b      	asrs	r3, r3, #8
 8003f6c:	b2da      	uxtb	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	611a      	str	r2, [r3, #16]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f78:	1c5a      	adds	r2, r3, #1
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	651a      	str	r2, [r3, #80]	; 0x50
 8003f7e:	e065      	b.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d10b      	bne.n	8003fa0 <I2C_MemoryTransmit_TXE_BTF+0x74>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	611a      	str	r2, [r3, #16]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f98:	1c5a      	adds	r2, r3, #1
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	651a      	str	r2, [r3, #80]	; 0x50
 8003f9e:	e055      	b.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d151      	bne.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003fa8:	7bfb      	ldrb	r3, [r7, #15]
 8003faa:	2b22      	cmp	r3, #34	; 0x22
 8003fac:	d10d      	bne.n	8003fca <I2C_MemoryTransmit_TXE_BTF+0x9e>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fbc:	601a      	str	r2, [r3, #0]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fc2:	1c5a      	adds	r2, r3, #1
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	651a      	str	r2, [r3, #80]	; 0x50
 8003fc8:	e040      	b.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d015      	beq.n	8004000 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
 8003fd6:	2b21      	cmp	r3, #33	; 0x21
 8003fd8:	d112      	bne.n	8004000 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fde:	781a      	ldrb	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	611a      	str	r2, [r3, #16]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	625a      	str	r2, [r3, #36]	; 0x24
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	3b01      	subs	r3, #1
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ffe:	e025      	b.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004004:	b29b      	uxth	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d120      	bne.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 800400a:	7bfb      	ldrb	r3, [r7, #15]
 800400c:	2b21      	cmp	r3, #33	; 0x21
 800400e:	d11d      	bne.n	800404c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	685a      	ldr	r2, [r3, #4]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800401e:	605a      	str	r2, [r3, #4]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402e:	601a      	str	r2, [r3, #0]
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	631a      	str	r2, [r3, #48]	; 0x30
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2220      	movs	r2, #32
 800403a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7ff fe34 	bl	8003cb4 <HAL_I2C_MemTxCpltCallback>
 800404c:	bf00      	nop
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <I2C_MasterReceive_RXNE>:
 8004054:	b580      	push	{r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b22      	cmp	r3, #34	; 0x22
 8004066:	f040 80ac 	bne.w	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406e:	b29b      	uxth	r3, r3
 8004070:	60fb      	str	r3, [r7, #12]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b03      	cmp	r3, #3
 8004076:	d921      	bls.n	80040bc <I2C_MasterReceive_RXNE+0x68>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	691a      	ldr	r2, [r3, #16]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	701a      	strb	r2, [r3, #0]
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	625a      	str	r2, [r3, #36]	; 0x24
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a2:	b29b      	uxth	r3, r3
 80040a4:	2b03      	cmp	r3, #3
 80040a6:	f040 808c 	bne.w	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	685a      	ldr	r2, [r3, #4]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	e082      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d075      	beq.n	80041b0 <I2C_MasterReceive_RXNE+0x15c>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d002      	beq.n	80040d0 <I2C_MasterReceive_RXNE+0x7c>
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d16f      	bne.n	80041b0 <I2C_MasterReceive_RXNE+0x15c>
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f001 f825 	bl	8005120 <I2C_WaitOnSTOPRequestThroughIT>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d142      	bne.n	8004162 <I2C_MasterReceive_RXNE+0x10e>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	681a      	ldr	r2, [r3, #0]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040ea:	601a      	str	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	685a      	ldr	r2, [r3, #4]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80040fa:	605a      	str	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	625a      	str	r2, [r3, #36]	; 0x24
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004118:	b29b      	uxth	r3, r3
 800411a:	3b01      	subs	r3, #1
 800411c:	b29a      	uxth	r2, r3
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2220      	movs	r2, #32
 8004126:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004130:	b2db      	uxtb	r3, r3
 8004132:	2b40      	cmp	r3, #64	; 0x40
 8004134:	d10a      	bne.n	800414c <I2C_MasterReceive_RXNE+0xf8>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2200      	movs	r2, #0
 800413a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	631a      	str	r2, [r3, #48]	; 0x30
 8004144:	6878      	ldr	r0, [r7, #4]
 8004146:	f7ff fdbf 	bl	8003cc8 <HAL_I2C_MemRxCpltCallback>
 800414a:	e03a      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2200      	movs	r2, #0
 8004150:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2212      	movs	r2, #18
 8004158:	631a      	str	r2, [r3, #48]	; 0x30
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f7ff fda0 	bl	8003ca0 <HAL_I2C_MasterRxCpltCallback>
 8004160:	e02f      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004170:	605a      	str	r2, [r3, #4]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	691a      	ldr	r2, [r3, #16]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	b2d2      	uxtb	r2, r2
 800417e:	701a      	strb	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004184:	1c5a      	adds	r2, r3, #1
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	625a      	str	r2, [r3, #36]	; 0x24
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	3b01      	subs	r3, #1
 8004192:	b29a      	uxth	r2, r3
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2220      	movs	r2, #32
 800419c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7fd fb8d 	bl	80018c8 <HAL_I2C_ErrorCallback>
 80041ae:	e008      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	685a      	ldr	r2, [r3, #4]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041be:	605a      	str	r2, [r3, #4]
 80041c0:	e7ff      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x16e>
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <I2C_MasterReceive_BTF>:
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	60fb      	str	r3, [r7, #12]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d11b      	bne.n	800421a <I2C_MasterReceive_BTF+0x50>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f0:	605a      	str	r2, [r3, #4]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691a      	ldr	r2, [r3, #16]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	701a      	strb	r2, [r3, #0]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	; 0x24
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004218:	e0bd      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b03      	cmp	r3, #3
 8004222:	d129      	bne.n	8004278 <I2C_MasterReceive_BTF+0xae>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004232:	605a      	str	r2, [r3, #4]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b04      	cmp	r3, #4
 8004238:	d00a      	beq.n	8004250 <I2C_MasterReceive_BTF+0x86>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d007      	beq.n	8004250 <I2C_MasterReceive_BTF+0x86>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800424e:	601a      	str	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	691a      	ldr	r2, [r3, #16]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	625a      	str	r2, [r3, #36]	; 0x24
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	3b01      	subs	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004276:	e08e      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d176      	bne.n	8004370 <I2C_MasterReceive_BTF+0x1a6>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d002      	beq.n	800428e <I2C_MasterReceive_BTF+0xc4>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b10      	cmp	r3, #16
 800428c:	d108      	bne.n	80042a0 <I2C_MasterReceive_BTF+0xd6>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e019      	b.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d002      	beq.n	80042ac <I2C_MasterReceive_BTF+0xe2>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d108      	bne.n	80042be <I2C_MasterReceive_BTF+0xf4>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	e00a      	b.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b10      	cmp	r3, #16
 80042c2:	d007      	beq.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d2:	601a      	str	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	b2d2      	uxtb	r2, r2
 80042e0:	701a      	strb	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	625a      	str	r2, [r3, #36]	; 0x24
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	701a      	strb	r2, [r3, #0]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	625a      	str	r2, [r3, #36]	; 0x24
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800432e:	605a      	str	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b40      	cmp	r3, #64	; 0x40
 8004342:	d10a      	bne.n	800435a <I2C_MasterReceive_BTF+0x190>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	631a      	str	r2, [r3, #48]	; 0x30
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fcb8 	bl	8003cc8 <HAL_I2C_MemRxCpltCallback>
 8004358:	e01d      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2212      	movs	r2, #18
 8004366:	631a      	str	r2, [r3, #48]	; 0x30
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff fc99 	bl	8003ca0 <HAL_I2C_MasterRxCpltCallback>
 800436e:	e012      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691a      	ldr	r2, [r3, #16]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	701a      	strb	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	625a      	str	r2, [r3, #36]	; 0x24
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004396:	bf00      	nop
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <I2C_Master_SB>:
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b40      	cmp	r3, #64	; 0x40
 80043b0:	d117      	bne.n	80043e2 <I2C_Master_SB+0x44>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <I2C_Master_SB+0x30>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	461a      	mov	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043ca:	611a      	str	r2, [r3, #16]
 80043cc:	e067      	b.n	800449e <I2C_Master_SB+0x100>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	611a      	str	r2, [r3, #16]
 80043e0:	e05d      	b.n	800449e <I2C_Master_SB+0x100>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043ea:	d133      	bne.n	8004454 <I2C_Master_SB+0xb6>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b21      	cmp	r3, #33	; 0x21
 80043f6:	d109      	bne.n	800440c <I2C_Master_SB+0x6e>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004408:	611a      	str	r2, [r3, #16]
 800440a:	e008      	b.n	800441e <I2C_Master_SB+0x80>
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004410:	b2db      	uxtb	r3, r3
 8004412:	f043 0301 	orr.w	r3, r3, #1
 8004416:	b2da      	uxtb	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	611a      	str	r2, [r3, #16]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004422:	2b00      	cmp	r3, #0
 8004424:	d004      	beq.n	8004430 <I2C_Master_SB+0x92>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800442a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442c:	2b00      	cmp	r3, #0
 800442e:	d108      	bne.n	8004442 <I2C_Master_SB+0xa4>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004434:	2b00      	cmp	r3, #0
 8004436:	d032      	beq.n	800449e <I2C_Master_SB+0x100>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443e:	2b00      	cmp	r3, #0
 8004440:	d02d      	beq.n	800449e <I2C_Master_SB+0x100>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004450:	605a      	str	r2, [r3, #4]
 8004452:	e024      	b.n	800449e <I2C_Master_SB+0x100>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10e      	bne.n	800447a <I2C_Master_SB+0xdc>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004460:	b29b      	uxth	r3, r3
 8004462:	11db      	asrs	r3, r3, #7
 8004464:	b2db      	uxtb	r3, r3
 8004466:	f003 0306 	and.w	r3, r3, #6
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f063 030f 	orn	r3, r3, #15
 8004470:	b2da      	uxtb	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	611a      	str	r2, [r3, #16]
 8004478:	e011      	b.n	800449e <I2C_Master_SB+0x100>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447e:	2b01      	cmp	r3, #1
 8004480:	d10d      	bne.n	800449e <I2C_Master_SB+0x100>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	b29b      	uxth	r3, r3
 8004488:	11db      	asrs	r3, r3, #7
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f003 0306 	and.w	r3, r3, #6
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f063 030e 	orn	r3, r3, #14
 8004496:	b2da      	uxtb	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	611a      	str	r2, [r3, #16]
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <I2C_Master_ADD10>:
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b6:	b2da      	uxtb	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	611a      	str	r2, [r3, #16]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d004      	beq.n	80044d0 <I2C_Master_ADD10+0x26>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d108      	bne.n	80044e2 <I2C_Master_ADD10+0x38>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d00c      	beq.n	80044f2 <I2C_Master_ADD10+0x48>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <I2C_Master_ADD10+0x48>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	685a      	ldr	r2, [r3, #4]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044f0:	605a      	str	r2, [r3, #4]
 80044f2:	bf00      	nop
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <I2C_Master_ADDR>:
 80044fe:	b480      	push	{r7}
 8004500:	b091      	sub	sp, #68	; 0x44
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800450c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004514:	63bb      	str	r3, [r7, #56]	; 0x38
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451a:	637b      	str	r3, [r7, #52]	; 0x34
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004522:	b2db      	uxtb	r3, r3
 8004524:	2b22      	cmp	r3, #34	; 0x22
 8004526:	f040 8169 	bne.w	80047fc <I2C_Master_ADDR+0x2fe>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10f      	bne.n	8004552 <I2C_Master_ADDR+0x54>
 8004532:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004536:	2b40      	cmp	r3, #64	; 0x40
 8004538:	d10b      	bne.n	8004552 <I2C_Master_ADDR+0x54>
 800453a:	2300      	movs	r3, #0
 800453c:	633b      	str	r3, [r7, #48]	; 0x30
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	633b      	str	r3, [r7, #48]	; 0x30
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	699b      	ldr	r3, [r3, #24]
 800454c:	633b      	str	r3, [r7, #48]	; 0x30
 800454e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004550:	e160      	b.n	8004814 <I2C_Master_ADDR+0x316>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004556:	2b00      	cmp	r3, #0
 8004558:	d11d      	bne.n	8004596 <I2C_Master_ADDR+0x98>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004562:	d118      	bne.n	8004596 <I2C_Master_ADDR+0x98>
 8004564:	2300      	movs	r3, #0
 8004566:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	699b      	ldr	r3, [r3, #24]
 8004576:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004588:	601a      	str	r2, [r3, #0]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	651a      	str	r2, [r3, #80]	; 0x50
 8004594:	e13e      	b.n	8004814 <I2C_Master_ADDR+0x316>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800459a:	b29b      	uxth	r3, r3
 800459c:	2b00      	cmp	r3, #0
 800459e:	d113      	bne.n	80045c8 <I2C_Master_ADDR+0xca>
 80045a0:	2300      	movs	r3, #0
 80045a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	699b      	ldr	r3, [r3, #24]
 80045b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80045b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c4:	601a      	str	r2, [r3, #0]
 80045c6:	e115      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	f040 808a 	bne.w	80046e8 <I2C_Master_ADDR+0x1ea>
 80045d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045da:	d137      	bne.n	800464c <I2C_Master_ADDR+0x14e>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ea:	601a      	str	r2, [r3, #0]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045fa:	d113      	bne.n	8004624 <I2C_Master_ADDR+0x126>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	2300      	movs	r3, #0
 800460e:	627b      	str	r3, [r7, #36]	; 0x24
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	627b      	str	r3, [r7, #36]	; 0x24
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	699b      	ldr	r3, [r3, #24]
 800461e:	627b      	str	r3, [r7, #36]	; 0x24
 8004620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004622:	e0e7      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 8004624:	2300      	movs	r3, #0
 8004626:	623b      	str	r3, [r7, #32]
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	623b      	str	r3, [r7, #32]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	623b      	str	r3, [r7, #32]
 8004638:	6a3b      	ldr	r3, [r7, #32]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	e0d3      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 800464c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464e:	2b08      	cmp	r3, #8
 8004650:	d02e      	beq.n	80046b0 <I2C_Master_ADDR+0x1b2>
 8004652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004654:	2b20      	cmp	r3, #32
 8004656:	d02b      	beq.n	80046b0 <I2C_Master_ADDR+0x1b2>
 8004658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465a:	2b12      	cmp	r3, #18
 800465c:	d102      	bne.n	8004664 <I2C_Master_ADDR+0x166>
 800465e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004660:	2b01      	cmp	r3, #1
 8004662:	d125      	bne.n	80046b0 <I2C_Master_ADDR+0x1b2>
 8004664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004666:	2b04      	cmp	r3, #4
 8004668:	d00e      	beq.n	8004688 <I2C_Master_ADDR+0x18a>
 800466a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800466c:	2b02      	cmp	r3, #2
 800466e:	d00b      	beq.n	8004688 <I2C_Master_ADDR+0x18a>
 8004670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004672:	2b10      	cmp	r3, #16
 8004674:	d008      	beq.n	8004688 <I2C_Master_ADDR+0x18a>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681a      	ldr	r2, [r3, #0]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004684:	601a      	str	r2, [r3, #0]
 8004686:	e007      	b.n	8004698 <I2C_Master_ADDR+0x19a>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	2300      	movs	r3, #0
 800469a:	61fb      	str	r3, [r7, #28]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	695b      	ldr	r3, [r3, #20]
 80046a2:	61fb      	str	r3, [r7, #28]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	61fb      	str	r3, [r7, #28]
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	e0a1      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046be:	601a      	str	r2, [r3, #0]
 80046c0:	2300      	movs	r3, #0
 80046c2:	61bb      	str	r3, [r7, #24]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	61bb      	str	r3, [r7, #24]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	61bb      	str	r3, [r7, #24]
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e4:	601a      	str	r2, [r3, #0]
 80046e6:	e085      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d14d      	bne.n	800478e <I2C_Master_ADDR+0x290>
 80046f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f4:	2b04      	cmp	r3, #4
 80046f6:	d016      	beq.n	8004726 <I2C_Master_ADDR+0x228>
 80046f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fa:	2b02      	cmp	r3, #2
 80046fc:	d013      	beq.n	8004726 <I2C_Master_ADDR+0x228>
 80046fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004700:	2b10      	cmp	r3, #16
 8004702:	d010      	beq.n	8004726 <I2C_Master_ADDR+0x228>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004712:	601a      	str	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004722:	601a      	str	r2, [r3, #0]
 8004724:	e007      	b.n	8004736 <I2C_Master_ADDR+0x238>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004740:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004744:	d117      	bne.n	8004776 <I2C_Master_ADDR+0x278>
 8004746:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004748:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800474c:	d00b      	beq.n	8004766 <I2C_Master_ADDR+0x268>
 800474e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004750:	2b01      	cmp	r3, #1
 8004752:	d008      	beq.n	8004766 <I2C_Master_ADDR+0x268>
 8004754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004756:	2b08      	cmp	r3, #8
 8004758:	d005      	beq.n	8004766 <I2C_Master_ADDR+0x268>
 800475a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800475c:	2b10      	cmp	r3, #16
 800475e:	d002      	beq.n	8004766 <I2C_Master_ADDR+0x268>
 8004760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004762:	2b20      	cmp	r3, #32
 8004764:	d107      	bne.n	8004776 <I2C_Master_ADDR+0x278>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685a      	ldr	r2, [r3, #4]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004774:	605a      	str	r2, [r3, #4]
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	699b      	ldr	r3, [r3, #24]
 8004788:	617b      	str	r3, [r7, #20]
 800478a:	697b      	ldr	r3, [r7, #20]
 800478c:	e032      	b.n	80047f4 <I2C_Master_ADDR+0x2f6>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681a      	ldr	r2, [r3, #0]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047ac:	d117      	bne.n	80047de <I2C_Master_ADDR+0x2e0>
 80047ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047b4:	d00b      	beq.n	80047ce <I2C_Master_ADDR+0x2d0>
 80047b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d008      	beq.n	80047ce <I2C_Master_ADDR+0x2d0>
 80047bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047be:	2b08      	cmp	r3, #8
 80047c0:	d005      	beq.n	80047ce <I2C_Master_ADDR+0x2d0>
 80047c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c4:	2b10      	cmp	r3, #16
 80047c6:	d002      	beq.n	80047ce <I2C_Master_ADDR+0x2d0>
 80047c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ca:	2b20      	cmp	r3, #32
 80047cc:	d107      	bne.n	80047de <I2C_Master_ADDR+0x2e0>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	685a      	ldr	r2, [r3, #4]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047dc:	605a      	str	r2, [r3, #4]
 80047de:	2300      	movs	r3, #0
 80047e0:	613b      	str	r3, [r7, #16]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	695b      	ldr	r3, [r3, #20]
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	699b      	ldr	r3, [r3, #24]
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	651a      	str	r2, [r3, #80]	; 0x50
 80047fa:	e00b      	b.n	8004814 <I2C_Master_ADDR+0x316>
 80047fc:	2300      	movs	r3, #0
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	60fb      	str	r3, [r7, #12]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	699b      	ldr	r3, [r3, #24]
 800480e:	60fb      	str	r3, [r7, #12]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	e7ff      	b.n	8004814 <I2C_Master_ADDR+0x316>
 8004814:	bf00      	nop
 8004816:	3744      	adds	r7, #68	; 0x44
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <I2C_SlaveTransmit_TXE>:
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800482e:	73fb      	strb	r3, [r7, #15]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004834:	b29b      	uxth	r3, r3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d02b      	beq.n	8004892 <I2C_SlaveTransmit_TXE+0x72>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800483e:	781a      	ldrb	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	611a      	str	r2, [r3, #16]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484a:	1c5a      	adds	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	625a      	str	r2, [r3, #36]	; 0x24
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004854:	b29b      	uxth	r3, r3
 8004856:	3b01      	subs	r3, #1
 8004858:	b29a      	uxth	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004862:	b29b      	uxth	r3, r3
 8004864:	2b00      	cmp	r3, #0
 8004866:	d114      	bne.n	8004892 <I2C_SlaveTransmit_TXE+0x72>
 8004868:	7bfb      	ldrb	r3, [r7, #15]
 800486a:	2b29      	cmp	r3, #41	; 0x29
 800486c:	d111      	bne.n	8004892 <I2C_SlaveTransmit_TXE+0x72>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685a      	ldr	r2, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800487c:	605a      	str	r2, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2221      	movs	r2, #33	; 0x21
 8004882:	631a      	str	r2, [r3, #48]	; 0x30
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2228      	movs	r2, #40	; 0x28
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800488c:	6878      	ldr	r0, [r7, #4]
 800488e:	f7fc ffaf 	bl	80017f0 <HAL_I2C_SlaveTxCpltCallback>
 8004892:	bf00      	nop
 8004894:	3710      	adds	r7, #16
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}

0800489a <I2C_SlaveTransmit_BTF>:
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d011      	beq.n	80048d0 <I2C_SlaveTransmit_BTF+0x36>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048b0:	781a      	ldrb	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	611a      	str	r2, [r3, #16]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048bc:	1c5a      	adds	r2, r3, #1
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	625a      	str	r2, [r3, #36]	; 0x24
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048d0:	bf00      	nop
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <I2C_SlaveReceive_RXNE>:
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ea:	73fb      	strb	r3, [r7, #15]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d02c      	beq.n	8004950 <I2C_SlaveReceive_RXNE+0x74>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	691a      	ldr	r2, [r3, #16]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004900:	b2d2      	uxtb	r2, r2
 8004902:	701a      	strb	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	625a      	str	r2, [r3, #36]	; 0x24
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004920:	b29b      	uxth	r3, r3
 8004922:	2b00      	cmp	r3, #0
 8004924:	d114      	bne.n	8004950 <I2C_SlaveReceive_RXNE+0x74>
 8004926:	7bfb      	ldrb	r3, [r7, #15]
 8004928:	2b2a      	cmp	r3, #42	; 0x2a
 800492a:	d111      	bne.n	8004950 <I2C_SlaveReceive_RXNE+0x74>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800493a:	605a      	str	r2, [r3, #4]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2222      	movs	r2, #34	; 0x22
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2228      	movs	r2, #40	; 0x28
 8004946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800494a:	6878      	ldr	r0, [r7, #4]
 800494c:	f7fc ff86 	bl	800185c <HAL_I2C_SlaveRxCpltCallback>
 8004950:	bf00      	nop
 8004952:	3710      	adds	r7, #16
 8004954:	46bd      	mov	sp, r7
 8004956:	bd80      	pop	{r7, pc}

08004958 <I2C_SlaveReceive_BTF>:
 8004958:	b480      	push	{r7}
 800495a:	b083      	sub	sp, #12
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29b      	uxth	r3, r3
 8004966:	2b00      	cmp	r3, #0
 8004968:	d012      	beq.n	8004990 <I2C_SlaveReceive_BTF+0x38>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	691a      	ldr	r2, [r3, #16]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004974:	b2d2      	uxtb	r2, r2
 8004976:	701a      	strb	r2, [r3, #0]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800497c:	1c5a      	adds	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	625a      	str	r2, [r3, #36]	; 0x24
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004986:	b29b      	uxth	r3, r3
 8004988:	3b01      	subs	r3, #1
 800498a:	b29a      	uxth	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr

0800499c <I2C_Slave_ADDR>:
 800499c:	b580      	push	{r7, lr}
 800499e:	b084      	sub	sp, #16
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	6078      	str	r0, [r7, #4]
 80049a4:	6039      	str	r1, [r7, #0]
 80049a6:	2300      	movs	r3, #0
 80049a8:	73fb      	strb	r3, [r7, #15]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049b6:	2b28      	cmp	r3, #40	; 0x28
 80049b8:	d125      	bne.n	8004a06 <I2C_Slave_ADDR+0x6a>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	685a      	ldr	r2, [r3, #4]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049c8:	605a      	str	r2, [r3, #4]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	f003 0304 	and.w	r3, r3, #4
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <I2C_Slave_ADDR+0x3c>
 80049d4:	2301      	movs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <I2C_Slave_ADDR+0x4e>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	81bb      	strh	r3, [r7, #12]
 80049e8:	e002      	b.n	80049f0 <I2C_Slave_ADDR+0x54>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	699b      	ldr	r3, [r3, #24]
 80049ee:	81bb      	strh	r3, [r7, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80049f8:	89ba      	ldrh	r2, [r7, #12]
 80049fa:	7bfb      	ldrb	r3, [r7, #15]
 80049fc:	4619      	mov	r1, r3
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7fc fea6 	bl	8001750 <HAL_I2C_AddrCallback>
 8004a04:	e00e      	b.n	8004a24 <I2C_Slave_ADDR+0x88>
 8004a06:	2300      	movs	r3, #0
 8004a08:	60bb      	str	r3, [r7, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	60bb      	str	r3, [r7, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	699b      	ldr	r3, [r3, #24]
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004a24:	bf00      	nop
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <I2C_Slave_STOPF>:
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a3a:	73fb      	strb	r3, [r7, #15]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	685a      	ldr	r2, [r3, #4]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a4a:	605a      	str	r2, [r3, #4]
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	60bb      	str	r3, [r7, #8]
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	60bb      	str	r3, [r7, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f042 0201 	orr.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a78:	601a      	str	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	685b      	ldr	r3, [r3, #4]
 8004a80:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a84:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a88:	d172      	bne.n	8004b70 <I2C_Slave_STOPF+0x144>
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	2b22      	cmp	r3, #34	; 0x22
 8004a8e:	d002      	beq.n	8004a96 <I2C_Slave_STOPF+0x6a>
 8004a90:	7bfb      	ldrb	r3, [r7, #15]
 8004a92:	2b2a      	cmp	r3, #42	; 0x2a
 8004a94:	d135      	bne.n	8004b02 <I2C_Slave_STOPF+0xd6>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <I2C_Slave_STOPF+0x8e>
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	f043 0204 	orr.w	r2, r3, #4
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	641a      	str	r2, [r3, #64]	; 0x40
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	685a      	ldr	r2, [r3, #4]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ac8:	605a      	str	r2, [r3, #4]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fe fab9 	bl	8003046 <HAL_DMA_GetState>
 8004ad4:	4603      	mov	r3, r0
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d049      	beq.n	8004b6e <I2C_Slave_STOPF+0x142>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	4a69      	ldr	r2, [pc, #420]	; (8004c84 <I2C_Slave_STOPF+0x258>)
 8004ae0:	651a      	str	r2, [r3, #80]	; 0x50
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	f7fe fa8b 	bl	8003002 <HAL_DMA_Abort_IT>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d03d      	beq.n	8004b6e <I2C_Slave_STOPF+0x142>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004afc:	4610      	mov	r0, r2
 8004afe:	4798      	blx	r3
 8004b00:	e035      	b.n	8004b6e <I2C_Slave_STOPF+0x142>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d005      	beq.n	8004b26 <I2C_Slave_STOPF+0xfa>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	f043 0204 	orr.w	r2, r3, #4
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	641a      	str	r2, [r3, #64]	; 0x40
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685a      	ldr	r2, [r3, #4]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b34:	605a      	str	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f7fe fa83 	bl	8003046 <HAL_DMA_GetState>
 8004b40:	4603      	mov	r3, r0
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d014      	beq.n	8004b70 <I2C_Slave_STOPF+0x144>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4a:	4a4e      	ldr	r2, [pc, #312]	; (8004c84 <I2C_Slave_STOPF+0x258>)
 8004b4c:	651a      	str	r2, [r3, #80]	; 0x50
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fe fa55 	bl	8003002 <HAL_DMA_Abort_IT>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d008      	beq.n	8004b70 <I2C_Slave_STOPF+0x144>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b68:	4610      	mov	r0, r2
 8004b6a:	4798      	blx	r3
 8004b6c:	e000      	b.n	8004b70 <I2C_Slave_STOPF+0x144>
 8004b6e:	bf00      	nop
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d03e      	beq.n	8004bf8 <I2C_Slave_STOPF+0x1cc>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	695b      	ldr	r3, [r3, #20]
 8004b80:	f003 0304 	and.w	r3, r3, #4
 8004b84:	2b04      	cmp	r3, #4
 8004b86:	d112      	bne.n	8004bae <I2C_Slave_STOPF+0x182>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	691a      	ldr	r2, [r3, #16]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b92:	b2d2      	uxtb	r2, r2
 8004b94:	701a      	strb	r2, [r3, #0]
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9a:	1c5a      	adds	r2, r3, #1
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	625a      	str	r2, [r3, #36]	; 0x24
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bb8:	2b40      	cmp	r3, #64	; 0x40
 8004bba:	d112      	bne.n	8004be2 <I2C_Slave_STOPF+0x1b6>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	691a      	ldr	r2, [r3, #16]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc6:	b2d2      	uxtb	r2, r2
 8004bc8:	701a      	strb	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	625a      	str	r2, [r3, #36]	; 0x24
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	3b01      	subs	r3, #1
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d005      	beq.n	8004bf8 <I2C_Slave_STOPF+0x1cc>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	f043 0204 	orr.w	r2, r3, #4
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	641a      	str	r2, [r3, #64]	; 0x40
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d003      	beq.n	8004c08 <I2C_Slave_STOPF+0x1dc>
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f8b3 	bl	8004d6c <I2C_ITError>
 8004c06:	e039      	b.n	8004c7c <I2C_Slave_STOPF+0x250>
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8004c0c:	d109      	bne.n	8004c22 <I2C_Slave_STOPF+0x1f6>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	631a      	str	r2, [r3, #48]	; 0x30
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2228      	movs	r2, #40	; 0x28
 8004c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f7fc fe1d 	bl	800185c <HAL_I2C_SlaveRxCpltCallback>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	2b28      	cmp	r3, #40	; 0x28
 8004c2c:	d111      	bne.n	8004c52 <I2C_Slave_STOPF+0x226>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a15      	ldr	r2, [pc, #84]	; (8004c88 <I2C_Slave_STOPF+0x25c>)
 8004c32:	62da      	str	r2, [r3, #44]	; 0x2c
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	631a      	str	r2, [r3, #48]	; 0x30
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2220      	movs	r2, #32
 8004c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c4a:	6878      	ldr	r0, [r7, #4]
 8004c4c:	f7fc fd74 	bl	8001738 <HAL_I2C_ListenCpltCallback>
 8004c50:	e014      	b.n	8004c7c <I2C_Slave_STOPF+0x250>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	2b22      	cmp	r3, #34	; 0x22
 8004c58:	d002      	beq.n	8004c60 <I2C_Slave_STOPF+0x234>
 8004c5a:	7bfb      	ldrb	r3, [r7, #15]
 8004c5c:	2b22      	cmp	r3, #34	; 0x22
 8004c5e:	d10d      	bne.n	8004c7c <I2C_Slave_STOPF+0x250>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	631a      	str	r2, [r3, #48]	; 0x30
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c76:	6878      	ldr	r0, [r7, #4]
 8004c78:	f7fc fdf0 	bl	800185c <HAL_I2C_SlaveRxCpltCallback>
 8004c7c:	bf00      	nop
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}
 8004c84:	08004fd1 	.word	0x08004fd1
 8004c88:	ffff0000 	.word	0xffff0000

08004c8c <I2C_Slave_AF>:
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b084      	sub	sp, #16
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c9a:	73fb      	strb	r3, [r7, #15]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ca0:	60bb      	str	r3, [r7, #8]
 8004ca2:	68bb      	ldr	r3, [r7, #8]
 8004ca4:	2b08      	cmp	r3, #8
 8004ca6:	d002      	beq.n	8004cae <I2C_Slave_AF+0x22>
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	2b20      	cmp	r3, #32
 8004cac:	d129      	bne.n	8004d02 <I2C_Slave_AF+0x76>
 8004cae:	7bfb      	ldrb	r3, [r7, #15]
 8004cb0:	2b28      	cmp	r3, #40	; 0x28
 8004cb2:	d126      	bne.n	8004d02 <I2C_Slave_AF+0x76>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a2c      	ldr	r2, [pc, #176]	; (8004d68 <I2C_Slave_AF+0xdc>)
 8004cb8:	62da      	str	r2, [r3, #44]	; 0x2c
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cc8:	605a      	str	r2, [r3, #4]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004cd2:	615a      	str	r2, [r3, #20]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	631a      	str	r2, [r3, #48]	; 0x30
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7fc fd1c 	bl	8001738 <HAL_I2C_ListenCpltCallback>
 8004d00:	e02e      	b.n	8004d60 <I2C_Slave_AF+0xd4>
 8004d02:	7bfb      	ldrb	r3, [r7, #15]
 8004d04:	2b21      	cmp	r3, #33	; 0x21
 8004d06:	d126      	bne.n	8004d56 <I2C_Slave_AF+0xca>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <I2C_Slave_AF+0xdc>)
 8004d0c:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2221      	movs	r2, #33	; 0x21
 8004d12:	631a      	str	r2, [r3, #48]	; 0x30
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2220      	movs	r2, #32
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d32:	605a      	str	r2, [r3, #4]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d3c:	615a      	str	r2, [r3, #20]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d4c:	601a      	str	r2, [r3, #0]
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7fc fd4e 	bl	80017f0 <HAL_I2C_SlaveTxCpltCallback>
 8004d54:	e004      	b.n	8004d60 <I2C_Slave_AF+0xd4>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d5e:	615a      	str	r2, [r3, #20]
 8004d60:	bf00      	nop
 8004d62:	3710      	adds	r7, #16
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bd80      	pop	{r7, pc}
 8004d68:	ffff0000 	.word	0xffff0000

08004d6c <I2C_ITError>:
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d7a:	73fb      	strb	r3, [r7, #15]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d82:	73bb      	strb	r3, [r7, #14]
 8004d84:	7bbb      	ldrb	r3, [r7, #14]
 8004d86:	2b10      	cmp	r3, #16
 8004d88:	d002      	beq.n	8004d90 <I2C_ITError+0x24>
 8004d8a:	7bbb      	ldrb	r3, [r7, #14]
 8004d8c:	2b40      	cmp	r3, #64	; 0x40
 8004d8e:	d10a      	bne.n	8004da6 <I2C_ITError+0x3a>
 8004d90:	7bfb      	ldrb	r3, [r7, #15]
 8004d92:	2b22      	cmp	r3, #34	; 0x22
 8004d94:	d107      	bne.n	8004da6 <I2C_ITError+0x3a>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004da4:	601a      	str	r2, [r3, #0]
 8004da6:	7bfb      	ldrb	r3, [r7, #15]
 8004da8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004dac:	2b28      	cmp	r3, #40	; 0x28
 8004dae:	d107      	bne.n	8004dc0 <I2C_ITError+0x54>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	631a      	str	r2, [r3, #48]	; 0x30
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2228      	movs	r2, #40	; 0x28
 8004dba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004dbe:	e015      	b.n	8004dec <I2C_ITError+0x80>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dce:	d00a      	beq.n	8004de6 <I2C_ITError+0x7a>
 8004dd0:	7bfb      	ldrb	r3, [r7, #15]
 8004dd2:	2b60      	cmp	r3, #96	; 0x60
 8004dd4:	d007      	beq.n	8004de6 <I2C_ITError+0x7a>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004df6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dfa:	d162      	bne.n	8004ec2 <I2C_ITError+0x156>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685a      	ldr	r2, [r3, #4]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e0a:	605a      	str	r2, [r3, #4]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d020      	beq.n	8004e5c <I2C_ITError+0xf0>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1e:	4a6a      	ldr	r2, [pc, #424]	; (8004fc8 <I2C_ITError+0x25c>)
 8004e20:	651a      	str	r2, [r3, #80]	; 0x50
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7fe f8eb 	bl	8003002 <HAL_DMA_Abort_IT>
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	f000 8089 	beq.w	8004f46 <I2C_ITError+0x1da>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 0201 	bic.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e56:	4610      	mov	r0, r2
 8004e58:	4798      	blx	r3
 8004e5a:	e074      	b.n	8004f46 <I2C_ITError+0x1da>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e60:	4a59      	ldr	r2, [pc, #356]	; (8004fc8 <I2C_ITError+0x25c>)
 8004e62:	651a      	str	r2, [r3, #80]	; 0x50
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f7fe f8ca 	bl	8003002 <HAL_DMA_Abort_IT>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d068      	beq.n	8004f46 <I2C_ITError+0x1da>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e7e:	2b40      	cmp	r3, #64	; 0x40
 8004e80:	d10b      	bne.n	8004e9a <I2C_ITError+0x12e>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	691a      	ldr	r2, [r3, #16]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8c:	b2d2      	uxtb	r2, r2
 8004e8e:	701a      	strb	r2, [r3, #0]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e94:	1c5a      	adds	r2, r3, #1
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	625a      	str	r2, [r3, #36]	; 0x24
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	601a      	str	r2, [r3, #0]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2220      	movs	r2, #32
 8004eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb8:	687a      	ldr	r2, [r7, #4]
 8004eba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	4798      	blx	r3
 8004ec0:	e041      	b.n	8004f46 <I2C_ITError+0x1da>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	2b60      	cmp	r3, #96	; 0x60
 8004ecc:	d125      	bne.n	8004f1a <I2C_ITError+0x1ae>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	641a      	str	r2, [r3, #64]	; 0x40
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee6:	2b40      	cmp	r3, #64	; 0x40
 8004ee8:	d10b      	bne.n	8004f02 <I2C_ITError+0x196>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	691a      	ldr	r2, [r3, #16]
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	b2d2      	uxtb	r2, r2
 8004ef6:	701a      	strb	r2, [r3, #0]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efc:	1c5a      	adds	r2, r3, #1
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	625a      	str	r2, [r3, #36]	; 0x24
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f022 0201 	bic.w	r2, r2, #1
 8004f10:	601a      	str	r2, [r3, #0]
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fe fee2 	bl	8003cdc <HAL_I2C_AbortCpltCallback>
 8004f18:	e015      	b.n	8004f46 <I2C_ITError+0x1da>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f24:	2b40      	cmp	r3, #64	; 0x40
 8004f26:	d10b      	bne.n	8004f40 <I2C_ITError+0x1d4>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	691a      	ldr	r2, [r3, #16]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f32:	b2d2      	uxtb	r2, r2
 8004f34:	701a      	strb	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	625a      	str	r2, [r3, #36]	; 0x24
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7fc fcc1 	bl	80018c8 <HAL_I2C_ErrorCallback>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10e      	bne.n	8004f74 <I2C_ITError+0x208>
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d109      	bne.n	8004f74 <I2C_ITError+0x208>
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	f003 0304 	and.w	r3, r3, #4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d104      	bne.n	8004f74 <I2C_ITError+0x208>
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f003 0308 	and.w	r3, r3, #8
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d007      	beq.n	8004f84 <I2C_ITError+0x218>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685a      	ldr	r2, [r3, #4]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f82:	605a      	str	r2, [r3, #4]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f8a:	73fb      	strb	r3, [r7, #15]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f90:	f003 0304 	and.w	r3, r3, #4
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d113      	bne.n	8004fc0 <I2C_ITError+0x254>
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	2b28      	cmp	r3, #40	; 0x28
 8004f9c:	d110      	bne.n	8004fc0 <I2C_ITError+0x254>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	4a0a      	ldr	r2, [pc, #40]	; (8004fcc <I2C_ITError+0x260>)
 8004fa2:	62da      	str	r2, [r3, #44]	; 0x2c
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	631a      	str	r2, [r3, #48]	; 0x30
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2220      	movs	r2, #32
 8004fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f7fc fbbc 	bl	8001738 <HAL_I2C_ListenCpltCallback>
 8004fc0:	bf00      	nop
 8004fc2:	3710      	adds	r7, #16
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	08004fd1 	.word	0x08004fd1
 8004fcc:	ffff0000 	.word	0xffff0000

08004fd0 <I2C_DMAAbort>:
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	2300      	movs	r3, #0
 8004fda:	60fb      	str	r3, [r7, #12]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe8:	74fb      	strb	r3, [r7, #19]
 8004fea:	4b4b      	ldr	r3, [pc, #300]	; (8005118 <I2C_DMAAbort+0x148>)
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	08db      	lsrs	r3, r3, #3
 8004ff0:	4a4a      	ldr	r2, [pc, #296]	; (800511c <I2C_DMAAbort+0x14c>)
 8004ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff6:	0a1a      	lsrs	r2, r3, #8
 8004ff8:	4613      	mov	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	4413      	add	r3, r2
 8004ffe:	00da      	lsls	r2, r3, #3
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	60fb      	str	r3, [r7, #12]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d106      	bne.n	8005018 <I2C_DMAAbort+0x48>
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	f043 0220 	orr.w	r2, r3, #32
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	641a      	str	r2, [r3, #64]	; 0x40
 8005016:	e00a      	b.n	800502e <I2C_DMAAbort+0x5e>
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	3b01      	subs	r3, #1
 800501c:	60fb      	str	r3, [r7, #12]
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800502c:	d0ea      	beq.n	8005004 <I2C_DMAAbort+0x34>
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <I2C_DMAAbort+0x6e>
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800503a:	2200      	movs	r2, #0
 800503c:	63da      	str	r2, [r3, #60]	; 0x3c
 800503e:	697b      	ldr	r3, [r7, #20]
 8005040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005042:	2b00      	cmp	r3, #0
 8005044:	d003      	beq.n	800504e <I2C_DMAAbort+0x7e>
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	2200      	movs	r2, #0
 800504c:	63da      	str	r2, [r3, #60]	; 0x3c
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800505c:	601a      	str	r2, [r3, #0]
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	2200      	movs	r2, #0
 8005062:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005068:	2b00      	cmp	r3, #0
 800506a:	d003      	beq.n	8005074 <I2C_DMAAbort+0xa4>
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005070:	2200      	movs	r2, #0
 8005072:	651a      	str	r2, [r3, #80]	; 0x50
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005078:	2b00      	cmp	r3, #0
 800507a:	d003      	beq.n	8005084 <I2C_DMAAbort+0xb4>
 800507c:	697b      	ldr	r3, [r7, #20]
 800507e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005080:	2200      	movs	r2, #0
 8005082:	651a      	str	r2, [r3, #80]	; 0x50
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0201 	bic.w	r2, r2, #1
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b60      	cmp	r3, #96	; 0x60
 800509e:	d10e      	bne.n	80050be <I2C_DMAAbort+0xee>
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	2200      	movs	r2, #0
 80050ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80050b0:	697b      	ldr	r3, [r7, #20]
 80050b2:	2200      	movs	r2, #0
 80050b4:	641a      	str	r2, [r3, #64]	; 0x40
 80050b6:	6978      	ldr	r0, [r7, #20]
 80050b8:	f7fe fe10 	bl	8003cdc <HAL_I2C_AbortCpltCallback>
 80050bc:	e027      	b.n	800510e <I2C_DMAAbort+0x13e>
 80050be:	7cfb      	ldrb	r3, [r7, #19]
 80050c0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050c4:	2b28      	cmp	r3, #40	; 0x28
 80050c6:	d117      	bne.n	80050f8 <I2C_DMAAbort+0x128>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f042 0201 	orr.w	r2, r2, #1
 80050d6:	601a      	str	r2, [r3, #0]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80050e6:	601a      	str	r2, [r3, #0]
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	2200      	movs	r2, #0
 80050ec:	631a      	str	r2, [r3, #48]	; 0x30
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	2228      	movs	r2, #40	; 0x28
 80050f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80050f6:	e007      	b.n	8005108 <I2C_DMAAbort+0x138>
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	2220      	movs	r2, #32
 80050fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005108:	6978      	ldr	r0, [r7, #20]
 800510a:	f7fc fbdd 	bl	80018c8 <HAL_I2C_ErrorCallback>
 800510e:	bf00      	nop
 8005110:	3718      	adds	r7, #24
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	20000098 	.word	0x20000098
 800511c:	14f8b589 	.word	0x14f8b589

08005120 <I2C_WaitOnSTOPRequestThroughIT>:
 8005120:	b480      	push	{r7}
 8005122:	b085      	sub	sp, #20
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	2300      	movs	r3, #0
 800512a:	60fb      	str	r3, [r7, #12]
 800512c:	4b13      	ldr	r3, [pc, #76]	; (800517c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	08db      	lsrs	r3, r3, #3
 8005132:	4a13      	ldr	r2, [pc, #76]	; (8005180 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005134:	fba2 2303 	umull	r2, r3, r2, r3
 8005138:	0a1a      	lsrs	r2, r3, #8
 800513a:	4613      	mov	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	3b01      	subs	r3, #1
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d107      	bne.n	800515e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	f043 0220 	orr.w	r2, r3, #32
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	641a      	str	r2, [r3, #64]	; 0x40
 800515a:	2301      	movs	r3, #1
 800515c:	e008      	b.n	8005170 <I2C_WaitOnSTOPRequestThroughIT+0x50>
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005168:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800516c:	d0e9      	beq.n	8005142 <I2C_WaitOnSTOPRequestThroughIT+0x22>
 800516e:	2300      	movs	r3, #0
 8005170:	4618      	mov	r0, r3
 8005172:	3714      	adds	r7, #20
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr
 800517c:	20000098 	.word	0x20000098
 8005180:	14f8b589 	.word	0x14f8b589

08005184 <I2C_ConvertOtherXferOptions>:
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005190:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005194:	d103      	bne.n	800519e <I2C_ConvertOtherXferOptions+0x1a>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	62da      	str	r2, [r3, #44]	; 0x2c
 800519c:	e007      	b.n	80051ae <I2C_ConvertOtherXferOptions+0x2a>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051a2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80051a6:	d102      	bne.n	80051ae <I2C_ConvertOtherXferOptions+0x2a>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2208      	movs	r2, #8
 80051ac:	62da      	str	r2, [r3, #44]	; 0x2c
 80051ae:	bf00      	nop
 80051b0:	370c      	adds	r7, #12
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr
	...

080051bc <HAL_RCC_OscConfig>:
 80051bc:	b580      	push	{r7, lr}
 80051be:	b086      	sub	sp, #24
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCC_OscConfig+0x12>
 80051ca:	2301      	movs	r3, #1
 80051cc:	e267      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d075      	beq.n	80052c6 <HAL_RCC_OscConfig+0x10a>
 80051da:	4b88      	ldr	r3, [pc, #544]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80051dc:	689b      	ldr	r3, [r3, #8]
 80051de:	f003 030c 	and.w	r3, r3, #12
 80051e2:	2b04      	cmp	r3, #4
 80051e4:	d00c      	beq.n	8005200 <HAL_RCC_OscConfig+0x44>
 80051e6:	4b85      	ldr	r3, [pc, #532]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 030c 	and.w	r3, r3, #12
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d112      	bne.n	8005218 <HAL_RCC_OscConfig+0x5c>
 80051f2:	4b82      	ldr	r3, [pc, #520]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80051fe:	d10b      	bne.n	8005218 <HAL_RCC_OscConfig+0x5c>
 8005200:	4b7e      	ldr	r3, [pc, #504]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d05b      	beq.n	80052c4 <HAL_RCC_OscConfig+0x108>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d157      	bne.n	80052c4 <HAL_RCC_OscConfig+0x108>
 8005214:	2301      	movs	r3, #1
 8005216:	e242      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005220:	d106      	bne.n	8005230 <HAL_RCC_OscConfig+0x74>
 8005222:	4b76      	ldr	r3, [pc, #472]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a75      	ldr	r2, [pc, #468]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005228:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800522c:	6013      	str	r3, [r2, #0]
 800522e:	e01d      	b.n	800526c <HAL_RCC_OscConfig+0xb0>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005238:	d10c      	bne.n	8005254 <HAL_RCC_OscConfig+0x98>
 800523a:	4b70      	ldr	r3, [pc, #448]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	4a6f      	ldr	r2, [pc, #444]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005240:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	4b6d      	ldr	r3, [pc, #436]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a6c      	ldr	r2, [pc, #432]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800524c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	e00b      	b.n	800526c <HAL_RCC_OscConfig+0xb0>
 8005254:	4b69      	ldr	r3, [pc, #420]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a68      	ldr	r2, [pc, #416]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800525a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800525e:	6013      	str	r3, [r2, #0]
 8005260:	4b66      	ldr	r3, [pc, #408]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a65      	ldr	r2, [pc, #404]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005266:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800526a:	6013      	str	r3, [r2, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d013      	beq.n	800529c <HAL_RCC_OscConfig+0xe0>
 8005274:	f7fd f9da 	bl	800262c <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0xd2>
 800527c:	f7fd f9d6 	bl	800262c <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b64      	cmp	r3, #100	; 0x64
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0xd2>
 800528a:	2303      	movs	r3, #3
 800528c:	e207      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800528e:	4b5b      	ldr	r3, [pc, #364]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0xc0>
 800529a:	e014      	b.n	80052c6 <HAL_RCC_OscConfig+0x10a>
 800529c:	f7fd f9c6 	bl	800262c <HAL_GetTick>
 80052a0:	6138      	str	r0, [r7, #16]
 80052a2:	e008      	b.n	80052b6 <HAL_RCC_OscConfig+0xfa>
 80052a4:	f7fd f9c2 	bl	800262c <HAL_GetTick>
 80052a8:	4602      	mov	r2, r0
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	1ad3      	subs	r3, r2, r3
 80052ae:	2b64      	cmp	r3, #100	; 0x64
 80052b0:	d901      	bls.n	80052b6 <HAL_RCC_OscConfig+0xfa>
 80052b2:	2303      	movs	r3, #3
 80052b4:	e1f3      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 80052b6:	4b51      	ldr	r3, [pc, #324]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d1f0      	bne.n	80052a4 <HAL_RCC_OscConfig+0xe8>
 80052c2:	e000      	b.n	80052c6 <HAL_RCC_OscConfig+0x10a>
 80052c4:	bf00      	nop
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d063      	beq.n	800539a <HAL_RCC_OscConfig+0x1de>
 80052d2:	4b4a      	ldr	r3, [pc, #296]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00b      	beq.n	80052f6 <HAL_RCC_OscConfig+0x13a>
 80052de:	4b47      	ldr	r3, [pc, #284]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 030c 	and.w	r3, r3, #12
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d11c      	bne.n	8005324 <HAL_RCC_OscConfig+0x168>
 80052ea:	4b44      	ldr	r3, [pc, #272]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d116      	bne.n	8005324 <HAL_RCC_OscConfig+0x168>
 80052f6:	4b41      	ldr	r3, [pc, #260]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d005      	beq.n	800530e <HAL_RCC_OscConfig+0x152>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	2b01      	cmp	r3, #1
 8005308:	d001      	beq.n	800530e <HAL_RCC_OscConfig+0x152>
 800530a:	2301      	movs	r3, #1
 800530c:	e1c7      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800530e:	4b3b      	ldr	r3, [pc, #236]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	691b      	ldr	r3, [r3, #16]
 800531a:	00db      	lsls	r3, r3, #3
 800531c:	4937      	ldr	r1, [pc, #220]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800531e:	4313      	orrs	r3, r2
 8005320:	600b      	str	r3, [r1, #0]
 8005322:	e03a      	b.n	800539a <HAL_RCC_OscConfig+0x1de>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d020      	beq.n	800536e <HAL_RCC_OscConfig+0x1b2>
 800532c:	4b34      	ldr	r3, [pc, #208]	; (8005400 <HAL_RCC_OscConfig+0x244>)
 800532e:	2201      	movs	r2, #1
 8005330:	601a      	str	r2, [r3, #0]
 8005332:	f7fd f97b 	bl	800262c <HAL_GetTick>
 8005336:	6138      	str	r0, [r7, #16]
 8005338:	e008      	b.n	800534c <HAL_RCC_OscConfig+0x190>
 800533a:	f7fd f977 	bl	800262c <HAL_GetTick>
 800533e:	4602      	mov	r2, r0
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	2b02      	cmp	r3, #2
 8005346:	d901      	bls.n	800534c <HAL_RCC_OscConfig+0x190>
 8005348:	2303      	movs	r3, #3
 800534a:	e1a8      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800534c:	4b2b      	ldr	r3, [pc, #172]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b00      	cmp	r3, #0
 8005356:	d0f0      	beq.n	800533a <HAL_RCC_OscConfig+0x17e>
 8005358:	4b28      	ldr	r3, [pc, #160]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	691b      	ldr	r3, [r3, #16]
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	4925      	ldr	r1, [pc, #148]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005368:	4313      	orrs	r3, r2
 800536a:	600b      	str	r3, [r1, #0]
 800536c:	e015      	b.n	800539a <HAL_RCC_OscConfig+0x1de>
 800536e:	4b24      	ldr	r3, [pc, #144]	; (8005400 <HAL_RCC_OscConfig+0x244>)
 8005370:	2200      	movs	r2, #0
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	f7fd f95a 	bl	800262c <HAL_GetTick>
 8005378:	6138      	str	r0, [r7, #16]
 800537a:	e008      	b.n	800538e <HAL_RCC_OscConfig+0x1d2>
 800537c:	f7fd f956 	bl	800262c <HAL_GetTick>
 8005380:	4602      	mov	r2, r0
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	1ad3      	subs	r3, r2, r3
 8005386:	2b02      	cmp	r3, #2
 8005388:	d901      	bls.n	800538e <HAL_RCC_OscConfig+0x1d2>
 800538a:	2303      	movs	r3, #3
 800538c:	e187      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800538e:	4b1b      	ldr	r3, [pc, #108]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f003 0302 	and.w	r3, r3, #2
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1f0      	bne.n	800537c <HAL_RCC_OscConfig+0x1c0>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0308 	and.w	r3, r3, #8
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d036      	beq.n	8005414 <HAL_RCC_OscConfig+0x258>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <HAL_RCC_OscConfig+0x220>
 80053ae:	4b15      	ldr	r3, [pc, #84]	; (8005404 <HAL_RCC_OscConfig+0x248>)
 80053b0:	2201      	movs	r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	f7fd f93a 	bl	800262c <HAL_GetTick>
 80053b8:	6138      	str	r0, [r7, #16]
 80053ba:	e008      	b.n	80053ce <HAL_RCC_OscConfig+0x212>
 80053bc:	f7fd f936 	bl	800262c <HAL_GetTick>
 80053c0:	4602      	mov	r2, r0
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d901      	bls.n	80053ce <HAL_RCC_OscConfig+0x212>
 80053ca:	2303      	movs	r3, #3
 80053cc:	e167      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <HAL_RCC_OscConfig+0x240>)
 80053d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053d2:	f003 0302 	and.w	r3, r3, #2
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d0f0      	beq.n	80053bc <HAL_RCC_OscConfig+0x200>
 80053da:	e01b      	b.n	8005414 <HAL_RCC_OscConfig+0x258>
 80053dc:	4b09      	ldr	r3, [pc, #36]	; (8005404 <HAL_RCC_OscConfig+0x248>)
 80053de:	2200      	movs	r2, #0
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	f7fd f923 	bl	800262c <HAL_GetTick>
 80053e6:	6138      	str	r0, [r7, #16]
 80053e8:	e00e      	b.n	8005408 <HAL_RCC_OscConfig+0x24c>
 80053ea:	f7fd f91f 	bl	800262c <HAL_GetTick>
 80053ee:	4602      	mov	r2, r0
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	1ad3      	subs	r3, r2, r3
 80053f4:	2b02      	cmp	r3, #2
 80053f6:	d907      	bls.n	8005408 <HAL_RCC_OscConfig+0x24c>
 80053f8:	2303      	movs	r3, #3
 80053fa:	e150      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 80053fc:	40023800 	.word	0x40023800
 8005400:	42470000 	.word	0x42470000
 8005404:	42470e80 	.word	0x42470e80
 8005408:	4b88      	ldr	r3, [pc, #544]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800540a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1ea      	bne.n	80053ea <HAL_RCC_OscConfig+0x22e>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 8097 	beq.w	8005550 <HAL_RCC_OscConfig+0x394>
 8005422:	2300      	movs	r3, #0
 8005424:	75fb      	strb	r3, [r7, #23]
 8005426:	4b81      	ldr	r3, [pc, #516]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d10f      	bne.n	8005452 <HAL_RCC_OscConfig+0x296>
 8005432:	2300      	movs	r3, #0
 8005434:	60bb      	str	r3, [r7, #8]
 8005436:	4b7d      	ldr	r3, [pc, #500]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543a:	4a7c      	ldr	r2, [pc, #496]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800543c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005440:	6413      	str	r3, [r2, #64]	; 0x40
 8005442:	4b7a      	ldr	r3, [pc, #488]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800544a:	60bb      	str	r3, [r7, #8]
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	2301      	movs	r3, #1
 8005450:	75fb      	strb	r3, [r7, #23]
 8005452:	4b77      	ldr	r3, [pc, #476]	; (8005630 <HAL_RCC_OscConfig+0x474>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800545a:	2b00      	cmp	r3, #0
 800545c:	d118      	bne.n	8005490 <HAL_RCC_OscConfig+0x2d4>
 800545e:	4b74      	ldr	r3, [pc, #464]	; (8005630 <HAL_RCC_OscConfig+0x474>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a73      	ldr	r2, [pc, #460]	; (8005630 <HAL_RCC_OscConfig+0x474>)
 8005464:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005468:	6013      	str	r3, [r2, #0]
 800546a:	f7fd f8df 	bl	800262c <HAL_GetTick>
 800546e:	6138      	str	r0, [r7, #16]
 8005470:	e008      	b.n	8005484 <HAL_RCC_OscConfig+0x2c8>
 8005472:	f7fd f8db 	bl	800262c <HAL_GetTick>
 8005476:	4602      	mov	r2, r0
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	1ad3      	subs	r3, r2, r3
 800547c:	2b02      	cmp	r3, #2
 800547e:	d901      	bls.n	8005484 <HAL_RCC_OscConfig+0x2c8>
 8005480:	2303      	movs	r3, #3
 8005482:	e10c      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 8005484:	4b6a      	ldr	r3, [pc, #424]	; (8005630 <HAL_RCC_OscConfig+0x474>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800548c:	2b00      	cmp	r3, #0
 800548e:	d0f0      	beq.n	8005472 <HAL_RCC_OscConfig+0x2b6>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d106      	bne.n	80054a6 <HAL_RCC_OscConfig+0x2ea>
 8005498:	4b64      	ldr	r3, [pc, #400]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800549a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549c:	4a63      	ldr	r2, [pc, #396]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800549e:	f043 0301 	orr.w	r3, r3, #1
 80054a2:	6713      	str	r3, [r2, #112]	; 0x70
 80054a4:	e01c      	b.n	80054e0 <HAL_RCC_OscConfig+0x324>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	2b05      	cmp	r3, #5
 80054ac:	d10c      	bne.n	80054c8 <HAL_RCC_OscConfig+0x30c>
 80054ae:	4b5f      	ldr	r3, [pc, #380]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	4a5e      	ldr	r2, [pc, #376]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054b4:	f043 0304 	orr.w	r3, r3, #4
 80054b8:	6713      	str	r3, [r2, #112]	; 0x70
 80054ba:	4b5c      	ldr	r3, [pc, #368]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054be:	4a5b      	ldr	r2, [pc, #364]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054c0:	f043 0301 	orr.w	r3, r3, #1
 80054c4:	6713      	str	r3, [r2, #112]	; 0x70
 80054c6:	e00b      	b.n	80054e0 <HAL_RCC_OscConfig+0x324>
 80054c8:	4b58      	ldr	r3, [pc, #352]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054cc:	4a57      	ldr	r2, [pc, #348]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054ce:	f023 0301 	bic.w	r3, r3, #1
 80054d2:	6713      	str	r3, [r2, #112]	; 0x70
 80054d4:	4b55      	ldr	r3, [pc, #340]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054d8:	4a54      	ldr	r2, [pc, #336]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80054da:	f023 0304 	bic.w	r3, r3, #4
 80054de:	6713      	str	r3, [r2, #112]	; 0x70
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d015      	beq.n	8005514 <HAL_RCC_OscConfig+0x358>
 80054e8:	f7fd f8a0 	bl	800262c <HAL_GetTick>
 80054ec:	6138      	str	r0, [r7, #16]
 80054ee:	e00a      	b.n	8005506 <HAL_RCC_OscConfig+0x34a>
 80054f0:	f7fd f89c 	bl	800262c <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80054fe:	4293      	cmp	r3, r2
 8005500:	d901      	bls.n	8005506 <HAL_RCC_OscConfig+0x34a>
 8005502:	2303      	movs	r3, #3
 8005504:	e0cb      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 8005506:	4b49      	ldr	r3, [pc, #292]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b00      	cmp	r3, #0
 8005510:	d0ee      	beq.n	80054f0 <HAL_RCC_OscConfig+0x334>
 8005512:	e014      	b.n	800553e <HAL_RCC_OscConfig+0x382>
 8005514:	f7fd f88a 	bl	800262c <HAL_GetTick>
 8005518:	6138      	str	r0, [r7, #16]
 800551a:	e00a      	b.n	8005532 <HAL_RCC_OscConfig+0x376>
 800551c:	f7fd f886 	bl	800262c <HAL_GetTick>
 8005520:	4602      	mov	r2, r0
 8005522:	693b      	ldr	r3, [r7, #16]
 8005524:	1ad3      	subs	r3, r2, r3
 8005526:	f241 3288 	movw	r2, #5000	; 0x1388
 800552a:	4293      	cmp	r3, r2
 800552c:	d901      	bls.n	8005532 <HAL_RCC_OscConfig+0x376>
 800552e:	2303      	movs	r3, #3
 8005530:	e0b5      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 8005532:	4b3e      	ldr	r3, [pc, #248]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005534:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005536:	f003 0302 	and.w	r3, r3, #2
 800553a:	2b00      	cmp	r3, #0
 800553c:	d1ee      	bne.n	800551c <HAL_RCC_OscConfig+0x360>
 800553e:	7dfb      	ldrb	r3, [r7, #23]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d105      	bne.n	8005550 <HAL_RCC_OscConfig+0x394>
 8005544:	4b39      	ldr	r3, [pc, #228]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005548:	4a38      	ldr	r2, [pc, #224]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800554a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800554e:	6413      	str	r3, [r2, #64]	; 0x40
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 80a1 	beq.w	800569c <HAL_RCC_OscConfig+0x4e0>
 800555a:	4b34      	ldr	r3, [pc, #208]	; (800562c <HAL_RCC_OscConfig+0x470>)
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	f003 030c 	and.w	r3, r3, #12
 8005562:	2b08      	cmp	r3, #8
 8005564:	d05c      	beq.n	8005620 <HAL_RCC_OscConfig+0x464>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	699b      	ldr	r3, [r3, #24]
 800556a:	2b02      	cmp	r3, #2
 800556c:	d141      	bne.n	80055f2 <HAL_RCC_OscConfig+0x436>
 800556e:	4b31      	ldr	r3, [pc, #196]	; (8005634 <HAL_RCC_OscConfig+0x478>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
 8005574:	f7fd f85a 	bl	800262c <HAL_GetTick>
 8005578:	6138      	str	r0, [r7, #16]
 800557a:	e008      	b.n	800558e <HAL_RCC_OscConfig+0x3d2>
 800557c:	f7fd f856 	bl	800262c <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	2b02      	cmp	r3, #2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x3d2>
 800558a:	2303      	movs	r3, #3
 800558c:	e087      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800558e:	4b27      	ldr	r3, [pc, #156]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1f0      	bne.n	800557c <HAL_RCC_OscConfig+0x3c0>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	69da      	ldr	r2, [r3, #28]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	431a      	orrs	r2, r3
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a8:	019b      	lsls	r3, r3, #6
 80055aa:	431a      	orrs	r2, r3
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b0:	085b      	lsrs	r3, r3, #1
 80055b2:	3b01      	subs	r3, #1
 80055b4:	041b      	lsls	r3, r3, #16
 80055b6:	431a      	orrs	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055bc:	061b      	lsls	r3, r3, #24
 80055be:	491b      	ldr	r1, [pc, #108]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	604b      	str	r3, [r1, #4]
 80055c4:	4b1b      	ldr	r3, [pc, #108]	; (8005634 <HAL_RCC_OscConfig+0x478>)
 80055c6:	2201      	movs	r2, #1
 80055c8:	601a      	str	r2, [r3, #0]
 80055ca:	f7fd f82f 	bl	800262c <HAL_GetTick>
 80055ce:	6138      	str	r0, [r7, #16]
 80055d0:	e008      	b.n	80055e4 <HAL_RCC_OscConfig+0x428>
 80055d2:	f7fd f82b 	bl	800262c <HAL_GetTick>
 80055d6:	4602      	mov	r2, r0
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	2b02      	cmp	r3, #2
 80055de:	d901      	bls.n	80055e4 <HAL_RCC_OscConfig+0x428>
 80055e0:	2303      	movs	r3, #3
 80055e2:	e05c      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 80055e4:	4b11      	ldr	r3, [pc, #68]	; (800562c <HAL_RCC_OscConfig+0x470>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d0f0      	beq.n	80055d2 <HAL_RCC_OscConfig+0x416>
 80055f0:	e054      	b.n	800569c <HAL_RCC_OscConfig+0x4e0>
 80055f2:	4b10      	ldr	r3, [pc, #64]	; (8005634 <HAL_RCC_OscConfig+0x478>)
 80055f4:	2200      	movs	r2, #0
 80055f6:	601a      	str	r2, [r3, #0]
 80055f8:	f7fd f818 	bl	800262c <HAL_GetTick>
 80055fc:	6138      	str	r0, [r7, #16]
 80055fe:	e008      	b.n	8005612 <HAL_RCC_OscConfig+0x456>
 8005600:	f7fd f814 	bl	800262c <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	2b02      	cmp	r3, #2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_OscConfig+0x456>
 800560e:	2303      	movs	r3, #3
 8005610:	e045      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 8005612:	4b06      	ldr	r3, [pc, #24]	; (800562c <HAL_RCC_OscConfig+0x470>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1f0      	bne.n	8005600 <HAL_RCC_OscConfig+0x444>
 800561e:	e03d      	b.n	800569c <HAL_RCC_OscConfig+0x4e0>
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d107      	bne.n	8005638 <HAL_RCC_OscConfig+0x47c>
 8005628:	2301      	movs	r3, #1
 800562a:	e038      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800562c:	40023800 	.word	0x40023800
 8005630:	40007000 	.word	0x40007000
 8005634:	42470060 	.word	0x42470060
 8005638:	4b1b      	ldr	r3, [pc, #108]	; (80056a8 <HAL_RCC_OscConfig+0x4ec>)
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	60fb      	str	r3, [r7, #12]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d028      	beq.n	8005698 <HAL_RCC_OscConfig+0x4dc>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	69db      	ldr	r3, [r3, #28]
 8005650:	429a      	cmp	r2, r3
 8005652:	d121      	bne.n	8005698 <HAL_RCC_OscConfig+0x4dc>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a1b      	ldr	r3, [r3, #32]
 800565e:	429a      	cmp	r2, r3
 8005660:	d11a      	bne.n	8005698 <HAL_RCC_OscConfig+0x4dc>
 8005662:	68fa      	ldr	r2, [r7, #12]
 8005664:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005668:	4013      	ands	r3, r2
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800566e:	0192      	lsls	r2, r2, #6
 8005670:	4293      	cmp	r3, r2
 8005672:	d111      	bne.n	8005698 <HAL_RCC_OscConfig+0x4dc>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567e:	085b      	lsrs	r3, r3, #1
 8005680:	3b01      	subs	r3, #1
 8005682:	041b      	lsls	r3, r3, #16
 8005684:	429a      	cmp	r2, r3
 8005686:	d107      	bne.n	8005698 <HAL_RCC_OscConfig+0x4dc>
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005692:	061b      	lsls	r3, r3, #24
 8005694:	429a      	cmp	r2, r3
 8005696:	d001      	beq.n	800569c <HAL_RCC_OscConfig+0x4e0>
 8005698:	2301      	movs	r3, #1
 800569a:	e000      	b.n	800569e <HAL_RCC_OscConfig+0x4e2>
 800569c:	2300      	movs	r3, #0
 800569e:	4618      	mov	r0, r3
 80056a0:	3718      	adds	r7, #24
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}
 80056a6:	bf00      	nop
 80056a8:	40023800 	.word	0x40023800

080056ac <HAL_RCC_ClockConfig>:
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d101      	bne.n	80056c0 <HAL_RCC_ClockConfig+0x14>
 80056bc:	2301      	movs	r3, #1
 80056be:	e0cc      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 80056c0:	4b68      	ldr	r3, [pc, #416]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f003 0307 	and.w	r3, r3, #7
 80056c8:	683a      	ldr	r2, [r7, #0]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d90c      	bls.n	80056e8 <HAL_RCC_ClockConfig+0x3c>
 80056ce:	4b65      	ldr	r3, [pc, #404]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80056d0:	683a      	ldr	r2, [r7, #0]
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	4b63      	ldr	r3, [pc, #396]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	683a      	ldr	r2, [r7, #0]
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d001      	beq.n	80056e8 <HAL_RCC_ClockConfig+0x3c>
 80056e4:	2301      	movs	r3, #1
 80056e6:	e0b8      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d020      	beq.n	8005736 <HAL_RCC_ClockConfig+0x8a>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d005      	beq.n	800570c <HAL_RCC_ClockConfig+0x60>
 8005700:	4b59      	ldr	r3, [pc, #356]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	4a58      	ldr	r2, [pc, #352]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005706:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800570a:	6093      	str	r3, [r2, #8]
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 0308 	and.w	r3, r3, #8
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <HAL_RCC_ClockConfig+0x78>
 8005718:	4b53      	ldr	r3, [pc, #332]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	4a52      	ldr	r2, [pc, #328]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005722:	6093      	str	r3, [r2, #8]
 8005724:	4b50      	ldr	r3, [pc, #320]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	689b      	ldr	r3, [r3, #8]
 8005730:	494d      	ldr	r1, [pc, #308]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005732:	4313      	orrs	r3, r2
 8005734:	608b      	str	r3, [r1, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d044      	beq.n	80057cc <HAL_RCC_ClockConfig+0x120>
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	2b01      	cmp	r3, #1
 8005748:	d107      	bne.n	800575a <HAL_RCC_ClockConfig+0xae>
 800574a:	4b47      	ldr	r3, [pc, #284]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005752:	2b00      	cmp	r3, #0
 8005754:	d119      	bne.n	800578a <HAL_RCC_ClockConfig+0xde>
 8005756:	2301      	movs	r3, #1
 8005758:	e07f      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b02      	cmp	r3, #2
 8005760:	d003      	beq.n	800576a <HAL_RCC_ClockConfig+0xbe>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	2b03      	cmp	r3, #3
 8005768:	d107      	bne.n	800577a <HAL_RCC_ClockConfig+0xce>
 800576a:	4b3f      	ldr	r3, [pc, #252]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	d109      	bne.n	800578a <HAL_RCC_ClockConfig+0xde>
 8005776:	2301      	movs	r3, #1
 8005778:	e06f      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 800577a:	4b3b      	ldr	r3, [pc, #236]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_RCC_ClockConfig+0xde>
 8005786:	2301      	movs	r3, #1
 8005788:	e067      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 800578a:	4b37      	ldr	r3, [pc, #220]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f023 0203 	bic.w	r2, r3, #3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	4934      	ldr	r1, [pc, #208]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005798:	4313      	orrs	r3, r2
 800579a:	608b      	str	r3, [r1, #8]
 800579c:	f7fc ff46 	bl	800262c <HAL_GetTick>
 80057a0:	60f8      	str	r0, [r7, #12]
 80057a2:	e00a      	b.n	80057ba <HAL_RCC_ClockConfig+0x10e>
 80057a4:	f7fc ff42 	bl	800262c <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_ClockConfig+0x10e>
 80057b6:	2303      	movs	r3, #3
 80057b8:	e04f      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 80057ba:	4b2b      	ldr	r3, [pc, #172]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 020c 	and.w	r2, r3, #12
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	009b      	lsls	r3, r3, #2
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d1eb      	bne.n	80057a4 <HAL_RCC_ClockConfig+0xf8>
 80057cc:	4b25      	ldr	r3, [pc, #148]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 0307 	and.w	r3, r3, #7
 80057d4:	683a      	ldr	r2, [r7, #0]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d20c      	bcs.n	80057f4 <HAL_RCC_ClockConfig+0x148>
 80057da:	4b22      	ldr	r3, [pc, #136]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80057dc:	683a      	ldr	r2, [r7, #0]
 80057de:	b2d2      	uxtb	r2, r2
 80057e0:	701a      	strb	r2, [r3, #0]
 80057e2:	4b20      	ldr	r3, [pc, #128]	; (8005864 <HAL_RCC_ClockConfig+0x1b8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 0307 	and.w	r3, r3, #7
 80057ea:	683a      	ldr	r2, [r7, #0]
 80057ec:	429a      	cmp	r2, r3
 80057ee:	d001      	beq.n	80057f4 <HAL_RCC_ClockConfig+0x148>
 80057f0:	2301      	movs	r3, #1
 80057f2:	e032      	b.n	800585a <HAL_RCC_ClockConfig+0x1ae>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0304 	and.w	r3, r3, #4
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d008      	beq.n	8005812 <HAL_RCC_ClockConfig+0x166>
 8005800:	4b19      	ldr	r3, [pc, #100]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	4916      	ldr	r1, [pc, #88]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800580e:	4313      	orrs	r3, r2
 8005810:	608b      	str	r3, [r1, #8]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 0308 	and.w	r3, r3, #8
 800581a:	2b00      	cmp	r3, #0
 800581c:	d009      	beq.n	8005832 <HAL_RCC_ClockConfig+0x186>
 800581e:	4b12      	ldr	r3, [pc, #72]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	00db      	lsls	r3, r3, #3
 800582c:	490e      	ldr	r1, [pc, #56]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	4313      	orrs	r3, r2
 8005830:	608b      	str	r3, [r1, #8]
 8005832:	f000 f821 	bl	8005878 <HAL_RCC_GetSysClockFreq>
 8005836:	4602      	mov	r2, r0
 8005838:	4b0b      	ldr	r3, [pc, #44]	; (8005868 <HAL_RCC_ClockConfig+0x1bc>)
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	091b      	lsrs	r3, r3, #4
 800583e:	f003 030f 	and.w	r3, r3, #15
 8005842:	490a      	ldr	r1, [pc, #40]	; (800586c <HAL_RCC_ClockConfig+0x1c0>)
 8005844:	5ccb      	ldrb	r3, [r1, r3]
 8005846:	fa22 f303 	lsr.w	r3, r2, r3
 800584a:	4a09      	ldr	r2, [pc, #36]	; (8005870 <HAL_RCC_ClockConfig+0x1c4>)
 800584c:	6013      	str	r3, [r2, #0]
 800584e:	4b09      	ldr	r3, [pc, #36]	; (8005874 <HAL_RCC_ClockConfig+0x1c8>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4618      	mov	r0, r3
 8005854:	f7fc fea6 	bl	80025a4 <HAL_InitTick>
 8005858:	2300      	movs	r3, #0
 800585a:	4618      	mov	r0, r3
 800585c:	3710      	adds	r7, #16
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	40023c00 	.word	0x40023c00
 8005868:	40023800 	.word	0x40023800
 800586c:	08009f98 	.word	0x08009f98
 8005870:	20000098 	.word	0x20000098
 8005874:	2000009c 	.word	0x2000009c

08005878 <HAL_RCC_GetSysClockFreq>:
 8005878:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800587c:	b090      	sub	sp, #64	; 0x40
 800587e:	af00      	add	r7, sp, #0
 8005880:	2300      	movs	r3, #0
 8005882:	637b      	str	r3, [r7, #52]	; 0x34
 8005884:	2300      	movs	r3, #0
 8005886:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005888:	2300      	movs	r3, #0
 800588a:	633b      	str	r3, [r7, #48]	; 0x30
 800588c:	2300      	movs	r3, #0
 800588e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005890:	4b59      	ldr	r3, [pc, #356]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f003 030c 	and.w	r3, r3, #12
 8005898:	2b08      	cmp	r3, #8
 800589a:	d00d      	beq.n	80058b8 <HAL_RCC_GetSysClockFreq+0x40>
 800589c:	2b08      	cmp	r3, #8
 800589e:	f200 80a1 	bhi.w	80059e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d002      	beq.n	80058ac <HAL_RCC_GetSysClockFreq+0x34>
 80058a6:	2b04      	cmp	r3, #4
 80058a8:	d003      	beq.n	80058b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80058aa:	e09b      	b.n	80059e4 <HAL_RCC_GetSysClockFreq+0x16c>
 80058ac:	4b53      	ldr	r3, [pc, #332]	; (80059fc <HAL_RCC_GetSysClockFreq+0x184>)
 80058ae:	63bb      	str	r3, [r7, #56]	; 0x38
 80058b0:	e09b      	b.n	80059ea <HAL_RCC_GetSysClockFreq+0x172>
 80058b2:	4b53      	ldr	r3, [pc, #332]	; (8005a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80058b4:	63bb      	str	r3, [r7, #56]	; 0x38
 80058b6:	e098      	b.n	80059ea <HAL_RCC_GetSysClockFreq+0x172>
 80058b8:	4b4f      	ldr	r3, [pc, #316]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80058c0:	637b      	str	r3, [r7, #52]	; 0x34
 80058c2:	4b4d      	ldr	r3, [pc, #308]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d028      	beq.n	8005920 <HAL_RCC_GetSysClockFreq+0xa8>
 80058ce:	4b4a      	ldr	r3, [pc, #296]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	099b      	lsrs	r3, r3, #6
 80058d4:	2200      	movs	r2, #0
 80058d6:	623b      	str	r3, [r7, #32]
 80058d8:	627a      	str	r2, [r7, #36]	; 0x24
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80058e0:	2100      	movs	r1, #0
 80058e2:	4b47      	ldr	r3, [pc, #284]	; (8005a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80058e4:	fb03 f201 	mul.w	r2, r3, r1
 80058e8:	2300      	movs	r3, #0
 80058ea:	fb00 f303 	mul.w	r3, r0, r3
 80058ee:	4413      	add	r3, r2
 80058f0:	4a43      	ldr	r2, [pc, #268]	; (8005a00 <HAL_RCC_GetSysClockFreq+0x188>)
 80058f2:	fba0 1202 	umull	r1, r2, r0, r2
 80058f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058f8:	460a      	mov	r2, r1
 80058fa:	62ba      	str	r2, [r7, #40]	; 0x28
 80058fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80058fe:	4413      	add	r3, r2
 8005900:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005904:	2200      	movs	r2, #0
 8005906:	61bb      	str	r3, [r7, #24]
 8005908:	61fa      	str	r2, [r7, #28]
 800590a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800590e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005912:	f7fb f9a1 	bl	8000c58 <__aeabi_uldivmod>
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	4613      	mov	r3, r2
 800591c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800591e:	e053      	b.n	80059c8 <HAL_RCC_GetSysClockFreq+0x150>
 8005920:	4b35      	ldr	r3, [pc, #212]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	099b      	lsrs	r3, r3, #6
 8005926:	2200      	movs	r2, #0
 8005928:	613b      	str	r3, [r7, #16]
 800592a:	617a      	str	r2, [r7, #20]
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005932:	f04f 0b00 	mov.w	fp, #0
 8005936:	4652      	mov	r2, sl
 8005938:	465b      	mov	r3, fp
 800593a:	f04f 0000 	mov.w	r0, #0
 800593e:	f04f 0100 	mov.w	r1, #0
 8005942:	0159      	lsls	r1, r3, #5
 8005944:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005948:	0150      	lsls	r0, r2, #5
 800594a:	4602      	mov	r2, r0
 800594c:	460b      	mov	r3, r1
 800594e:	ebb2 080a 	subs.w	r8, r2, sl
 8005952:	eb63 090b 	sbc.w	r9, r3, fp
 8005956:	f04f 0200 	mov.w	r2, #0
 800595a:	f04f 0300 	mov.w	r3, #0
 800595e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005962:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005966:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800596a:	ebb2 0408 	subs.w	r4, r2, r8
 800596e:	eb63 0509 	sbc.w	r5, r3, r9
 8005972:	f04f 0200 	mov.w	r2, #0
 8005976:	f04f 0300 	mov.w	r3, #0
 800597a:	00eb      	lsls	r3, r5, #3
 800597c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005980:	00e2      	lsls	r2, r4, #3
 8005982:	4614      	mov	r4, r2
 8005984:	461d      	mov	r5, r3
 8005986:	eb14 030a 	adds.w	r3, r4, sl
 800598a:	603b      	str	r3, [r7, #0]
 800598c:	eb45 030b 	adc.w	r3, r5, fp
 8005990:	607b      	str	r3, [r7, #4]
 8005992:	f04f 0200 	mov.w	r2, #0
 8005996:	f04f 0300 	mov.w	r3, #0
 800599a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800599e:	4629      	mov	r1, r5
 80059a0:	028b      	lsls	r3, r1, #10
 80059a2:	4621      	mov	r1, r4
 80059a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80059a8:	4621      	mov	r1, r4
 80059aa:	028a      	lsls	r2, r1, #10
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059b2:	2200      	movs	r2, #0
 80059b4:	60bb      	str	r3, [r7, #8]
 80059b6:	60fa      	str	r2, [r7, #12]
 80059b8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80059bc:	f7fb f94c 	bl	8000c58 <__aeabi_uldivmod>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4613      	mov	r3, r2
 80059c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059c8:	4b0b      	ldr	r3, [pc, #44]	; (80059f8 <HAL_RCC_GetSysClockFreq+0x180>)
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	0c1b      	lsrs	r3, r3, #16
 80059ce:	f003 0303 	and.w	r3, r3, #3
 80059d2:	3301      	adds	r3, #1
 80059d4:	005b      	lsls	r3, r3, #1
 80059d6:	633b      	str	r3, [r7, #48]	; 0x30
 80059d8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80059e2:	e002      	b.n	80059ea <HAL_RCC_GetSysClockFreq+0x172>
 80059e4:	4b05      	ldr	r3, [pc, #20]	; (80059fc <HAL_RCC_GetSysClockFreq+0x184>)
 80059e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80059e8:	bf00      	nop
 80059ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059ec:	4618      	mov	r0, r3
 80059ee:	3740      	adds	r7, #64	; 0x40
 80059f0:	46bd      	mov	sp, r7
 80059f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059f6:	bf00      	nop
 80059f8:	40023800 	.word	0x40023800
 80059fc:	00f42400 	.word	0x00f42400
 8005a00:	017d7840 	.word	0x017d7840

08005a04 <HAL_RCC_GetHCLKFreq>:
 8005a04:	b480      	push	{r7}
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	4b03      	ldr	r3, [pc, #12]	; (8005a18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a14:	4770      	bx	lr
 8005a16:	bf00      	nop
 8005a18:	20000098 	.word	0x20000098

08005a1c <HAL_RCC_GetPCLK1Freq>:
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	f7ff fff0 	bl	8005a04 <HAL_RCC_GetHCLKFreq>
 8005a24:	4602      	mov	r2, r0
 8005a26:	4b05      	ldr	r3, [pc, #20]	; (8005a3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	0a9b      	lsrs	r3, r3, #10
 8005a2c:	f003 0307 	and.w	r3, r3, #7
 8005a30:	4903      	ldr	r1, [pc, #12]	; (8005a40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a32:	5ccb      	ldrb	r3, [r1, r3]
 8005a34:	fa22 f303 	lsr.w	r3, r2, r3
 8005a38:	4618      	mov	r0, r3
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	40023800 	.word	0x40023800
 8005a40:	08009fa8 	.word	0x08009fa8

08005a44 <HAL_RCC_GetPCLK2Freq>:
 8005a44:	b580      	push	{r7, lr}
 8005a46:	af00      	add	r7, sp, #0
 8005a48:	f7ff ffdc 	bl	8005a04 <HAL_RCC_GetHCLKFreq>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	0b5b      	lsrs	r3, r3, #13
 8005a54:	f003 0307 	and.w	r3, r3, #7
 8005a58:	4903      	ldr	r1, [pc, #12]	; (8005a68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a5a:	5ccb      	ldrb	r3, [r1, r3]
 8005a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8005a60:	4618      	mov	r0, r3
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	40023800 	.word	0x40023800
 8005a68:	08009fa8 	.word	0x08009fa8

08005a6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b082      	sub	sp, #8
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	e041      	b.n	8005b02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d106      	bne.n	8005a98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f7fc fbee 	bl	8002274 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681a      	ldr	r2, [r3, #0]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	3304      	adds	r3, #4
 8005aa8:	4619      	mov	r1, r3
 8005aaa:	4610      	mov	r0, r2
 8005aac:	f000 ff14 	bl	80068d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2201      	movs	r2, #1
 8005ab4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2201      	movs	r2, #1
 8005adc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2201      	movs	r2, #1
 8005aec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2201      	movs	r2, #1
 8005af4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2201      	movs	r2, #1
 8005afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b00:	2300      	movs	r3, #0
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	3708      	adds	r7, #8
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}
	...

08005b0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d001      	beq.n	8005b24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e044      	b.n	8005bae <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2202      	movs	r2, #2
 8005b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f042 0201 	orr.w	r2, r2, #1
 8005b3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a1e      	ldr	r2, [pc, #120]	; (8005bbc <HAL_TIM_Base_Start_IT+0xb0>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d018      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0x6c>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b4e:	d013      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0x6c>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a1a      	ldr	r2, [pc, #104]	; (8005bc0 <HAL_TIM_Base_Start_IT+0xb4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d00e      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0x6c>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a19      	ldr	r2, [pc, #100]	; (8005bc4 <HAL_TIM_Base_Start_IT+0xb8>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d009      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0x6c>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a17      	ldr	r2, [pc, #92]	; (8005bc8 <HAL_TIM_Base_Start_IT+0xbc>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d004      	beq.n	8005b78 <HAL_TIM_Base_Start_IT+0x6c>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a16      	ldr	r2, [pc, #88]	; (8005bcc <HAL_TIM_Base_Start_IT+0xc0>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d111      	bne.n	8005b9c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 0307 	and.w	r3, r3, #7
 8005b82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2b06      	cmp	r3, #6
 8005b88:	d010      	beq.n	8005bac <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	681a      	ldr	r2, [r3, #0]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f042 0201 	orr.w	r2, r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9a:	e007      	b.n	8005bac <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0201 	orr.w	r2, r2, #1
 8005baa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40010000 	.word	0x40010000
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40014000 	.word	0x40014000

08005bd0 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	b083      	sub	sp, #12
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68da      	ldr	r2, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0201 	bic.w	r2, r2, #1
 8005be6:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6a1a      	ldr	r2, [r3, #32]
 8005bee:	f241 1311 	movw	r3, #4369	; 0x1111
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d10f      	bne.n	8005c18 <HAL_TIM_Base_Stop_IT+0x48>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6a1a      	ldr	r2, [r3, #32]
 8005bfe:	f240 4344 	movw	r3, #1092	; 0x444
 8005c02:	4013      	ands	r3, r2
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d107      	bne.n	8005c18 <HAL_TIM_Base_Stop_IT+0x48>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f022 0201 	bic.w	r2, r2, #1
 8005c16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	370c      	adds	r7, #12
 8005c26:	46bd      	mov	sp, r7
 8005c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2c:	4770      	bx	lr

08005c2e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005c2e:	b580      	push	{r7, lr}
 8005c30:	b082      	sub	sp, #8
 8005c32:	af00      	add	r7, sp, #0
 8005c34:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d101      	bne.n	8005c40 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	e041      	b.n	8005cc4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d106      	bne.n	8005c5a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f7fc fb8b 	bl	8002370 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2202      	movs	r2, #2
 8005c5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	4619      	mov	r1, r3
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	f000 fe33 	bl	80068d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2201      	movs	r2, #1
 8005c76:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2201      	movs	r2, #1
 8005c86:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2201      	movs	r2, #1
 8005c96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3708      	adds	r7, #8
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b084      	sub	sp, #16
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
 8005cd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d109      	bne.n	8005cf0 <HAL_TIM_PWM_Start+0x24>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	bf14      	ite	ne
 8005ce8:	2301      	movne	r3, #1
 8005cea:	2300      	moveq	r3, #0
 8005cec:	b2db      	uxtb	r3, r3
 8005cee:	e022      	b.n	8005d36 <HAL_TIM_PWM_Start+0x6a>
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b04      	cmp	r3, #4
 8005cf4:	d109      	bne.n	8005d0a <HAL_TIM_PWM_Start+0x3e>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	bf14      	ite	ne
 8005d02:	2301      	movne	r3, #1
 8005d04:	2300      	moveq	r3, #0
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	e015      	b.n	8005d36 <HAL_TIM_PWM_Start+0x6a>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d109      	bne.n	8005d24 <HAL_TIM_PWM_Start+0x58>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	bf14      	ite	ne
 8005d1c:	2301      	movne	r3, #1
 8005d1e:	2300      	moveq	r3, #0
 8005d20:	b2db      	uxtb	r3, r3
 8005d22:	e008      	b.n	8005d36 <HAL_TIM_PWM_Start+0x6a>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d2a:	b2db      	uxtb	r3, r3
 8005d2c:	2b01      	cmp	r3, #1
 8005d2e:	bf14      	ite	ne
 8005d30:	2301      	movne	r3, #1
 8005d32:	2300      	moveq	r3, #0
 8005d34:	b2db      	uxtb	r3, r3
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d001      	beq.n	8005d3e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e068      	b.n	8005e10 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d104      	bne.n	8005d4e <HAL_TIM_PWM_Start+0x82>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2202      	movs	r2, #2
 8005d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005d4c:	e013      	b.n	8005d76 <HAL_TIM_PWM_Start+0xaa>
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	2b04      	cmp	r3, #4
 8005d52:	d104      	bne.n	8005d5e <HAL_TIM_PWM_Start+0x92>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2202      	movs	r2, #2
 8005d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005d5c:	e00b      	b.n	8005d76 <HAL_TIM_PWM_Start+0xaa>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d104      	bne.n	8005d6e <HAL_TIM_PWM_Start+0xa2>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2202      	movs	r2, #2
 8005d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005d6c:	e003      	b.n	8005d76 <HAL_TIM_PWM_Start+0xaa>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2202      	movs	r2, #2
 8005d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	6839      	ldr	r1, [r7, #0]
 8005d7e:	4618      	mov	r0, r3
 8005d80:	f001 f9e5 	bl	800714e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a23      	ldr	r2, [pc, #140]	; (8005e18 <HAL_TIM_PWM_Start+0x14c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d107      	bne.n	8005d9e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1d      	ldr	r2, [pc, #116]	; (8005e18 <HAL_TIM_PWM_Start+0x14c>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d018      	beq.n	8005dda <HAL_TIM_PWM_Start+0x10e>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db0:	d013      	beq.n	8005dda <HAL_TIM_PWM_Start+0x10e>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a19      	ldr	r2, [pc, #100]	; (8005e1c <HAL_TIM_PWM_Start+0x150>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d00e      	beq.n	8005dda <HAL_TIM_PWM_Start+0x10e>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a17      	ldr	r2, [pc, #92]	; (8005e20 <HAL_TIM_PWM_Start+0x154>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d009      	beq.n	8005dda <HAL_TIM_PWM_Start+0x10e>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a16      	ldr	r2, [pc, #88]	; (8005e24 <HAL_TIM_PWM_Start+0x158>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d004      	beq.n	8005dda <HAL_TIM_PWM_Start+0x10e>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a14      	ldr	r2, [pc, #80]	; (8005e28 <HAL_TIM_PWM_Start+0x15c>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d111      	bne.n	8005dfe <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b06      	cmp	r3, #6
 8005dea:	d010      	beq.n	8005e0e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f042 0201 	orr.w	r2, r2, #1
 8005dfa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005dfc:	e007      	b.n	8005e0e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f042 0201 	orr.w	r2, r2, #1
 8005e0c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e0e:	2300      	movs	r3, #0
}
 8005e10:	4618      	mov	r0, r3
 8005e12:	3710      	adds	r7, #16
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	40010000 	.word	0x40010000
 8005e1c:	40000400 	.word	0x40000400
 8005e20:	40000800 	.word	0x40000800
 8005e24:	40000c00 	.word	0x40000c00
 8005e28:	40014000 	.word	0x40014000

08005e2c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	6839      	ldr	r1, [r7, #0]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f001 f985 	bl	800714e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a29      	ldr	r2, [pc, #164]	; (8005ef0 <HAL_TIM_PWM_Stop+0xc4>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d117      	bne.n	8005e7e <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	6a1a      	ldr	r2, [r3, #32]
 8005e54:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e58:	4013      	ands	r3, r2
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10f      	bne.n	8005e7e <HAL_TIM_PWM_Stop+0x52>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6a1a      	ldr	r2, [r3, #32]
 8005e64:	f240 4344 	movw	r3, #1092	; 0x444
 8005e68:	4013      	ands	r3, r2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d107      	bne.n	8005e7e <HAL_TIM_PWM_Stop+0x52>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e7c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	6a1a      	ldr	r2, [r3, #32]
 8005e84:	f241 1311 	movw	r3, #4369	; 0x1111
 8005e88:	4013      	ands	r3, r2
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10f      	bne.n	8005eae <HAL_TIM_PWM_Stop+0x82>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6a1a      	ldr	r2, [r3, #32]
 8005e94:	f240 4344 	movw	r3, #1092	; 0x444
 8005e98:	4013      	ands	r3, r2
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d107      	bne.n	8005eae <HAL_TIM_PWM_Stop+0x82>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f022 0201 	bic.w	r2, r2, #1
 8005eac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d104      	bne.n	8005ebe <HAL_TIM_PWM_Stop+0x92>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005ebc:	e013      	b.n	8005ee6 <HAL_TIM_PWM_Stop+0xba>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	2b04      	cmp	r3, #4
 8005ec2:	d104      	bne.n	8005ece <HAL_TIM_PWM_Stop+0xa2>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ecc:	e00b      	b.n	8005ee6 <HAL_TIM_PWM_Stop+0xba>
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	2b08      	cmp	r3, #8
 8005ed2:	d104      	bne.n	8005ede <HAL_TIM_PWM_Stop+0xb2>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005edc:	e003      	b.n	8005ee6 <HAL_TIM_PWM_Stop+0xba>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8005ee6:	2300      	movs	r3, #0
}
 8005ee8:	4618      	mov	r0, r3
 8005eea:	3708      	adds	r7, #8
 8005eec:	46bd      	mov	sp, r7
 8005eee:	bd80      	pop	{r7, pc}
 8005ef0:	40010000 	.word	0x40010000

08005ef4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e041      	b.n	8005f8a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d106      	bne.n	8005f20 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f7fc fa4a 	bl	80023b4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3304      	adds	r3, #4
 8005f30:	4619      	mov	r1, r3
 8005f32:	4610      	mov	r0, r2
 8005f34:	f000 fcd0 	bl	80068d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2201      	movs	r2, #1
 8005f74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2201      	movs	r2, #1
 8005f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f9e:	2300      	movs	r3, #0
 8005fa0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d104      	bne.n	8005fb2 <HAL_TIM_IC_Start_IT+0x1e>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	e013      	b.n	8005fda <HAL_TIM_IC_Start_IT+0x46>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d104      	bne.n	8005fc2 <HAL_TIM_IC_Start_IT+0x2e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	e00b      	b.n	8005fda <HAL_TIM_IC_Start_IT+0x46>
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	2b08      	cmp	r3, #8
 8005fc6:	d104      	bne.n	8005fd2 <HAL_TIM_IC_Start_IT+0x3e>
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	e003      	b.n	8005fda <HAL_TIM_IC_Start_IT+0x46>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d104      	bne.n	8005fec <HAL_TIM_IC_Start_IT+0x58>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	e013      	b.n	8006014 <HAL_TIM_IC_Start_IT+0x80>
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	2b04      	cmp	r3, #4
 8005ff0:	d104      	bne.n	8005ffc <HAL_TIM_IC_Start_IT+0x68>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	e00b      	b.n	8006014 <HAL_TIM_IC_Start_IT+0x80>
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	2b08      	cmp	r3, #8
 8006000:	d104      	bne.n	800600c <HAL_TIM_IC_Start_IT+0x78>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006008:	b2db      	uxtb	r3, r3
 800600a:	e003      	b.n	8006014 <HAL_TIM_IC_Start_IT+0x80>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006012:	b2db      	uxtb	r3, r3
 8006014:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006016:	7bbb      	ldrb	r3, [r7, #14]
 8006018:	2b01      	cmp	r3, #1
 800601a:	d102      	bne.n	8006022 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800601c:	7b7b      	ldrb	r3, [r7, #13]
 800601e:	2b01      	cmp	r3, #1
 8006020:	d001      	beq.n	8006026 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e0c2      	b.n	80061ac <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d104      	bne.n	8006036 <HAL_TIM_IC_Start_IT+0xa2>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2202      	movs	r2, #2
 8006030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006034:	e013      	b.n	800605e <HAL_TIM_IC_Start_IT+0xca>
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	2b04      	cmp	r3, #4
 800603a:	d104      	bne.n	8006046 <HAL_TIM_IC_Start_IT+0xb2>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006044:	e00b      	b.n	800605e <HAL_TIM_IC_Start_IT+0xca>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	2b08      	cmp	r3, #8
 800604a:	d104      	bne.n	8006056 <HAL_TIM_IC_Start_IT+0xc2>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2202      	movs	r2, #2
 8006050:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006054:	e003      	b.n	800605e <HAL_TIM_IC_Start_IT+0xca>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2202      	movs	r2, #2
 800605a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d104      	bne.n	800606e <HAL_TIM_IC_Start_IT+0xda>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2202      	movs	r2, #2
 8006068:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800606c:	e013      	b.n	8006096 <HAL_TIM_IC_Start_IT+0x102>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b04      	cmp	r3, #4
 8006072:	d104      	bne.n	800607e <HAL_TIM_IC_Start_IT+0xea>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2202      	movs	r2, #2
 8006078:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800607c:	e00b      	b.n	8006096 <HAL_TIM_IC_Start_IT+0x102>
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	2b08      	cmp	r3, #8
 8006082:	d104      	bne.n	800608e <HAL_TIM_IC_Start_IT+0xfa>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2202      	movs	r2, #2
 8006088:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800608c:	e003      	b.n	8006096 <HAL_TIM_IC_Start_IT+0x102>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2202      	movs	r2, #2
 8006092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	2b0c      	cmp	r3, #12
 800609a:	d841      	bhi.n	8006120 <HAL_TIM_IC_Start_IT+0x18c>
 800609c:	a201      	add	r2, pc, #4	; (adr r2, 80060a4 <HAL_TIM_IC_Start_IT+0x110>)
 800609e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060a2:	bf00      	nop
 80060a4:	080060d9 	.word	0x080060d9
 80060a8:	08006121 	.word	0x08006121
 80060ac:	08006121 	.word	0x08006121
 80060b0:	08006121 	.word	0x08006121
 80060b4:	080060eb 	.word	0x080060eb
 80060b8:	08006121 	.word	0x08006121
 80060bc:	08006121 	.word	0x08006121
 80060c0:	08006121 	.word	0x08006121
 80060c4:	080060fd 	.word	0x080060fd
 80060c8:	08006121 	.word	0x08006121
 80060cc:	08006121 	.word	0x08006121
 80060d0:	08006121 	.word	0x08006121
 80060d4:	0800610f 	.word	0x0800610f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68da      	ldr	r2, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0202 	orr.w	r2, r2, #2
 80060e6:	60da      	str	r2, [r3, #12]
      break;
 80060e8:	e01d      	b.n	8006126 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	68da      	ldr	r2, [r3, #12]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f042 0204 	orr.w	r2, r2, #4
 80060f8:	60da      	str	r2, [r3, #12]
      break;
 80060fa:	e014      	b.n	8006126 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	68da      	ldr	r2, [r3, #12]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0208 	orr.w	r2, r2, #8
 800610a:	60da      	str	r2, [r3, #12]
      break;
 800610c:	e00b      	b.n	8006126 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	68da      	ldr	r2, [r3, #12]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0210 	orr.w	r2, r2, #16
 800611c:	60da      	str	r2, [r3, #12]
      break;
 800611e:	e002      	b.n	8006126 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	73fb      	strb	r3, [r7, #15]
      break;
 8006124:	bf00      	nop
  }

  if (status == HAL_OK)
 8006126:	7bfb      	ldrb	r3, [r7, #15]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d13e      	bne.n	80061aa <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2201      	movs	r2, #1
 8006132:	6839      	ldr	r1, [r7, #0]
 8006134:	4618      	mov	r0, r3
 8006136:	f001 f80a 	bl	800714e <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4a1d      	ldr	r2, [pc, #116]	; (80061b4 <HAL_TIM_IC_Start_IT+0x220>)
 8006140:	4293      	cmp	r3, r2
 8006142:	d018      	beq.n	8006176 <HAL_TIM_IC_Start_IT+0x1e2>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800614c:	d013      	beq.n	8006176 <HAL_TIM_IC_Start_IT+0x1e2>
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a19      	ldr	r2, [pc, #100]	; (80061b8 <HAL_TIM_IC_Start_IT+0x224>)
 8006154:	4293      	cmp	r3, r2
 8006156:	d00e      	beq.n	8006176 <HAL_TIM_IC_Start_IT+0x1e2>
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	4a17      	ldr	r2, [pc, #92]	; (80061bc <HAL_TIM_IC_Start_IT+0x228>)
 800615e:	4293      	cmp	r3, r2
 8006160:	d009      	beq.n	8006176 <HAL_TIM_IC_Start_IT+0x1e2>
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	4a16      	ldr	r2, [pc, #88]	; (80061c0 <HAL_TIM_IC_Start_IT+0x22c>)
 8006168:	4293      	cmp	r3, r2
 800616a:	d004      	beq.n	8006176 <HAL_TIM_IC_Start_IT+0x1e2>
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a14      	ldr	r2, [pc, #80]	; (80061c4 <HAL_TIM_IC_Start_IT+0x230>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d111      	bne.n	800619a <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	f003 0307 	and.w	r3, r3, #7
 8006180:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	2b06      	cmp	r3, #6
 8006186:	d010      	beq.n	80061aa <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f042 0201 	orr.w	r2, r2, #1
 8006196:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006198:	e007      	b.n	80061aa <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f042 0201 	orr.w	r2, r2, #1
 80061a8:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3710      	adds	r7, #16
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40010000 	.word	0x40010000
 80061b8:	40000400 	.word	0x40000400
 80061bc:	40000800 	.word	0x40000800
 80061c0:	40000c00 	.word	0x40000c00
 80061c4:	40014000 	.word	0x40014000

080061c8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061d2:	2300      	movs	r3, #0
 80061d4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	2b0c      	cmp	r3, #12
 80061da:	d841      	bhi.n	8006260 <HAL_TIM_IC_Stop_IT+0x98>
 80061dc:	a201      	add	r2, pc, #4	; (adr r2, 80061e4 <HAL_TIM_IC_Stop_IT+0x1c>)
 80061de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e2:	bf00      	nop
 80061e4:	08006219 	.word	0x08006219
 80061e8:	08006261 	.word	0x08006261
 80061ec:	08006261 	.word	0x08006261
 80061f0:	08006261 	.word	0x08006261
 80061f4:	0800622b 	.word	0x0800622b
 80061f8:	08006261 	.word	0x08006261
 80061fc:	08006261 	.word	0x08006261
 8006200:	08006261 	.word	0x08006261
 8006204:	0800623d 	.word	0x0800623d
 8006208:	08006261 	.word	0x08006261
 800620c:	08006261 	.word	0x08006261
 8006210:	08006261 	.word	0x08006261
 8006214:	0800624f 	.word	0x0800624f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68da      	ldr	r2, [r3, #12]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0202 	bic.w	r2, r2, #2
 8006226:	60da      	str	r2, [r3, #12]
      break;
 8006228:	e01d      	b.n	8006266 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68da      	ldr	r2, [r3, #12]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f022 0204 	bic.w	r2, r2, #4
 8006238:	60da      	str	r2, [r3, #12]
      break;
 800623a:	e014      	b.n	8006266 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68da      	ldr	r2, [r3, #12]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f022 0208 	bic.w	r2, r2, #8
 800624a:	60da      	str	r2, [r3, #12]
      break;
 800624c:	e00b      	b.n	8006266 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	68da      	ldr	r2, [r3, #12]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f022 0210 	bic.w	r2, r2, #16
 800625c:	60da      	str	r2, [r3, #12]
      break;
 800625e:	e002      	b.n	8006266 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	73fb      	strb	r3, [r7, #15]
      break;
 8006264:	bf00      	nop
  }

  if (status == HAL_OK)
 8006266:	7bfb      	ldrb	r3, [r7, #15]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d156      	bne.n	800631a <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2200      	movs	r2, #0
 8006272:	6839      	ldr	r1, [r7, #0]
 8006274:	4618      	mov	r0, r3
 8006276:	f000 ff6a 	bl	800714e <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	6a1a      	ldr	r2, [r3, #32]
 8006280:	f241 1311 	movw	r3, #4369	; 0x1111
 8006284:	4013      	ands	r3, r2
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10f      	bne.n	80062aa <HAL_TIM_IC_Stop_IT+0xe2>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	6a1a      	ldr	r2, [r3, #32]
 8006290:	f240 4344 	movw	r3, #1092	; 0x444
 8006294:	4013      	ands	r3, r2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d107      	bne.n	80062aa <HAL_TIM_IC_Stop_IT+0xe2>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f022 0201 	bic.w	r2, r2, #1
 80062a8:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d104      	bne.n	80062ba <HAL_TIM_IC_Stop_IT+0xf2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062b8:	e013      	b.n	80062e2 <HAL_TIM_IC_Stop_IT+0x11a>
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d104      	bne.n	80062ca <HAL_TIM_IC_Stop_IT+0x102>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062c8:	e00b      	b.n	80062e2 <HAL_TIM_IC_Stop_IT+0x11a>
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	2b08      	cmp	r3, #8
 80062ce:	d104      	bne.n	80062da <HAL_TIM_IC_Stop_IT+0x112>
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062d8:	e003      	b.n	80062e2 <HAL_TIM_IC_Stop_IT+0x11a>
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d104      	bne.n	80062f2 <HAL_TIM_IC_Stop_IT+0x12a>
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062f0:	e013      	b.n	800631a <HAL_TIM_IC_Stop_IT+0x152>
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	2b04      	cmp	r3, #4
 80062f6:	d104      	bne.n	8006302 <HAL_TIM_IC_Stop_IT+0x13a>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006300:	e00b      	b.n	800631a <HAL_TIM_IC_Stop_IT+0x152>
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	2b08      	cmp	r3, #8
 8006306:	d104      	bne.n	8006312 <HAL_TIM_IC_Stop_IT+0x14a>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2201      	movs	r2, #1
 800630c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006310:	e003      	b.n	800631a <HAL_TIM_IC_Stop_IT+0x152>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	2201      	movs	r2, #1
 8006316:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Return function status */
  return status;
 800631a:	7bfb      	ldrb	r3, [r7, #15]
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b02      	cmp	r3, #2
 8006338:	d122      	bne.n	8006380 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	2b02      	cmp	r3, #2
 8006346:	d11b      	bne.n	8006380 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f06f 0202 	mvn.w	r2, #2
 8006350:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f003 0303 	and.w	r3, r3, #3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 fa98 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 800636c:	e005      	b.n	800637a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fa8a 	bl	8006888 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 fa9b 	bl	80068b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d122      	bne.n	80063d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b04      	cmp	r3, #4
 800639a:	d11b      	bne.n	80063d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f06f 0204 	mvn.w	r2, #4
 80063a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2202      	movs	r2, #2
 80063aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 fa6e 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 80063c0:	e005      	b.n	80063ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fa60 	bl	8006888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fa71 	bl	80068b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d122      	bne.n	8006428 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f003 0308 	and.w	r3, r3, #8
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d11b      	bne.n	8006428 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f06f 0208 	mvn.w	r2, #8
 80063f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2204      	movs	r2, #4
 80063fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f000 fa44 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 8006414:	e005      	b.n	8006422 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fa36 	bl	8006888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 fa47 	bl	80068b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b10      	cmp	r3, #16
 8006434:	d122      	bne.n	800647c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b10      	cmp	r3, #16
 8006442:	d11b      	bne.n	800647c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f06f 0210 	mvn.w	r2, #16
 800644c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2208      	movs	r2, #8
 8006452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 fa1a 	bl	800689c <HAL_TIM_IC_CaptureCallback>
 8006468:	e005      	b.n	8006476 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fa0c 	bl	8006888 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 fa1d 	bl	80068b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b01      	cmp	r3, #1
 8006488:	d10e      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	2b01      	cmp	r3, #1
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0201 	mvn.w	r2, #1
 80064a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f9e6 	bl	8006874 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b2:	2b80      	cmp	r3, #128	; 0x80
 80064b4:	d10e      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c0:	2b80      	cmp	r3, #128	; 0x80
 80064c2:	d107      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f001 f88e 	bl	80075f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064de:	2b40      	cmp	r3, #64	; 0x40
 80064e0:	d10e      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ec:	2b40      	cmp	r3, #64	; 0x40
 80064ee:	d107      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f9e2 	bl	80068c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0320 	and.w	r3, r3, #32
 800650a:	2b20      	cmp	r3, #32
 800650c:	d10e      	bne.n	800652c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f003 0320 	and.w	r3, r3, #32
 8006518:	2b20      	cmp	r3, #32
 800651a:	d107      	bne.n	800652c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f06f 0220 	mvn.w	r2, #32
 8006524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f001 f858 	bl	80075dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800652c:	bf00      	nop
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006540:	2300      	movs	r3, #0
 8006542:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800654a:	2b01      	cmp	r3, #1
 800654c:	d101      	bne.n	8006552 <HAL_TIM_IC_ConfigChannel+0x1e>
 800654e:	2302      	movs	r3, #2
 8006550:	e088      	b.n	8006664 <HAL_TIM_IC_ConfigChannel+0x130>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d11b      	bne.n	8006598 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	6818      	ldr	r0, [r3, #0]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	6819      	ldr	r1, [r3, #0]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	685a      	ldr	r2, [r3, #4]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f000 fc50 	bl	8006e14 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699a      	ldr	r2, [r3, #24]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f022 020c 	bic.w	r2, r2, #12
 8006582:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	6999      	ldr	r1, [r3, #24]
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	689a      	ldr	r2, [r3, #8]
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	430a      	orrs	r2, r1
 8006594:	619a      	str	r2, [r3, #24]
 8006596:	e060      	b.n	800665a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b04      	cmp	r3, #4
 800659c:	d11c      	bne.n	80065d8 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	6818      	ldr	r0, [r3, #0]
 80065a2:	68bb      	ldr	r3, [r7, #8]
 80065a4:	6819      	ldr	r1, [r3, #0]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	685a      	ldr	r2, [r3, #4]
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	f000 fcc8 	bl	8006f42 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	699a      	ldr	r2, [r3, #24]
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80065c0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	6999      	ldr	r1, [r3, #24]
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	021a      	lsls	r2, r3, #8
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	619a      	str	r2, [r3, #24]
 80065d6:	e040      	b.n	800665a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b08      	cmp	r3, #8
 80065dc:	d11b      	bne.n	8006616 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6818      	ldr	r0, [r3, #0]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	6819      	ldr	r1, [r3, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	685a      	ldr	r2, [r3, #4]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f000 fd15 	bl	800701c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	69da      	ldr	r2, [r3, #28]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f022 020c 	bic.w	r2, r2, #12
 8006600:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	69d9      	ldr	r1, [r3, #28]
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	689a      	ldr	r2, [r3, #8]
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	61da      	str	r2, [r3, #28]
 8006614:	e021      	b.n	800665a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2b0c      	cmp	r3, #12
 800661a:	d11c      	bne.n	8006656 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	6818      	ldr	r0, [r3, #0]
 8006620:	68bb      	ldr	r3, [r7, #8]
 8006622:	6819      	ldr	r1, [r3, #0]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	685a      	ldr	r2, [r3, #4]
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	68db      	ldr	r3, [r3, #12]
 800662c:	f000 fd32 	bl	8007094 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	69da      	ldr	r2, [r3, #28]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800663e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	69d9      	ldr	r1, [r3, #28]
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	021a      	lsls	r2, r3, #8
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	430a      	orrs	r2, r1
 8006652:	61da      	str	r2, [r3, #28]
 8006654:	e001      	b.n	800665a <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006662:	7dfb      	ldrb	r3, [r7, #23]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3718      	adds	r7, #24
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af00      	add	r7, sp, #0
 8006672:	60f8      	str	r0, [r7, #12]
 8006674:	60b9      	str	r1, [r7, #8]
 8006676:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006678:	2300      	movs	r3, #0
 800667a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006682:	2b01      	cmp	r3, #1
 8006684:	d101      	bne.n	800668a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006686:	2302      	movs	r3, #2
 8006688:	e0ae      	b.n	80067e8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b0c      	cmp	r3, #12
 8006696:	f200 809f 	bhi.w	80067d8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800669a:	a201      	add	r2, pc, #4	; (adr r2, 80066a0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800669c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a0:	080066d5 	.word	0x080066d5
 80066a4:	080067d9 	.word	0x080067d9
 80066a8:	080067d9 	.word	0x080067d9
 80066ac:	080067d9 	.word	0x080067d9
 80066b0:	08006715 	.word	0x08006715
 80066b4:	080067d9 	.word	0x080067d9
 80066b8:	080067d9 	.word	0x080067d9
 80066bc:	080067d9 	.word	0x080067d9
 80066c0:	08006757 	.word	0x08006757
 80066c4:	080067d9 	.word	0x080067d9
 80066c8:	080067d9 	.word	0x080067d9
 80066cc:	080067d9 	.word	0x080067d9
 80066d0:	08006797 	.word	0x08006797
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68b9      	ldr	r1, [r7, #8]
 80066da:	4618      	mov	r0, r3
 80066dc:	f000 f97c 	bl	80069d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	699a      	ldr	r2, [r3, #24]
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f042 0208 	orr.w	r2, r2, #8
 80066ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	699a      	ldr	r2, [r3, #24]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0204 	bic.w	r2, r2, #4
 80066fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6999      	ldr	r1, [r3, #24]
 8006706:	68bb      	ldr	r3, [r7, #8]
 8006708:	691a      	ldr	r2, [r3, #16]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	430a      	orrs	r2, r1
 8006710:	619a      	str	r2, [r3, #24]
      break;
 8006712:	e064      	b.n	80067de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	68b9      	ldr	r1, [r7, #8]
 800671a:	4618      	mov	r0, r3
 800671c:	f000 f9c2 	bl	8006aa4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699a      	ldr	r2, [r3, #24]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800672e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	699a      	ldr	r2, [r3, #24]
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800673e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	6999      	ldr	r1, [r3, #24]
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	021a      	lsls	r2, r3, #8
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	430a      	orrs	r2, r1
 8006752:	619a      	str	r2, [r3, #24]
      break;
 8006754:	e043      	b.n	80067de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68b9      	ldr	r1, [r7, #8]
 800675c:	4618      	mov	r0, r3
 800675e:	f000 fa0d 	bl	8006b7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	69da      	ldr	r2, [r3, #28]
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f042 0208 	orr.w	r2, r2, #8
 8006770:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	69da      	ldr	r2, [r3, #28]
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f022 0204 	bic.w	r2, r2, #4
 8006780:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	69d9      	ldr	r1, [r3, #28]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	691a      	ldr	r2, [r3, #16]
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	430a      	orrs	r2, r1
 8006792:	61da      	str	r2, [r3, #28]
      break;
 8006794:	e023      	b.n	80067de <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	68b9      	ldr	r1, [r7, #8]
 800679c:	4618      	mov	r0, r3
 800679e:	f000 fa57 	bl	8006c50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	69da      	ldr	r2, [r3, #28]
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80067b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	69da      	ldr	r2, [r3, #28]
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	69d9      	ldr	r1, [r3, #28]
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	021a      	lsls	r2, r3, #8
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	430a      	orrs	r2, r1
 80067d4:	61da      	str	r2, [r3, #28]
      break;
 80067d6:	e002      	b.n	80067de <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	75fb      	strb	r3, [r7, #23]
      break;
 80067dc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80067e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80067e8:	4618      	mov	r0, r3
 80067ea:	3718      	adds	r7, #24
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006800:	2b01      	cmp	r3, #1
 8006802:	d101      	bne.n	8006808 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006804:	2302      	movs	r3, #2
 8006806:	e031      	b.n	800686c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2202      	movs	r2, #2
 8006814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006818:	6839      	ldr	r1, [r7, #0]
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fa68 	bl	8006cf0 <TIM_SlaveTimer_SetConfig>
 8006820:	4603      	mov	r3, r0
 8006822:	2b00      	cmp	r3, #0
 8006824:	d009      	beq.n	800683a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2201      	movs	r2, #1
 800682a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e018      	b.n	800686c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68da      	ldr	r2, [r3, #12]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006848:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68da      	ldr	r2, [r3, #12]
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006858:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2201      	movs	r2, #1
 800685e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3708      	adds	r7, #8
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800687c:	bf00      	nop
 800687e:	370c      	adds	r7, #12
 8006880:	46bd      	mov	sp, r7
 8006882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006886:	4770      	bx	lr

08006888 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006890:	bf00      	nop
 8006892:	370c      	adds	r7, #12
 8006894:	46bd      	mov	sp, r7
 8006896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689a:	4770      	bx	lr

0800689c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b083      	sub	sp, #12
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068cc:	bf00      	nop
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068d8:	b480      	push	{r7}
 80068da:	b085      	sub	sp, #20
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a34      	ldr	r2, [pc, #208]	; (80069bc <TIM_Base_SetConfig+0xe4>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00f      	beq.n	8006910 <TIM_Base_SetConfig+0x38>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068f6:	d00b      	beq.n	8006910 <TIM_Base_SetConfig+0x38>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a31      	ldr	r2, [pc, #196]	; (80069c0 <TIM_Base_SetConfig+0xe8>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d007      	beq.n	8006910 <TIM_Base_SetConfig+0x38>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a30      	ldr	r2, [pc, #192]	; (80069c4 <TIM_Base_SetConfig+0xec>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d003      	beq.n	8006910 <TIM_Base_SetConfig+0x38>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a2f      	ldr	r2, [pc, #188]	; (80069c8 <TIM_Base_SetConfig+0xf0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d108      	bne.n	8006922 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4313      	orrs	r3, r2
 8006920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a25      	ldr	r2, [pc, #148]	; (80069bc <TIM_Base_SetConfig+0xe4>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d01b      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006930:	d017      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a22      	ldr	r2, [pc, #136]	; (80069c0 <TIM_Base_SetConfig+0xe8>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d013      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a21      	ldr	r2, [pc, #132]	; (80069c4 <TIM_Base_SetConfig+0xec>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00f      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a20      	ldr	r2, [pc, #128]	; (80069c8 <TIM_Base_SetConfig+0xf0>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d00b      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a1f      	ldr	r2, [pc, #124]	; (80069cc <TIM_Base_SetConfig+0xf4>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d007      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a1e      	ldr	r2, [pc, #120]	; (80069d0 <TIM_Base_SetConfig+0xf8>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d003      	beq.n	8006962 <TIM_Base_SetConfig+0x8a>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a1d      	ldr	r2, [pc, #116]	; (80069d4 <TIM_Base_SetConfig+0xfc>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d108      	bne.n	8006974 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006968:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	68fa      	ldr	r2, [r7, #12]
 8006970:	4313      	orrs	r3, r2
 8006972:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4a08      	ldr	r2, [pc, #32]	; (80069bc <TIM_Base_SetConfig+0xe4>)
 800699c:	4293      	cmp	r3, r2
 800699e:	d103      	bne.n	80069a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	691a      	ldr	r2, [r3, #16]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	615a      	str	r2, [r3, #20]
}
 80069ae:	bf00      	nop
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	40010000 	.word	0x40010000
 80069c0:	40000400 	.word	0x40000400
 80069c4:	40000800 	.word	0x40000800
 80069c8:	40000c00 	.word	0x40000c00
 80069cc:	40014000 	.word	0x40014000
 80069d0:	40014400 	.word	0x40014400
 80069d4:	40014800 	.word	0x40014800

080069d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069d8:	b480      	push	{r7}
 80069da:	b087      	sub	sp, #28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	6a1b      	ldr	r3, [r3, #32]
 80069e6:	f023 0201 	bic.w	r2, r3, #1
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a1b      	ldr	r3, [r3, #32]
 80069f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	699b      	ldr	r3, [r3, #24]
 80069fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	f023 0303 	bic.w	r3, r3, #3
 8006a0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a1a:	697b      	ldr	r3, [r7, #20]
 8006a1c:	f023 0302 	bic.w	r3, r3, #2
 8006a20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	4a1c      	ldr	r2, [pc, #112]	; (8006aa0 <TIM_OC1_SetConfig+0xc8>)
 8006a30:	4293      	cmp	r3, r2
 8006a32:	d10c      	bne.n	8006a4e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	f023 0308 	bic.w	r3, r3, #8
 8006a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	697a      	ldr	r2, [r7, #20]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	f023 0304 	bic.w	r3, r3, #4
 8006a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4a13      	ldr	r2, [pc, #76]	; (8006aa0 <TIM_OC1_SetConfig+0xc8>)
 8006a52:	4293      	cmp	r3, r2
 8006a54:	d111      	bne.n	8006a7a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	695b      	ldr	r3, [r3, #20]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	4313      	orrs	r3, r2
 8006a6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	699b      	ldr	r3, [r3, #24]
 8006a74:	693a      	ldr	r2, [r7, #16]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	693a      	ldr	r2, [r7, #16]
 8006a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685a      	ldr	r2, [r3, #4]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	621a      	str	r2, [r3, #32]
}
 8006a94:	bf00      	nop
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	40010000 	.word	0x40010000

08006aa4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	f023 0210 	bic.w	r2, r3, #16
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	699b      	ldr	r3, [r3, #24]
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	021b      	lsls	r3, r3, #8
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f023 0320 	bic.w	r3, r3, #32
 8006aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	011b      	lsls	r3, r3, #4
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a1e      	ldr	r2, [pc, #120]	; (8006b78 <TIM_OC2_SetConfig+0xd4>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d10d      	bne.n	8006b20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	011b      	lsls	r3, r3, #4
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4313      	orrs	r3, r2
 8006b16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	4a15      	ldr	r2, [pc, #84]	; (8006b78 <TIM_OC2_SetConfig+0xd4>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d113      	bne.n	8006b50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	695b      	ldr	r3, [r3, #20]
 8006b3c:	009b      	lsls	r3, r3, #2
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4313      	orrs	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	699b      	ldr	r3, [r3, #24]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	697a      	ldr	r2, [r7, #20]
 8006b68:	621a      	str	r2, [r3, #32]
}
 8006b6a:	bf00      	nop
 8006b6c:	371c      	adds	r7, #28
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b74:	4770      	bx	lr
 8006b76:	bf00      	nop
 8006b78:	40010000 	.word	0x40010000

08006b7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b087      	sub	sp, #28
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a1b      	ldr	r3, [r3, #32]
 8006b96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	685b      	ldr	r3, [r3, #4]
 8006b9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f023 0303 	bic.w	r3, r3, #3
 8006bb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	68fa      	ldr	r2, [r7, #12]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006bc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	021b      	lsls	r3, r3, #8
 8006bcc:	697a      	ldr	r2, [r7, #20]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a1d      	ldr	r2, [pc, #116]	; (8006c4c <TIM_OC3_SetConfig+0xd0>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d10d      	bne.n	8006bf6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006be0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	68db      	ldr	r3, [r3, #12]
 8006be6:	021b      	lsls	r3, r3, #8
 8006be8:	697a      	ldr	r2, [r7, #20]
 8006bea:	4313      	orrs	r3, r2
 8006bec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006bf4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a14      	ldr	r2, [pc, #80]	; (8006c4c <TIM_OC3_SetConfig+0xd0>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d113      	bne.n	8006c26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c06:	693b      	ldr	r3, [r7, #16]
 8006c08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	695b      	ldr	r3, [r3, #20]
 8006c12:	011b      	lsls	r3, r3, #4
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	4313      	orrs	r3, r2
 8006c18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	699b      	ldr	r3, [r3, #24]
 8006c1e:	011b      	lsls	r3, r3, #4
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	68fa      	ldr	r2, [r7, #12]
 8006c30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	685a      	ldr	r2, [r3, #4]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	621a      	str	r2, [r3, #32]
}
 8006c40:	bf00      	nop
 8006c42:	371c      	adds	r7, #28
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	40010000 	.word	0x40010000

08006c50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b087      	sub	sp, #28
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6a1b      	ldr	r3, [r3, #32]
 8006c5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	6a1b      	ldr	r3, [r3, #32]
 8006c6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	685b      	ldr	r3, [r3, #4]
 8006c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	69db      	ldr	r3, [r3, #28]
 8006c76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006c86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	021b      	lsls	r3, r3, #8
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	4313      	orrs	r3, r2
 8006c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	031b      	lsls	r3, r3, #12
 8006ca2:	693a      	ldr	r2, [r7, #16]
 8006ca4:	4313      	orrs	r3, r2
 8006ca6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a10      	ldr	r2, [pc, #64]	; (8006cec <TIM_OC4_SetConfig+0x9c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d109      	bne.n	8006cc4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006cb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	695b      	ldr	r3, [r3, #20]
 8006cbc:	019b      	lsls	r3, r3, #6
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	68fa      	ldr	r2, [r7, #12]
 8006cce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	685a      	ldr	r2, [r3, #4]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	693a      	ldr	r2, [r7, #16]
 8006cdc:	621a      	str	r2, [r3, #32]
}
 8006cde:	bf00      	nop
 8006ce0:	371c      	adds	r7, #28
 8006ce2:	46bd      	mov	sp, r7
 8006ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce8:	4770      	bx	lr
 8006cea:	bf00      	nop
 8006cec:	40010000 	.word	0x40010000

08006cf0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006d0e:	683b      	ldr	r3, [r7, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	693a      	ldr	r2, [r7, #16]
 8006d14:	4313      	orrs	r3, r2
 8006d16:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	f023 0307 	bic.w	r3, r3, #7
 8006d1e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	693a      	ldr	r2, [r7, #16]
 8006d26:	4313      	orrs	r3, r2
 8006d28:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	693a      	ldr	r2, [r7, #16]
 8006d30:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	2b70      	cmp	r3, #112	; 0x70
 8006d38:	d01a      	beq.n	8006d70 <TIM_SlaveTimer_SetConfig+0x80>
 8006d3a:	2b70      	cmp	r3, #112	; 0x70
 8006d3c:	d860      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d3e:	2b60      	cmp	r3, #96	; 0x60
 8006d40:	d054      	beq.n	8006dec <TIM_SlaveTimer_SetConfig+0xfc>
 8006d42:	2b60      	cmp	r3, #96	; 0x60
 8006d44:	d85c      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d46:	2b50      	cmp	r3, #80	; 0x50
 8006d48:	d046      	beq.n	8006dd8 <TIM_SlaveTimer_SetConfig+0xe8>
 8006d4a:	2b50      	cmp	r3, #80	; 0x50
 8006d4c:	d858      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d4e:	2b40      	cmp	r3, #64	; 0x40
 8006d50:	d019      	beq.n	8006d86 <TIM_SlaveTimer_SetConfig+0x96>
 8006d52:	2b40      	cmp	r3, #64	; 0x40
 8006d54:	d854      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d56:	2b30      	cmp	r3, #48	; 0x30
 8006d58:	d055      	beq.n	8006e06 <TIM_SlaveTimer_SetConfig+0x116>
 8006d5a:	2b30      	cmp	r3, #48	; 0x30
 8006d5c:	d850      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d5e:	2b20      	cmp	r3, #32
 8006d60:	d051      	beq.n	8006e06 <TIM_SlaveTimer_SetConfig+0x116>
 8006d62:	2b20      	cmp	r3, #32
 8006d64:	d84c      	bhi.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d04d      	beq.n	8006e06 <TIM_SlaveTimer_SetConfig+0x116>
 8006d6a:	2b10      	cmp	r3, #16
 8006d6c:	d04b      	beq.n	8006e06 <TIM_SlaveTimer_SetConfig+0x116>
 8006d6e:	e047      	b.n	8006e00 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	6818      	ldr	r0, [r3, #0]
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	68d9      	ldr	r1, [r3, #12]
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	689a      	ldr	r2, [r3, #8]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	691b      	ldr	r3, [r3, #16]
 8006d80:	f000 f9c5 	bl	800710e <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8006d84:	e040      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b05      	cmp	r3, #5
 8006d8c:	d101      	bne.n	8006d92 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e03b      	b.n	8006e0a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6a1b      	ldr	r3, [r3, #32]
 8006d98:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	6a1a      	ldr	r2, [r3, #32]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f022 0201 	bic.w	r2, r2, #1
 8006da8:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
 8006db0:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006db8:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	011b      	lsls	r3, r3, #4
 8006dc0:	68ba      	ldr	r2, [r7, #8]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68ba      	ldr	r2, [r7, #8]
 8006dcc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68fa      	ldr	r2, [r7, #12]
 8006dd4:	621a      	str	r2, [r3, #32]
      break;
 8006dd6:	e017      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6818      	ldr	r0, [r3, #0]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	6899      	ldr	r1, [r3, #8]
 8006de0:	683b      	ldr	r3, [r7, #0]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	461a      	mov	r2, r3
 8006de6:	f000 f87d 	bl	8006ee4 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006dea:	e00d      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6818      	ldr	r0, [r3, #0]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	6899      	ldr	r1, [r3, #8]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	461a      	mov	r2, r3
 8006dfa:	f000 f8df 	bl	8006fbc <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8006dfe:	e003      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8006e00:	2301      	movs	r3, #1
 8006e02:	75fb      	strb	r3, [r7, #23]
      break;
 8006e04:	e000      	b.n	8006e08 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8006e06:	bf00      	nop
  }

  return status;
 8006e08:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3718      	adds	r7, #24
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b087      	sub	sp, #28
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]
 8006e20:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	f023 0201 	bic.w	r2, r3, #1
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	699b      	ldr	r3, [r3, #24]
 8006e32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4a24      	ldr	r2, [pc, #144]	; (8006ed0 <TIM_TI1_SetConfig+0xbc>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d013      	beq.n	8006e6a <TIM_TI1_SetConfig+0x56>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e48:	d00f      	beq.n	8006e6a <TIM_TI1_SetConfig+0x56>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	4a21      	ldr	r2, [pc, #132]	; (8006ed4 <TIM_TI1_SetConfig+0xc0>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d00b      	beq.n	8006e6a <TIM_TI1_SetConfig+0x56>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	4a20      	ldr	r2, [pc, #128]	; (8006ed8 <TIM_TI1_SetConfig+0xc4>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d007      	beq.n	8006e6a <TIM_TI1_SetConfig+0x56>
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	4a1f      	ldr	r2, [pc, #124]	; (8006edc <TIM_TI1_SetConfig+0xc8>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d003      	beq.n	8006e6a <TIM_TI1_SetConfig+0x56>
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	4a1e      	ldr	r2, [pc, #120]	; (8006ee0 <TIM_TI1_SetConfig+0xcc>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d101      	bne.n	8006e6e <TIM_TI1_SetConfig+0x5a>
 8006e6a:	2301      	movs	r3, #1
 8006e6c:	e000      	b.n	8006e70 <TIM_TI1_SetConfig+0x5c>
 8006e6e:	2300      	movs	r3, #0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d008      	beq.n	8006e86 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006e74:	697b      	ldr	r3, [r7, #20]
 8006e76:	f023 0303 	bic.w	r3, r3, #3
 8006e7a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006e7c:	697a      	ldr	r2, [r7, #20]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	4313      	orrs	r3, r2
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	e003      	b.n	8006e8e <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f043 0301 	orr.w	r3, r3, #1
 8006e8c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006e96:	683b      	ldr	r3, [r7, #0]
 8006e98:	011b      	lsls	r3, r3, #4
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	697a      	ldr	r2, [r7, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	f023 030a 	bic.w	r3, r3, #10
 8006ea8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f003 030a 	and.w	r3, r3, #10
 8006eb0:	693a      	ldr	r2, [r7, #16]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	697a      	ldr	r2, [r7, #20]
 8006eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	693a      	ldr	r2, [r7, #16]
 8006ec0:	621a      	str	r2, [r3, #32]
}
 8006ec2:	bf00      	nop
 8006ec4:	371c      	adds	r7, #28
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	40010000 	.word	0x40010000
 8006ed4:	40000400 	.word	0x40000400
 8006ed8:	40000800 	.word	0x40000800
 8006edc:	40000c00 	.word	0x40000c00
 8006ee0:	40014000 	.word	0x40014000

08006ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	b087      	sub	sp, #28
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6a1b      	ldr	r3, [r3, #32]
 8006ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a1b      	ldr	r3, [r3, #32]
 8006efa:	f023 0201 	bic.w	r2, r3, #1
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	699b      	ldr	r3, [r3, #24]
 8006f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	011b      	lsls	r3, r3, #4
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f1a:	697b      	ldr	r3, [r7, #20]
 8006f1c:	f023 030a 	bic.w	r3, r3, #10
 8006f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f22:	697a      	ldr	r2, [r7, #20]
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	4313      	orrs	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	693a      	ldr	r2, [r7, #16]
 8006f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	621a      	str	r2, [r3, #32]
}
 8006f36:	bf00      	nop
 8006f38:	371c      	adds	r7, #28
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f40:	4770      	bx	lr

08006f42 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f42:	b480      	push	{r7}
 8006f44:	b087      	sub	sp, #28
 8006f46:	af00      	add	r7, sp, #0
 8006f48:	60f8      	str	r0, [r7, #12]
 8006f4a:	60b9      	str	r1, [r7, #8]
 8006f4c:	607a      	str	r2, [r7, #4]
 8006f4e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	6a1b      	ldr	r3, [r3, #32]
 8006f54:	f023 0210 	bic.w	r2, r3, #16
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	699b      	ldr	r3, [r3, #24]
 8006f60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6a1b      	ldr	r3, [r3, #32]
 8006f66:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	021b      	lsls	r3, r3, #8
 8006f74:	697a      	ldr	r2, [r7, #20]
 8006f76:	4313      	orrs	r3, r2
 8006f78:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f7a:	697b      	ldr	r3, [r7, #20]
 8006f7c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f80:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	031b      	lsls	r3, r3, #12
 8006f86:	b29b      	uxth	r3, r3
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f94:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	011b      	lsls	r3, r3, #4
 8006f9a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006f9e:	693a      	ldr	r2, [r7, #16]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	621a      	str	r2, [r3, #32]
}
 8006fb0:	bf00      	nop
 8006fb2:	371c      	adds	r7, #28
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr

08006fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	f023 0210 	bic.w	r2, r3, #16
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	699b      	ldr	r3, [r3, #24]
 8006fd8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6a1b      	ldr	r3, [r3, #32]
 8006fde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fe6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	031b      	lsls	r3, r3, #12
 8006fec:	697a      	ldr	r2, [r7, #20]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ff2:	693b      	ldr	r3, [r7, #16]
 8006ff4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ff8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	011b      	lsls	r3, r3, #4
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	4313      	orrs	r3, r2
 8007002:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	697a      	ldr	r2, [r7, #20]
 8007008:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	693a      	ldr	r2, [r7, #16]
 800700e:	621a      	str	r2, [r3, #32]
}
 8007010:	bf00      	nop
 8007012:	371c      	adds	r7, #28
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800701c:	b480      	push	{r7}
 800701e:	b087      	sub	sp, #28
 8007020:	af00      	add	r7, sp, #0
 8007022:	60f8      	str	r0, [r7, #12]
 8007024:	60b9      	str	r1, [r7, #8]
 8007026:	607a      	str	r2, [r7, #4]
 8007028:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a1b      	ldr	r3, [r3, #32]
 800702e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	69db      	ldr	r3, [r3, #28]
 800703a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6a1b      	ldr	r3, [r3, #32]
 8007040:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007042:	697b      	ldr	r3, [r7, #20]
 8007044:	f023 0303 	bic.w	r3, r3, #3
 8007048:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4313      	orrs	r3, r2
 8007050:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007052:	697b      	ldr	r3, [r7, #20]
 8007054:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007058:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	011b      	lsls	r3, r3, #4
 800705e:	b2db      	uxtb	r3, r3
 8007060:	697a      	ldr	r2, [r7, #20]
 8007062:	4313      	orrs	r3, r2
 8007064:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800706c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	021b      	lsls	r3, r3, #8
 8007072:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007076:	693a      	ldr	r2, [r7, #16]
 8007078:	4313      	orrs	r3, r2
 800707a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	697a      	ldr	r2, [r7, #20]
 8007080:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	621a      	str	r2, [r3, #32]
}
 8007088:	bf00      	nop
 800708a:	371c      	adds	r7, #28
 800708c:	46bd      	mov	sp, r7
 800708e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007092:	4770      	bx	lr

08007094 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	607a      	str	r2, [r7, #4]
 80070a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	6a1b      	ldr	r3, [r3, #32]
 80070a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6a1b      	ldr	r3, [r3, #32]
 80070b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80070ba:	697b      	ldr	r3, [r7, #20]
 80070bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	021b      	lsls	r3, r3, #8
 80070c6:	697a      	ldr	r2, [r7, #20]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	031b      	lsls	r3, r3, #12
 80070d8:	b29b      	uxth	r3, r3
 80070da:	697a      	ldr	r2, [r7, #20]
 80070dc:	4313      	orrs	r3, r2
 80070de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80070e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	031b      	lsls	r3, r3, #12
 80070ec:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	697a      	ldr	r2, [r7, #20]
 80070fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	693a      	ldr	r2, [r7, #16]
 8007100:	621a      	str	r2, [r3, #32]
}
 8007102:	bf00      	nop
 8007104:	371c      	adds	r7, #28
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800710e:	b480      	push	{r7}
 8007110:	b087      	sub	sp, #28
 8007112:	af00      	add	r7, sp, #0
 8007114:	60f8      	str	r0, [r7, #12]
 8007116:	60b9      	str	r1, [r7, #8]
 8007118:	607a      	str	r2, [r7, #4]
 800711a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007128:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	021a      	lsls	r2, r3, #8
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	431a      	orrs	r2, r3
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	4313      	orrs	r3, r2
 8007136:	697a      	ldr	r2, [r7, #20]
 8007138:	4313      	orrs	r3, r2
 800713a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	697a      	ldr	r2, [r7, #20]
 8007140:	609a      	str	r2, [r3, #8]
}
 8007142:	bf00      	nop
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800714e:	b480      	push	{r7}
 8007150:	b087      	sub	sp, #28
 8007152:	af00      	add	r7, sp, #0
 8007154:	60f8      	str	r0, [r7, #12]
 8007156:	60b9      	str	r1, [r7, #8]
 8007158:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800715a:	68bb      	ldr	r3, [r7, #8]
 800715c:	f003 031f 	and.w	r3, r3, #31
 8007160:	2201      	movs	r2, #1
 8007162:	fa02 f303 	lsl.w	r3, r2, r3
 8007166:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6a1a      	ldr	r2, [r3, #32]
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	43db      	mvns	r3, r3
 8007170:	401a      	ands	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6a1a      	ldr	r2, [r3, #32]
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	f003 031f 	and.w	r3, r3, #31
 8007180:	6879      	ldr	r1, [r7, #4]
 8007182:	fa01 f303 	lsl.w	r3, r1, r3
 8007186:	431a      	orrs	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	621a      	str	r2, [r3, #32]
}
 800718c:	bf00      	nop
 800718e:	371c      	adds	r7, #28
 8007190:	46bd      	mov	sp, r7
 8007192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007196:	4770      	bx	lr

08007198 <HAL_TIMEx_HallSensor_Init>:
  * @param  htim TIM Hall Sensor Interface handle
  * @param  sConfig TIM Hall Sensor configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b08a      	sub	sp, #40	; 0x28
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
 80071a0:	6039      	str	r1, [r7, #0]
  TIM_OC_InitTypeDef OC_Config;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d101      	bne.n	80071ac <HAL_TIMEx_HallSensor_Init+0x14>
  {
    return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e09a      	b.n	80072e2 <HAL_TIMEx_HallSensor_Init+0x14a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b2:	b2db      	uxtb	r3, r3
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d106      	bne.n	80071c6 <HAL_TIMEx_HallSensor_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->HallSensor_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIMEx_HallSensor_MspInit(htim);
 80071c0:	6878      	ldr	r0, [r7, #4]
 80071c2:	f7fb f887 	bl	80022d4 <HAL_TIMEx_HallSensor_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2202      	movs	r2, #2
 80071ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681a      	ldr	r2, [r3, #0]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	3304      	adds	r3, #4
 80071d6:	4619      	mov	r1, r3
 80071d8:	4610      	mov	r0, r2
 80071da:	f7ff fb7d 	bl	80068d8 <TIM_Base_SetConfig>

  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6818      	ldr	r0, [r3, #0]
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	6819      	ldr	r1, [r3, #0]
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	2203      	movs	r2, #3
 80071ec:	f7ff fe12 	bl	8006e14 <TIM_TI1_SetConfig>

  /* Reset the IC1PSC Bits */
  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	699a      	ldr	r2, [r3, #24]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f022 020c 	bic.w	r2, r2, #12
 80071fe:	619a      	str	r2, [r3, #24]
  /* Set the IC1PSC value */
  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	6999      	ldr	r1, [r3, #24]
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	685a      	ldr	r2, [r3, #4]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	430a      	orrs	r2, r1
 8007210:	619a      	str	r2, [r3, #24]

  /* Enable the Hall sensor interface (XOR function of the three inputs) */
  htim->Instance->CR2 |= TIM_CR2_TI1S;
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	685a      	ldr	r2, [r3, #4]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007220:	605a      	str	r2, [r3, #4]

  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
  htim->Instance->SMCR &= ~TIM_SMCR_TS;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689a      	ldr	r2, [r3, #8]
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007230:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007240:	609a      	str	r2, [r3, #8]

  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	689a      	ldr	r2, [r3, #8]
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f022 0207 	bic.w	r2, r2, #7
 8007250:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	689a      	ldr	r2, [r3, #8]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	f042 0204 	orr.w	r2, r2, #4
 8007260:	609a      	str	r2, [r3, #8]

  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
 8007262:	2300      	movs	r3, #0
 8007264:	61fb      	str	r3, [r7, #28]
  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
 8007266:	2300      	movs	r3, #0
 8007268:	623b      	str	r3, [r7, #32]
  OC_Config.OCMode = TIM_OCMODE_PWM2;
 800726a:	2370      	movs	r3, #112	; 0x70
 800726c:	60fb      	str	r3, [r7, #12]
  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800726e:	2300      	movs	r3, #0
 8007270:	627b      	str	r3, [r7, #36]	; 0x24
  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007272:	2300      	movs	r3, #0
 8007274:	61bb      	str	r3, [r7, #24]
  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007276:	2300      	movs	r3, #0
 8007278:	617b      	str	r3, [r7, #20]
  OC_Config.Pulse = sConfig->Commutation_Delay;
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	613b      	str	r3, [r7, #16]

  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f107 020c 	add.w	r2, r7, #12
 8007288:	4611      	mov	r1, r2
 800728a:	4618      	mov	r0, r3
 800728c:	f7ff fc0a 	bl	8006aa4 <TIM_OC2_SetConfig>

  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
    register to 101 */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800729e:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 80072ae:	605a      	str	r2, [r3, #4]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3728      	adds	r7, #40	; 0x28
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
	...

080072ec <HAL_TIMEx_HallSensor_Start>:
  * @brief  Starts the TIM Hall Sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b084      	sub	sp, #16
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072fa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007302:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800730a:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007312:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007314:	7bfb      	ldrb	r3, [r7, #15]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d108      	bne.n	800732c <HAL_TIMEx_HallSensor_Start+0x40>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800731a:	7bbb      	ldrb	r3, [r7, #14]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d105      	bne.n	800732c <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007320:	7b7b      	ldrb	r3, [r7, #13]
 8007322:	2b01      	cmp	r3, #1
 8007324:	d102      	bne.n	800732c <HAL_TIMEx_HallSensor_Start+0x40>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007326:	7b3b      	ldrb	r3, [r7, #12]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d001      	beq.n	8007330 <HAL_TIMEx_HallSensor_Start+0x44>
  {
    return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e04f      	b.n	80073d0 <HAL_TIMEx_HallSensor_Start+0xe4>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2202      	movs	r2, #2
 8007334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2202      	movs	r2, #2
 800733c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2202      	movs	r2, #2
 800734c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Input Capture channel 1
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2201      	movs	r2, #1
 8007356:	2100      	movs	r1, #0
 8007358:	4618      	mov	r0, r3
 800735a:	f7ff fef8 	bl	800714e <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a1d      	ldr	r2, [pc, #116]	; (80073d8 <HAL_TIMEx_HallSensor_Start+0xec>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d018      	beq.n	800739a <HAL_TIMEx_HallSensor_Start+0xae>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007370:	d013      	beq.n	800739a <HAL_TIMEx_HallSensor_Start+0xae>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a19      	ldr	r2, [pc, #100]	; (80073dc <HAL_TIMEx_HallSensor_Start+0xf0>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d00e      	beq.n	800739a <HAL_TIMEx_HallSensor_Start+0xae>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a17      	ldr	r2, [pc, #92]	; (80073e0 <HAL_TIMEx_HallSensor_Start+0xf4>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d009      	beq.n	800739a <HAL_TIMEx_HallSensor_Start+0xae>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a16      	ldr	r2, [pc, #88]	; (80073e4 <HAL_TIMEx_HallSensor_Start+0xf8>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d004      	beq.n	800739a <HAL_TIMEx_HallSensor_Start+0xae>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a14      	ldr	r2, [pc, #80]	; (80073e8 <HAL_TIMEx_HallSensor_Start+0xfc>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d111      	bne.n	80073be <HAL_TIMEx_HallSensor_Start+0xd2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	689b      	ldr	r3, [r3, #8]
 80073a0:	f003 0307 	and.w	r3, r3, #7
 80073a4:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	2b06      	cmp	r3, #6
 80073aa:	d010      	beq.n	80073ce <HAL_TIMEx_HallSensor_Start+0xe2>
    {
      __HAL_TIM_ENABLE(htim);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	681a      	ldr	r2, [r3, #0]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f042 0201 	orr.w	r2, r2, #1
 80073ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073bc:	e007      	b.n	80073ce <HAL_TIMEx_HallSensor_Start+0xe2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f042 0201 	orr.w	r2, r2, #1
 80073cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3710      	adds	r7, #16
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bd80      	pop	{r7, pc}
 80073d8:	40010000 	.word	0x40010000
 80073dc:	40000400 	.word	0x40000400
 80073e0:	40000800 	.word	0x40000800
 80073e4:	40000c00 	.word	0x40000c00
 80073e8:	40014000 	.word	0x40014000

080073ec <HAL_TIMEx_HallSensor_Stop>:
  * @brief  Stops the TIM Hall sensor Interface.
  * @param  htim TIM Hall Sensor Interface handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1, 2 and 3
  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	2200      	movs	r2, #0
 80073fa:	2100      	movs	r1, #0
 80073fc:	4618      	mov	r0, r3
 80073fe:	f7ff fea6 	bl	800714e <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	6a1a      	ldr	r2, [r3, #32]
 8007408:	f241 1311 	movw	r3, #4369	; 0x1111
 800740c:	4013      	ands	r3, r2
 800740e:	2b00      	cmp	r3, #0
 8007410:	d10f      	bne.n	8007432 <HAL_TIMEx_HallSensor_Stop+0x46>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	6a1a      	ldr	r2, [r3, #32]
 8007418:	f240 4344 	movw	r3, #1092	; 0x444
 800741c:	4013      	ands	r3, r2
 800741e:	2b00      	cmp	r3, #0
 8007420:	d107      	bne.n	8007432 <HAL_TIMEx_HallSensor_Stop+0x46>
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f022 0201 	bic.w	r2, r2, #1
 8007430:	601a      	str	r2, [r3, #0]

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2201      	movs	r2, #1
 800744e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8007452:	2300      	movs	r3, #0
}
 8007454:	4618      	mov	r0, r3
 8007456:	3708      	adds	r7, #8
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}

0800745c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800746c:	2b01      	cmp	r3, #1
 800746e:	d101      	bne.n	8007474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007470:	2302      	movs	r3, #2
 8007472:	e050      	b.n	8007516 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2201      	movs	r2, #1
 8007478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2202      	movs	r2, #2
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	685b      	ldr	r3, [r3, #4]
 800748a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	689b      	ldr	r3, [r3, #8]
 8007492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800749a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	68fa      	ldr	r2, [r7, #12]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a1c      	ldr	r2, [pc, #112]	; (8007524 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d018      	beq.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074c0:	d013      	beq.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a18      	ldr	r2, [pc, #96]	; (8007528 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d00e      	beq.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a16      	ldr	r2, [pc, #88]	; (800752c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d009      	beq.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a15      	ldr	r2, [pc, #84]	; (8007530 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d004      	beq.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a13      	ldr	r2, [pc, #76]	; (8007534 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d10c      	bne.n	8007504 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80074f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	68ba      	ldr	r2, [r7, #8]
 80074f8:	4313      	orrs	r3, r2
 80074fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	68ba      	ldr	r2, [r7, #8]
 8007502:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40010000 	.word	0x40010000
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	40000c00 	.word	0x40000c00
 8007534:	40014000 	.word	0x40014000

08007538 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
 8007540:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007542:	2300      	movs	r3, #0
 8007544:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800754c:	2b01      	cmp	r3, #1
 800754e:	d101      	bne.n	8007554 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007550:	2302      	movs	r3, #2
 8007552:	e03d      	b.n	80075d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	4313      	orrs	r3, r2
 8007568:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	4313      	orrs	r3, r2
 8007576:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	685b      	ldr	r3, [r3, #4]
 8007582:	4313      	orrs	r3, r2
 8007584:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4313      	orrs	r3, r2
 8007592:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	691b      	ldr	r3, [r3, #16]
 800759e:	4313      	orrs	r3, r2
 80075a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	695b      	ldr	r3, [r3, #20]
 80075ac:	4313      	orrs	r3, r2
 80075ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	4313      	orrs	r3, r2
 80075bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075ce:	2300      	movs	r3, #0
}
 80075d0:	4618      	mov	r0, r3
 80075d2:	3714      	adds	r7, #20
 80075d4:	46bd      	mov	sp, r7
 80075d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075da:	4770      	bx	lr

080075dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80075e4:	bf00      	nop
 80075e6:	370c      	adds	r7, #12
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr

080075f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80075f0:	b480      	push	{r7}
 80075f2:	b083      	sub	sp, #12
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80075f8:	bf00      	nop
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <__cvt>:
 8007604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007608:	ec55 4b10 	vmov	r4, r5, d0
 800760c:	2d00      	cmp	r5, #0
 800760e:	460e      	mov	r6, r1
 8007610:	4619      	mov	r1, r3
 8007612:	462b      	mov	r3, r5
 8007614:	bfbb      	ittet	lt
 8007616:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800761a:	461d      	movlt	r5, r3
 800761c:	2300      	movge	r3, #0
 800761e:	232d      	movlt	r3, #45	; 0x2d
 8007620:	700b      	strb	r3, [r1, #0]
 8007622:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007624:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007628:	4691      	mov	r9, r2
 800762a:	f023 0820 	bic.w	r8, r3, #32
 800762e:	bfbc      	itt	lt
 8007630:	4622      	movlt	r2, r4
 8007632:	4614      	movlt	r4, r2
 8007634:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007638:	d005      	beq.n	8007646 <__cvt+0x42>
 800763a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800763e:	d100      	bne.n	8007642 <__cvt+0x3e>
 8007640:	3601      	adds	r6, #1
 8007642:	2102      	movs	r1, #2
 8007644:	e000      	b.n	8007648 <__cvt+0x44>
 8007646:	2103      	movs	r1, #3
 8007648:	ab03      	add	r3, sp, #12
 800764a:	9301      	str	r3, [sp, #4]
 800764c:	ab02      	add	r3, sp, #8
 800764e:	9300      	str	r3, [sp, #0]
 8007650:	ec45 4b10 	vmov	d0, r4, r5
 8007654:	4653      	mov	r3, sl
 8007656:	4632      	mov	r2, r6
 8007658:	f000 fe4a 	bl	80082f0 <_dtoa_r>
 800765c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007660:	4607      	mov	r7, r0
 8007662:	d102      	bne.n	800766a <__cvt+0x66>
 8007664:	f019 0f01 	tst.w	r9, #1
 8007668:	d022      	beq.n	80076b0 <__cvt+0xac>
 800766a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800766e:	eb07 0906 	add.w	r9, r7, r6
 8007672:	d110      	bne.n	8007696 <__cvt+0x92>
 8007674:	783b      	ldrb	r3, [r7, #0]
 8007676:	2b30      	cmp	r3, #48	; 0x30
 8007678:	d10a      	bne.n	8007690 <__cvt+0x8c>
 800767a:	2200      	movs	r2, #0
 800767c:	2300      	movs	r3, #0
 800767e:	4620      	mov	r0, r4
 8007680:	4629      	mov	r1, r5
 8007682:	f7f9 fa29 	bl	8000ad8 <__aeabi_dcmpeq>
 8007686:	b918      	cbnz	r0, 8007690 <__cvt+0x8c>
 8007688:	f1c6 0601 	rsb	r6, r6, #1
 800768c:	f8ca 6000 	str.w	r6, [sl]
 8007690:	f8da 3000 	ldr.w	r3, [sl]
 8007694:	4499      	add	r9, r3
 8007696:	2200      	movs	r2, #0
 8007698:	2300      	movs	r3, #0
 800769a:	4620      	mov	r0, r4
 800769c:	4629      	mov	r1, r5
 800769e:	f7f9 fa1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80076a2:	b108      	cbz	r0, 80076a8 <__cvt+0xa4>
 80076a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80076a8:	2230      	movs	r2, #48	; 0x30
 80076aa:	9b03      	ldr	r3, [sp, #12]
 80076ac:	454b      	cmp	r3, r9
 80076ae:	d307      	bcc.n	80076c0 <__cvt+0xbc>
 80076b0:	9b03      	ldr	r3, [sp, #12]
 80076b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80076b4:	1bdb      	subs	r3, r3, r7
 80076b6:	4638      	mov	r0, r7
 80076b8:	6013      	str	r3, [r2, #0]
 80076ba:	b004      	add	sp, #16
 80076bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c0:	1c59      	adds	r1, r3, #1
 80076c2:	9103      	str	r1, [sp, #12]
 80076c4:	701a      	strb	r2, [r3, #0]
 80076c6:	e7f0      	b.n	80076aa <__cvt+0xa6>

080076c8 <__exponent>:
 80076c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80076ca:	4603      	mov	r3, r0
 80076cc:	2900      	cmp	r1, #0
 80076ce:	bfb8      	it	lt
 80076d0:	4249      	neglt	r1, r1
 80076d2:	f803 2b02 	strb.w	r2, [r3], #2
 80076d6:	bfb4      	ite	lt
 80076d8:	222d      	movlt	r2, #45	; 0x2d
 80076da:	222b      	movge	r2, #43	; 0x2b
 80076dc:	2909      	cmp	r1, #9
 80076de:	7042      	strb	r2, [r0, #1]
 80076e0:	dd2a      	ble.n	8007738 <__exponent+0x70>
 80076e2:	f10d 0207 	add.w	r2, sp, #7
 80076e6:	4617      	mov	r7, r2
 80076e8:	260a      	movs	r6, #10
 80076ea:	4694      	mov	ip, r2
 80076ec:	fb91 f5f6 	sdiv	r5, r1, r6
 80076f0:	fb06 1415 	mls	r4, r6, r5, r1
 80076f4:	3430      	adds	r4, #48	; 0x30
 80076f6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80076fa:	460c      	mov	r4, r1
 80076fc:	2c63      	cmp	r4, #99	; 0x63
 80076fe:	f102 32ff 	add.w	r2, r2, #4294967295
 8007702:	4629      	mov	r1, r5
 8007704:	dcf1      	bgt.n	80076ea <__exponent+0x22>
 8007706:	3130      	adds	r1, #48	; 0x30
 8007708:	f1ac 0402 	sub.w	r4, ip, #2
 800770c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007710:	1c41      	adds	r1, r0, #1
 8007712:	4622      	mov	r2, r4
 8007714:	42ba      	cmp	r2, r7
 8007716:	d30a      	bcc.n	800772e <__exponent+0x66>
 8007718:	f10d 0209 	add.w	r2, sp, #9
 800771c:	eba2 020c 	sub.w	r2, r2, ip
 8007720:	42bc      	cmp	r4, r7
 8007722:	bf88      	it	hi
 8007724:	2200      	movhi	r2, #0
 8007726:	4413      	add	r3, r2
 8007728:	1a18      	subs	r0, r3, r0
 800772a:	b003      	add	sp, #12
 800772c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800772e:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007732:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007736:	e7ed      	b.n	8007714 <__exponent+0x4c>
 8007738:	2330      	movs	r3, #48	; 0x30
 800773a:	3130      	adds	r1, #48	; 0x30
 800773c:	7083      	strb	r3, [r0, #2]
 800773e:	70c1      	strb	r1, [r0, #3]
 8007740:	1d03      	adds	r3, r0, #4
 8007742:	e7f1      	b.n	8007728 <__exponent+0x60>

08007744 <_printf_float>:
 8007744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007748:	ed2d 8b02 	vpush	{d8}
 800774c:	b08d      	sub	sp, #52	; 0x34
 800774e:	460c      	mov	r4, r1
 8007750:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007754:	4616      	mov	r6, r2
 8007756:	461f      	mov	r7, r3
 8007758:	4605      	mov	r5, r0
 800775a:	f000 fcc7 	bl	80080ec <_localeconv_r>
 800775e:	f8d0 a000 	ldr.w	sl, [r0]
 8007762:	4650      	mov	r0, sl
 8007764:	f7f8 fd8c 	bl	8000280 <strlen>
 8007768:	2300      	movs	r3, #0
 800776a:	930a      	str	r3, [sp, #40]	; 0x28
 800776c:	6823      	ldr	r3, [r4, #0]
 800776e:	9305      	str	r3, [sp, #20]
 8007770:	f8d8 3000 	ldr.w	r3, [r8]
 8007774:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007778:	3307      	adds	r3, #7
 800777a:	f023 0307 	bic.w	r3, r3, #7
 800777e:	f103 0208 	add.w	r2, r3, #8
 8007782:	f8c8 2000 	str.w	r2, [r8]
 8007786:	e9d3 8900 	ldrd	r8, r9, [r3]
 800778a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800778e:	9307      	str	r3, [sp, #28]
 8007790:	f8cd 8018 	str.w	r8, [sp, #24]
 8007794:	ee08 0a10 	vmov	s16, r0
 8007798:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800779c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077a0:	4b9e      	ldr	r3, [pc, #632]	; (8007a1c <_printf_float+0x2d8>)
 80077a2:	f04f 32ff 	mov.w	r2, #4294967295
 80077a6:	f7f9 f9c9 	bl	8000b3c <__aeabi_dcmpun>
 80077aa:	bb88      	cbnz	r0, 8007810 <_printf_float+0xcc>
 80077ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077b0:	4b9a      	ldr	r3, [pc, #616]	; (8007a1c <_printf_float+0x2d8>)
 80077b2:	f04f 32ff 	mov.w	r2, #4294967295
 80077b6:	f7f9 f9a3 	bl	8000b00 <__aeabi_dcmple>
 80077ba:	bb48      	cbnz	r0, 8007810 <_printf_float+0xcc>
 80077bc:	2200      	movs	r2, #0
 80077be:	2300      	movs	r3, #0
 80077c0:	4640      	mov	r0, r8
 80077c2:	4649      	mov	r1, r9
 80077c4:	f7f9 f992 	bl	8000aec <__aeabi_dcmplt>
 80077c8:	b110      	cbz	r0, 80077d0 <_printf_float+0x8c>
 80077ca:	232d      	movs	r3, #45	; 0x2d
 80077cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80077d0:	4a93      	ldr	r2, [pc, #588]	; (8007a20 <_printf_float+0x2dc>)
 80077d2:	4b94      	ldr	r3, [pc, #592]	; (8007a24 <_printf_float+0x2e0>)
 80077d4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80077d8:	bf94      	ite	ls
 80077da:	4690      	movls	r8, r2
 80077dc:	4698      	movhi	r8, r3
 80077de:	2303      	movs	r3, #3
 80077e0:	6123      	str	r3, [r4, #16]
 80077e2:	9b05      	ldr	r3, [sp, #20]
 80077e4:	f023 0304 	bic.w	r3, r3, #4
 80077e8:	6023      	str	r3, [r4, #0]
 80077ea:	f04f 0900 	mov.w	r9, #0
 80077ee:	9700      	str	r7, [sp, #0]
 80077f0:	4633      	mov	r3, r6
 80077f2:	aa0b      	add	r2, sp, #44	; 0x2c
 80077f4:	4621      	mov	r1, r4
 80077f6:	4628      	mov	r0, r5
 80077f8:	f000 f9da 	bl	8007bb0 <_printf_common>
 80077fc:	3001      	adds	r0, #1
 80077fe:	f040 8090 	bne.w	8007922 <_printf_float+0x1de>
 8007802:	f04f 30ff 	mov.w	r0, #4294967295
 8007806:	b00d      	add	sp, #52	; 0x34
 8007808:	ecbd 8b02 	vpop	{d8}
 800780c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007810:	4642      	mov	r2, r8
 8007812:	464b      	mov	r3, r9
 8007814:	4640      	mov	r0, r8
 8007816:	4649      	mov	r1, r9
 8007818:	f7f9 f990 	bl	8000b3c <__aeabi_dcmpun>
 800781c:	b140      	cbz	r0, 8007830 <_printf_float+0xec>
 800781e:	464b      	mov	r3, r9
 8007820:	2b00      	cmp	r3, #0
 8007822:	bfbc      	itt	lt
 8007824:	232d      	movlt	r3, #45	; 0x2d
 8007826:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800782a:	4a7f      	ldr	r2, [pc, #508]	; (8007a28 <_printf_float+0x2e4>)
 800782c:	4b7f      	ldr	r3, [pc, #508]	; (8007a2c <_printf_float+0x2e8>)
 800782e:	e7d1      	b.n	80077d4 <_printf_float+0x90>
 8007830:	6863      	ldr	r3, [r4, #4]
 8007832:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007836:	9206      	str	r2, [sp, #24]
 8007838:	1c5a      	adds	r2, r3, #1
 800783a:	d13f      	bne.n	80078bc <_printf_float+0x178>
 800783c:	2306      	movs	r3, #6
 800783e:	6063      	str	r3, [r4, #4]
 8007840:	9b05      	ldr	r3, [sp, #20]
 8007842:	6861      	ldr	r1, [r4, #4]
 8007844:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007848:	2300      	movs	r3, #0
 800784a:	9303      	str	r3, [sp, #12]
 800784c:	ab0a      	add	r3, sp, #40	; 0x28
 800784e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007852:	ab09      	add	r3, sp, #36	; 0x24
 8007854:	ec49 8b10 	vmov	d0, r8, r9
 8007858:	9300      	str	r3, [sp, #0]
 800785a:	6022      	str	r2, [r4, #0]
 800785c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007860:	4628      	mov	r0, r5
 8007862:	f7ff fecf 	bl	8007604 <__cvt>
 8007866:	9b06      	ldr	r3, [sp, #24]
 8007868:	9909      	ldr	r1, [sp, #36]	; 0x24
 800786a:	2b47      	cmp	r3, #71	; 0x47
 800786c:	4680      	mov	r8, r0
 800786e:	d108      	bne.n	8007882 <_printf_float+0x13e>
 8007870:	1cc8      	adds	r0, r1, #3
 8007872:	db02      	blt.n	800787a <_printf_float+0x136>
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	4299      	cmp	r1, r3
 8007878:	dd41      	ble.n	80078fe <_printf_float+0x1ba>
 800787a:	f1ab 0302 	sub.w	r3, fp, #2
 800787e:	fa5f fb83 	uxtb.w	fp, r3
 8007882:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007886:	d820      	bhi.n	80078ca <_printf_float+0x186>
 8007888:	3901      	subs	r1, #1
 800788a:	465a      	mov	r2, fp
 800788c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007890:	9109      	str	r1, [sp, #36]	; 0x24
 8007892:	f7ff ff19 	bl	80076c8 <__exponent>
 8007896:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007898:	1813      	adds	r3, r2, r0
 800789a:	2a01      	cmp	r2, #1
 800789c:	4681      	mov	r9, r0
 800789e:	6123      	str	r3, [r4, #16]
 80078a0:	dc02      	bgt.n	80078a8 <_printf_float+0x164>
 80078a2:	6822      	ldr	r2, [r4, #0]
 80078a4:	07d2      	lsls	r2, r2, #31
 80078a6:	d501      	bpl.n	80078ac <_printf_float+0x168>
 80078a8:	3301      	adds	r3, #1
 80078aa:	6123      	str	r3, [r4, #16]
 80078ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d09c      	beq.n	80077ee <_printf_float+0xaa>
 80078b4:	232d      	movs	r3, #45	; 0x2d
 80078b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078ba:	e798      	b.n	80077ee <_printf_float+0xaa>
 80078bc:	9a06      	ldr	r2, [sp, #24]
 80078be:	2a47      	cmp	r2, #71	; 0x47
 80078c0:	d1be      	bne.n	8007840 <_printf_float+0xfc>
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d1bc      	bne.n	8007840 <_printf_float+0xfc>
 80078c6:	2301      	movs	r3, #1
 80078c8:	e7b9      	b.n	800783e <_printf_float+0xfa>
 80078ca:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80078ce:	d118      	bne.n	8007902 <_printf_float+0x1be>
 80078d0:	2900      	cmp	r1, #0
 80078d2:	6863      	ldr	r3, [r4, #4]
 80078d4:	dd0b      	ble.n	80078ee <_printf_float+0x1aa>
 80078d6:	6121      	str	r1, [r4, #16]
 80078d8:	b913      	cbnz	r3, 80078e0 <_printf_float+0x19c>
 80078da:	6822      	ldr	r2, [r4, #0]
 80078dc:	07d0      	lsls	r0, r2, #31
 80078de:	d502      	bpl.n	80078e6 <_printf_float+0x1a2>
 80078e0:	3301      	adds	r3, #1
 80078e2:	440b      	add	r3, r1
 80078e4:	6123      	str	r3, [r4, #16]
 80078e6:	65a1      	str	r1, [r4, #88]	; 0x58
 80078e8:	f04f 0900 	mov.w	r9, #0
 80078ec:	e7de      	b.n	80078ac <_printf_float+0x168>
 80078ee:	b913      	cbnz	r3, 80078f6 <_printf_float+0x1b2>
 80078f0:	6822      	ldr	r2, [r4, #0]
 80078f2:	07d2      	lsls	r2, r2, #31
 80078f4:	d501      	bpl.n	80078fa <_printf_float+0x1b6>
 80078f6:	3302      	adds	r3, #2
 80078f8:	e7f4      	b.n	80078e4 <_printf_float+0x1a0>
 80078fa:	2301      	movs	r3, #1
 80078fc:	e7f2      	b.n	80078e4 <_printf_float+0x1a0>
 80078fe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007904:	4299      	cmp	r1, r3
 8007906:	db05      	blt.n	8007914 <_printf_float+0x1d0>
 8007908:	6823      	ldr	r3, [r4, #0]
 800790a:	6121      	str	r1, [r4, #16]
 800790c:	07d8      	lsls	r0, r3, #31
 800790e:	d5ea      	bpl.n	80078e6 <_printf_float+0x1a2>
 8007910:	1c4b      	adds	r3, r1, #1
 8007912:	e7e7      	b.n	80078e4 <_printf_float+0x1a0>
 8007914:	2900      	cmp	r1, #0
 8007916:	bfd4      	ite	le
 8007918:	f1c1 0202 	rsble	r2, r1, #2
 800791c:	2201      	movgt	r2, #1
 800791e:	4413      	add	r3, r2
 8007920:	e7e0      	b.n	80078e4 <_printf_float+0x1a0>
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	055a      	lsls	r2, r3, #21
 8007926:	d407      	bmi.n	8007938 <_printf_float+0x1f4>
 8007928:	6923      	ldr	r3, [r4, #16]
 800792a:	4642      	mov	r2, r8
 800792c:	4631      	mov	r1, r6
 800792e:	4628      	mov	r0, r5
 8007930:	47b8      	blx	r7
 8007932:	3001      	adds	r0, #1
 8007934:	d12c      	bne.n	8007990 <_printf_float+0x24c>
 8007936:	e764      	b.n	8007802 <_printf_float+0xbe>
 8007938:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800793c:	f240 80e0 	bls.w	8007b00 <_printf_float+0x3bc>
 8007940:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007944:	2200      	movs	r2, #0
 8007946:	2300      	movs	r3, #0
 8007948:	f7f9 f8c6 	bl	8000ad8 <__aeabi_dcmpeq>
 800794c:	2800      	cmp	r0, #0
 800794e:	d034      	beq.n	80079ba <_printf_float+0x276>
 8007950:	4a37      	ldr	r2, [pc, #220]	; (8007a30 <_printf_float+0x2ec>)
 8007952:	2301      	movs	r3, #1
 8007954:	4631      	mov	r1, r6
 8007956:	4628      	mov	r0, r5
 8007958:	47b8      	blx	r7
 800795a:	3001      	adds	r0, #1
 800795c:	f43f af51 	beq.w	8007802 <_printf_float+0xbe>
 8007960:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007964:	429a      	cmp	r2, r3
 8007966:	db02      	blt.n	800796e <_printf_float+0x22a>
 8007968:	6823      	ldr	r3, [r4, #0]
 800796a:	07d8      	lsls	r0, r3, #31
 800796c:	d510      	bpl.n	8007990 <_printf_float+0x24c>
 800796e:	ee18 3a10 	vmov	r3, s16
 8007972:	4652      	mov	r2, sl
 8007974:	4631      	mov	r1, r6
 8007976:	4628      	mov	r0, r5
 8007978:	47b8      	blx	r7
 800797a:	3001      	adds	r0, #1
 800797c:	f43f af41 	beq.w	8007802 <_printf_float+0xbe>
 8007980:	f04f 0800 	mov.w	r8, #0
 8007984:	f104 091a 	add.w	r9, r4, #26
 8007988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800798a:	3b01      	subs	r3, #1
 800798c:	4543      	cmp	r3, r8
 800798e:	dc09      	bgt.n	80079a4 <_printf_float+0x260>
 8007990:	6823      	ldr	r3, [r4, #0]
 8007992:	079b      	lsls	r3, r3, #30
 8007994:	f100 8107 	bmi.w	8007ba6 <_printf_float+0x462>
 8007998:	68e0      	ldr	r0, [r4, #12]
 800799a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800799c:	4298      	cmp	r0, r3
 800799e:	bfb8      	it	lt
 80079a0:	4618      	movlt	r0, r3
 80079a2:	e730      	b.n	8007806 <_printf_float+0xc2>
 80079a4:	2301      	movs	r3, #1
 80079a6:	464a      	mov	r2, r9
 80079a8:	4631      	mov	r1, r6
 80079aa:	4628      	mov	r0, r5
 80079ac:	47b8      	blx	r7
 80079ae:	3001      	adds	r0, #1
 80079b0:	f43f af27 	beq.w	8007802 <_printf_float+0xbe>
 80079b4:	f108 0801 	add.w	r8, r8, #1
 80079b8:	e7e6      	b.n	8007988 <_printf_float+0x244>
 80079ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079bc:	2b00      	cmp	r3, #0
 80079be:	dc39      	bgt.n	8007a34 <_printf_float+0x2f0>
 80079c0:	4a1b      	ldr	r2, [pc, #108]	; (8007a30 <_printf_float+0x2ec>)
 80079c2:	2301      	movs	r3, #1
 80079c4:	4631      	mov	r1, r6
 80079c6:	4628      	mov	r0, r5
 80079c8:	47b8      	blx	r7
 80079ca:	3001      	adds	r0, #1
 80079cc:	f43f af19 	beq.w	8007802 <_printf_float+0xbe>
 80079d0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80079d4:	4313      	orrs	r3, r2
 80079d6:	d102      	bne.n	80079de <_printf_float+0x29a>
 80079d8:	6823      	ldr	r3, [r4, #0]
 80079da:	07d9      	lsls	r1, r3, #31
 80079dc:	d5d8      	bpl.n	8007990 <_printf_float+0x24c>
 80079de:	ee18 3a10 	vmov	r3, s16
 80079e2:	4652      	mov	r2, sl
 80079e4:	4631      	mov	r1, r6
 80079e6:	4628      	mov	r0, r5
 80079e8:	47b8      	blx	r7
 80079ea:	3001      	adds	r0, #1
 80079ec:	f43f af09 	beq.w	8007802 <_printf_float+0xbe>
 80079f0:	f04f 0900 	mov.w	r9, #0
 80079f4:	f104 0a1a 	add.w	sl, r4, #26
 80079f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079fa:	425b      	negs	r3, r3
 80079fc:	454b      	cmp	r3, r9
 80079fe:	dc01      	bgt.n	8007a04 <_printf_float+0x2c0>
 8007a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a02:	e792      	b.n	800792a <_printf_float+0x1e6>
 8007a04:	2301      	movs	r3, #1
 8007a06:	4652      	mov	r2, sl
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	47b8      	blx	r7
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f43f aef7 	beq.w	8007802 <_printf_float+0xbe>
 8007a14:	f109 0901 	add.w	r9, r9, #1
 8007a18:	e7ee      	b.n	80079f8 <_printf_float+0x2b4>
 8007a1a:	bf00      	nop
 8007a1c:	7fefffff 	.word	0x7fefffff
 8007a20:	08009fb0 	.word	0x08009fb0
 8007a24:	08009fb4 	.word	0x08009fb4
 8007a28:	08009fb8 	.word	0x08009fb8
 8007a2c:	08009fbc 	.word	0x08009fbc
 8007a30:	08009fc0 	.word	0x08009fc0
 8007a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a36:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	bfa8      	it	ge
 8007a3c:	461a      	movge	r2, r3
 8007a3e:	2a00      	cmp	r2, #0
 8007a40:	4691      	mov	r9, r2
 8007a42:	dc37      	bgt.n	8007ab4 <_printf_float+0x370>
 8007a44:	f04f 0b00 	mov.w	fp, #0
 8007a48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a4c:	f104 021a 	add.w	r2, r4, #26
 8007a50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007a52:	9305      	str	r3, [sp, #20]
 8007a54:	eba3 0309 	sub.w	r3, r3, r9
 8007a58:	455b      	cmp	r3, fp
 8007a5a:	dc33      	bgt.n	8007ac4 <_printf_float+0x380>
 8007a5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a60:	429a      	cmp	r2, r3
 8007a62:	db3b      	blt.n	8007adc <_printf_float+0x398>
 8007a64:	6823      	ldr	r3, [r4, #0]
 8007a66:	07da      	lsls	r2, r3, #31
 8007a68:	d438      	bmi.n	8007adc <_printf_float+0x398>
 8007a6a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007a6e:	eba2 0903 	sub.w	r9, r2, r3
 8007a72:	9b05      	ldr	r3, [sp, #20]
 8007a74:	1ad2      	subs	r2, r2, r3
 8007a76:	4591      	cmp	r9, r2
 8007a78:	bfa8      	it	ge
 8007a7a:	4691      	movge	r9, r2
 8007a7c:	f1b9 0f00 	cmp.w	r9, #0
 8007a80:	dc35      	bgt.n	8007aee <_printf_float+0x3aa>
 8007a82:	f04f 0800 	mov.w	r8, #0
 8007a86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007a8a:	f104 0a1a 	add.w	sl, r4, #26
 8007a8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a92:	1a9b      	subs	r3, r3, r2
 8007a94:	eba3 0309 	sub.w	r3, r3, r9
 8007a98:	4543      	cmp	r3, r8
 8007a9a:	f77f af79 	ble.w	8007990 <_printf_float+0x24c>
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	4652      	mov	r2, sl
 8007aa2:	4631      	mov	r1, r6
 8007aa4:	4628      	mov	r0, r5
 8007aa6:	47b8      	blx	r7
 8007aa8:	3001      	adds	r0, #1
 8007aaa:	f43f aeaa 	beq.w	8007802 <_printf_float+0xbe>
 8007aae:	f108 0801 	add.w	r8, r8, #1
 8007ab2:	e7ec      	b.n	8007a8e <_printf_float+0x34a>
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	4631      	mov	r1, r6
 8007ab8:	4642      	mov	r2, r8
 8007aba:	4628      	mov	r0, r5
 8007abc:	47b8      	blx	r7
 8007abe:	3001      	adds	r0, #1
 8007ac0:	d1c0      	bne.n	8007a44 <_printf_float+0x300>
 8007ac2:	e69e      	b.n	8007802 <_printf_float+0xbe>
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	4628      	mov	r0, r5
 8007aca:	9205      	str	r2, [sp, #20]
 8007acc:	47b8      	blx	r7
 8007ace:	3001      	adds	r0, #1
 8007ad0:	f43f ae97 	beq.w	8007802 <_printf_float+0xbe>
 8007ad4:	9a05      	ldr	r2, [sp, #20]
 8007ad6:	f10b 0b01 	add.w	fp, fp, #1
 8007ada:	e7b9      	b.n	8007a50 <_printf_float+0x30c>
 8007adc:	ee18 3a10 	vmov	r3, s16
 8007ae0:	4652      	mov	r2, sl
 8007ae2:	4631      	mov	r1, r6
 8007ae4:	4628      	mov	r0, r5
 8007ae6:	47b8      	blx	r7
 8007ae8:	3001      	adds	r0, #1
 8007aea:	d1be      	bne.n	8007a6a <_printf_float+0x326>
 8007aec:	e689      	b.n	8007802 <_printf_float+0xbe>
 8007aee:	9a05      	ldr	r2, [sp, #20]
 8007af0:	464b      	mov	r3, r9
 8007af2:	4442      	add	r2, r8
 8007af4:	4631      	mov	r1, r6
 8007af6:	4628      	mov	r0, r5
 8007af8:	47b8      	blx	r7
 8007afa:	3001      	adds	r0, #1
 8007afc:	d1c1      	bne.n	8007a82 <_printf_float+0x33e>
 8007afe:	e680      	b.n	8007802 <_printf_float+0xbe>
 8007b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b02:	2a01      	cmp	r2, #1
 8007b04:	dc01      	bgt.n	8007b0a <_printf_float+0x3c6>
 8007b06:	07db      	lsls	r3, r3, #31
 8007b08:	d53a      	bpl.n	8007b80 <_printf_float+0x43c>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	4642      	mov	r2, r8
 8007b0e:	4631      	mov	r1, r6
 8007b10:	4628      	mov	r0, r5
 8007b12:	47b8      	blx	r7
 8007b14:	3001      	adds	r0, #1
 8007b16:	f43f ae74 	beq.w	8007802 <_printf_float+0xbe>
 8007b1a:	ee18 3a10 	vmov	r3, s16
 8007b1e:	4652      	mov	r2, sl
 8007b20:	4631      	mov	r1, r6
 8007b22:	4628      	mov	r0, r5
 8007b24:	47b8      	blx	r7
 8007b26:	3001      	adds	r0, #1
 8007b28:	f43f ae6b 	beq.w	8007802 <_printf_float+0xbe>
 8007b2c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007b30:	2200      	movs	r2, #0
 8007b32:	2300      	movs	r3, #0
 8007b34:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007b38:	f7f8 ffce 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b3c:	b9d8      	cbnz	r0, 8007b76 <_printf_float+0x432>
 8007b3e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8007b42:	f108 0201 	add.w	r2, r8, #1
 8007b46:	4631      	mov	r1, r6
 8007b48:	4628      	mov	r0, r5
 8007b4a:	47b8      	blx	r7
 8007b4c:	3001      	adds	r0, #1
 8007b4e:	d10e      	bne.n	8007b6e <_printf_float+0x42a>
 8007b50:	e657      	b.n	8007802 <_printf_float+0xbe>
 8007b52:	2301      	movs	r3, #1
 8007b54:	4652      	mov	r2, sl
 8007b56:	4631      	mov	r1, r6
 8007b58:	4628      	mov	r0, r5
 8007b5a:	47b8      	blx	r7
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	f43f ae50 	beq.w	8007802 <_printf_float+0xbe>
 8007b62:	f108 0801 	add.w	r8, r8, #1
 8007b66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	4543      	cmp	r3, r8
 8007b6c:	dcf1      	bgt.n	8007b52 <_printf_float+0x40e>
 8007b6e:	464b      	mov	r3, r9
 8007b70:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b74:	e6da      	b.n	800792c <_printf_float+0x1e8>
 8007b76:	f04f 0800 	mov.w	r8, #0
 8007b7a:	f104 0a1a 	add.w	sl, r4, #26
 8007b7e:	e7f2      	b.n	8007b66 <_printf_float+0x422>
 8007b80:	2301      	movs	r3, #1
 8007b82:	4642      	mov	r2, r8
 8007b84:	e7df      	b.n	8007b46 <_printf_float+0x402>
 8007b86:	2301      	movs	r3, #1
 8007b88:	464a      	mov	r2, r9
 8007b8a:	4631      	mov	r1, r6
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	47b8      	blx	r7
 8007b90:	3001      	adds	r0, #1
 8007b92:	f43f ae36 	beq.w	8007802 <_printf_float+0xbe>
 8007b96:	f108 0801 	add.w	r8, r8, #1
 8007b9a:	68e3      	ldr	r3, [r4, #12]
 8007b9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007b9e:	1a5b      	subs	r3, r3, r1
 8007ba0:	4543      	cmp	r3, r8
 8007ba2:	dcf0      	bgt.n	8007b86 <_printf_float+0x442>
 8007ba4:	e6f8      	b.n	8007998 <_printf_float+0x254>
 8007ba6:	f04f 0800 	mov.w	r8, #0
 8007baa:	f104 0919 	add.w	r9, r4, #25
 8007bae:	e7f4      	b.n	8007b9a <_printf_float+0x456>

08007bb0 <_printf_common>:
 8007bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bb4:	4616      	mov	r6, r2
 8007bb6:	4699      	mov	r9, r3
 8007bb8:	688a      	ldr	r2, [r1, #8]
 8007bba:	690b      	ldr	r3, [r1, #16]
 8007bbc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007bc0:	4293      	cmp	r3, r2
 8007bc2:	bfb8      	it	lt
 8007bc4:	4613      	movlt	r3, r2
 8007bc6:	6033      	str	r3, [r6, #0]
 8007bc8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007bcc:	4607      	mov	r7, r0
 8007bce:	460c      	mov	r4, r1
 8007bd0:	b10a      	cbz	r2, 8007bd6 <_printf_common+0x26>
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	6033      	str	r3, [r6, #0]
 8007bd6:	6823      	ldr	r3, [r4, #0]
 8007bd8:	0699      	lsls	r1, r3, #26
 8007bda:	bf42      	ittt	mi
 8007bdc:	6833      	ldrmi	r3, [r6, #0]
 8007bde:	3302      	addmi	r3, #2
 8007be0:	6033      	strmi	r3, [r6, #0]
 8007be2:	6825      	ldr	r5, [r4, #0]
 8007be4:	f015 0506 	ands.w	r5, r5, #6
 8007be8:	d106      	bne.n	8007bf8 <_printf_common+0x48>
 8007bea:	f104 0a19 	add.w	sl, r4, #25
 8007bee:	68e3      	ldr	r3, [r4, #12]
 8007bf0:	6832      	ldr	r2, [r6, #0]
 8007bf2:	1a9b      	subs	r3, r3, r2
 8007bf4:	42ab      	cmp	r3, r5
 8007bf6:	dc26      	bgt.n	8007c46 <_printf_common+0x96>
 8007bf8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007bfc:	1e13      	subs	r3, r2, #0
 8007bfe:	6822      	ldr	r2, [r4, #0]
 8007c00:	bf18      	it	ne
 8007c02:	2301      	movne	r3, #1
 8007c04:	0692      	lsls	r2, r2, #26
 8007c06:	d42b      	bmi.n	8007c60 <_printf_common+0xb0>
 8007c08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007c0c:	4649      	mov	r1, r9
 8007c0e:	4638      	mov	r0, r7
 8007c10:	47c0      	blx	r8
 8007c12:	3001      	adds	r0, #1
 8007c14:	d01e      	beq.n	8007c54 <_printf_common+0xa4>
 8007c16:	6823      	ldr	r3, [r4, #0]
 8007c18:	6922      	ldr	r2, [r4, #16]
 8007c1a:	f003 0306 	and.w	r3, r3, #6
 8007c1e:	2b04      	cmp	r3, #4
 8007c20:	bf02      	ittt	eq
 8007c22:	68e5      	ldreq	r5, [r4, #12]
 8007c24:	6833      	ldreq	r3, [r6, #0]
 8007c26:	1aed      	subeq	r5, r5, r3
 8007c28:	68a3      	ldr	r3, [r4, #8]
 8007c2a:	bf0c      	ite	eq
 8007c2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c30:	2500      	movne	r5, #0
 8007c32:	4293      	cmp	r3, r2
 8007c34:	bfc4      	itt	gt
 8007c36:	1a9b      	subgt	r3, r3, r2
 8007c38:	18ed      	addgt	r5, r5, r3
 8007c3a:	2600      	movs	r6, #0
 8007c3c:	341a      	adds	r4, #26
 8007c3e:	42b5      	cmp	r5, r6
 8007c40:	d11a      	bne.n	8007c78 <_printf_common+0xc8>
 8007c42:	2000      	movs	r0, #0
 8007c44:	e008      	b.n	8007c58 <_printf_common+0xa8>
 8007c46:	2301      	movs	r3, #1
 8007c48:	4652      	mov	r2, sl
 8007c4a:	4649      	mov	r1, r9
 8007c4c:	4638      	mov	r0, r7
 8007c4e:	47c0      	blx	r8
 8007c50:	3001      	adds	r0, #1
 8007c52:	d103      	bne.n	8007c5c <_printf_common+0xac>
 8007c54:	f04f 30ff 	mov.w	r0, #4294967295
 8007c58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c5c:	3501      	adds	r5, #1
 8007c5e:	e7c6      	b.n	8007bee <_printf_common+0x3e>
 8007c60:	18e1      	adds	r1, r4, r3
 8007c62:	1c5a      	adds	r2, r3, #1
 8007c64:	2030      	movs	r0, #48	; 0x30
 8007c66:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c6a:	4422      	add	r2, r4
 8007c6c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c70:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c74:	3302      	adds	r3, #2
 8007c76:	e7c7      	b.n	8007c08 <_printf_common+0x58>
 8007c78:	2301      	movs	r3, #1
 8007c7a:	4622      	mov	r2, r4
 8007c7c:	4649      	mov	r1, r9
 8007c7e:	4638      	mov	r0, r7
 8007c80:	47c0      	blx	r8
 8007c82:	3001      	adds	r0, #1
 8007c84:	d0e6      	beq.n	8007c54 <_printf_common+0xa4>
 8007c86:	3601      	adds	r6, #1
 8007c88:	e7d9      	b.n	8007c3e <_printf_common+0x8e>
	...

08007c8c <_printf_i>:
 8007c8c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007c90:	7e0f      	ldrb	r7, [r1, #24]
 8007c92:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007c94:	2f78      	cmp	r7, #120	; 0x78
 8007c96:	4691      	mov	r9, r2
 8007c98:	4680      	mov	r8, r0
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	469a      	mov	sl, r3
 8007c9e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007ca2:	d807      	bhi.n	8007cb4 <_printf_i+0x28>
 8007ca4:	2f62      	cmp	r7, #98	; 0x62
 8007ca6:	d80a      	bhi.n	8007cbe <_printf_i+0x32>
 8007ca8:	2f00      	cmp	r7, #0
 8007caa:	f000 80d4 	beq.w	8007e56 <_printf_i+0x1ca>
 8007cae:	2f58      	cmp	r7, #88	; 0x58
 8007cb0:	f000 80c0 	beq.w	8007e34 <_printf_i+0x1a8>
 8007cb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cb8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007cbc:	e03a      	b.n	8007d34 <_printf_i+0xa8>
 8007cbe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007cc2:	2b15      	cmp	r3, #21
 8007cc4:	d8f6      	bhi.n	8007cb4 <_printf_i+0x28>
 8007cc6:	a101      	add	r1, pc, #4	; (adr r1, 8007ccc <_printf_i+0x40>)
 8007cc8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ccc:	08007d25 	.word	0x08007d25
 8007cd0:	08007d39 	.word	0x08007d39
 8007cd4:	08007cb5 	.word	0x08007cb5
 8007cd8:	08007cb5 	.word	0x08007cb5
 8007cdc:	08007cb5 	.word	0x08007cb5
 8007ce0:	08007cb5 	.word	0x08007cb5
 8007ce4:	08007d39 	.word	0x08007d39
 8007ce8:	08007cb5 	.word	0x08007cb5
 8007cec:	08007cb5 	.word	0x08007cb5
 8007cf0:	08007cb5 	.word	0x08007cb5
 8007cf4:	08007cb5 	.word	0x08007cb5
 8007cf8:	08007e3d 	.word	0x08007e3d
 8007cfc:	08007d65 	.word	0x08007d65
 8007d00:	08007df7 	.word	0x08007df7
 8007d04:	08007cb5 	.word	0x08007cb5
 8007d08:	08007cb5 	.word	0x08007cb5
 8007d0c:	08007e5f 	.word	0x08007e5f
 8007d10:	08007cb5 	.word	0x08007cb5
 8007d14:	08007d65 	.word	0x08007d65
 8007d18:	08007cb5 	.word	0x08007cb5
 8007d1c:	08007cb5 	.word	0x08007cb5
 8007d20:	08007dff 	.word	0x08007dff
 8007d24:	682b      	ldr	r3, [r5, #0]
 8007d26:	1d1a      	adds	r2, r3, #4
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	602a      	str	r2, [r5, #0]
 8007d2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d34:	2301      	movs	r3, #1
 8007d36:	e09f      	b.n	8007e78 <_printf_i+0x1ec>
 8007d38:	6820      	ldr	r0, [r4, #0]
 8007d3a:	682b      	ldr	r3, [r5, #0]
 8007d3c:	0607      	lsls	r7, r0, #24
 8007d3e:	f103 0104 	add.w	r1, r3, #4
 8007d42:	6029      	str	r1, [r5, #0]
 8007d44:	d501      	bpl.n	8007d4a <_printf_i+0xbe>
 8007d46:	681e      	ldr	r6, [r3, #0]
 8007d48:	e003      	b.n	8007d52 <_printf_i+0xc6>
 8007d4a:	0646      	lsls	r6, r0, #25
 8007d4c:	d5fb      	bpl.n	8007d46 <_printf_i+0xba>
 8007d4e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007d52:	2e00      	cmp	r6, #0
 8007d54:	da03      	bge.n	8007d5e <_printf_i+0xd2>
 8007d56:	232d      	movs	r3, #45	; 0x2d
 8007d58:	4276      	negs	r6, r6
 8007d5a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d5e:	485a      	ldr	r0, [pc, #360]	; (8007ec8 <_printf_i+0x23c>)
 8007d60:	230a      	movs	r3, #10
 8007d62:	e012      	b.n	8007d8a <_printf_i+0xfe>
 8007d64:	682b      	ldr	r3, [r5, #0]
 8007d66:	6820      	ldr	r0, [r4, #0]
 8007d68:	1d19      	adds	r1, r3, #4
 8007d6a:	6029      	str	r1, [r5, #0]
 8007d6c:	0605      	lsls	r5, r0, #24
 8007d6e:	d501      	bpl.n	8007d74 <_printf_i+0xe8>
 8007d70:	681e      	ldr	r6, [r3, #0]
 8007d72:	e002      	b.n	8007d7a <_printf_i+0xee>
 8007d74:	0641      	lsls	r1, r0, #25
 8007d76:	d5fb      	bpl.n	8007d70 <_printf_i+0xe4>
 8007d78:	881e      	ldrh	r6, [r3, #0]
 8007d7a:	4853      	ldr	r0, [pc, #332]	; (8007ec8 <_printf_i+0x23c>)
 8007d7c:	2f6f      	cmp	r7, #111	; 0x6f
 8007d7e:	bf0c      	ite	eq
 8007d80:	2308      	moveq	r3, #8
 8007d82:	230a      	movne	r3, #10
 8007d84:	2100      	movs	r1, #0
 8007d86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d8a:	6865      	ldr	r5, [r4, #4]
 8007d8c:	60a5      	str	r5, [r4, #8]
 8007d8e:	2d00      	cmp	r5, #0
 8007d90:	bfa2      	ittt	ge
 8007d92:	6821      	ldrge	r1, [r4, #0]
 8007d94:	f021 0104 	bicge.w	r1, r1, #4
 8007d98:	6021      	strge	r1, [r4, #0]
 8007d9a:	b90e      	cbnz	r6, 8007da0 <_printf_i+0x114>
 8007d9c:	2d00      	cmp	r5, #0
 8007d9e:	d04b      	beq.n	8007e38 <_printf_i+0x1ac>
 8007da0:	4615      	mov	r5, r2
 8007da2:	fbb6 f1f3 	udiv	r1, r6, r3
 8007da6:	fb03 6711 	mls	r7, r3, r1, r6
 8007daa:	5dc7      	ldrb	r7, [r0, r7]
 8007dac:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007db0:	4637      	mov	r7, r6
 8007db2:	42bb      	cmp	r3, r7
 8007db4:	460e      	mov	r6, r1
 8007db6:	d9f4      	bls.n	8007da2 <_printf_i+0x116>
 8007db8:	2b08      	cmp	r3, #8
 8007dba:	d10b      	bne.n	8007dd4 <_printf_i+0x148>
 8007dbc:	6823      	ldr	r3, [r4, #0]
 8007dbe:	07de      	lsls	r6, r3, #31
 8007dc0:	d508      	bpl.n	8007dd4 <_printf_i+0x148>
 8007dc2:	6923      	ldr	r3, [r4, #16]
 8007dc4:	6861      	ldr	r1, [r4, #4]
 8007dc6:	4299      	cmp	r1, r3
 8007dc8:	bfde      	ittt	le
 8007dca:	2330      	movle	r3, #48	; 0x30
 8007dcc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007dd0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007dd4:	1b52      	subs	r2, r2, r5
 8007dd6:	6122      	str	r2, [r4, #16]
 8007dd8:	f8cd a000 	str.w	sl, [sp]
 8007ddc:	464b      	mov	r3, r9
 8007dde:	aa03      	add	r2, sp, #12
 8007de0:	4621      	mov	r1, r4
 8007de2:	4640      	mov	r0, r8
 8007de4:	f7ff fee4 	bl	8007bb0 <_printf_common>
 8007de8:	3001      	adds	r0, #1
 8007dea:	d14a      	bne.n	8007e82 <_printf_i+0x1f6>
 8007dec:	f04f 30ff 	mov.w	r0, #4294967295
 8007df0:	b004      	add	sp, #16
 8007df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df6:	6823      	ldr	r3, [r4, #0]
 8007df8:	f043 0320 	orr.w	r3, r3, #32
 8007dfc:	6023      	str	r3, [r4, #0]
 8007dfe:	4833      	ldr	r0, [pc, #204]	; (8007ecc <_printf_i+0x240>)
 8007e00:	2778      	movs	r7, #120	; 0x78
 8007e02:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007e06:	6823      	ldr	r3, [r4, #0]
 8007e08:	6829      	ldr	r1, [r5, #0]
 8007e0a:	061f      	lsls	r7, r3, #24
 8007e0c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007e10:	d402      	bmi.n	8007e18 <_printf_i+0x18c>
 8007e12:	065f      	lsls	r7, r3, #25
 8007e14:	bf48      	it	mi
 8007e16:	b2b6      	uxthmi	r6, r6
 8007e18:	07df      	lsls	r7, r3, #31
 8007e1a:	bf48      	it	mi
 8007e1c:	f043 0320 	orrmi.w	r3, r3, #32
 8007e20:	6029      	str	r1, [r5, #0]
 8007e22:	bf48      	it	mi
 8007e24:	6023      	strmi	r3, [r4, #0]
 8007e26:	b91e      	cbnz	r6, 8007e30 <_printf_i+0x1a4>
 8007e28:	6823      	ldr	r3, [r4, #0]
 8007e2a:	f023 0320 	bic.w	r3, r3, #32
 8007e2e:	6023      	str	r3, [r4, #0]
 8007e30:	2310      	movs	r3, #16
 8007e32:	e7a7      	b.n	8007d84 <_printf_i+0xf8>
 8007e34:	4824      	ldr	r0, [pc, #144]	; (8007ec8 <_printf_i+0x23c>)
 8007e36:	e7e4      	b.n	8007e02 <_printf_i+0x176>
 8007e38:	4615      	mov	r5, r2
 8007e3a:	e7bd      	b.n	8007db8 <_printf_i+0x12c>
 8007e3c:	682b      	ldr	r3, [r5, #0]
 8007e3e:	6826      	ldr	r6, [r4, #0]
 8007e40:	6961      	ldr	r1, [r4, #20]
 8007e42:	1d18      	adds	r0, r3, #4
 8007e44:	6028      	str	r0, [r5, #0]
 8007e46:	0635      	lsls	r5, r6, #24
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	d501      	bpl.n	8007e50 <_printf_i+0x1c4>
 8007e4c:	6019      	str	r1, [r3, #0]
 8007e4e:	e002      	b.n	8007e56 <_printf_i+0x1ca>
 8007e50:	0670      	lsls	r0, r6, #25
 8007e52:	d5fb      	bpl.n	8007e4c <_printf_i+0x1c0>
 8007e54:	8019      	strh	r1, [r3, #0]
 8007e56:	2300      	movs	r3, #0
 8007e58:	6123      	str	r3, [r4, #16]
 8007e5a:	4615      	mov	r5, r2
 8007e5c:	e7bc      	b.n	8007dd8 <_printf_i+0x14c>
 8007e5e:	682b      	ldr	r3, [r5, #0]
 8007e60:	1d1a      	adds	r2, r3, #4
 8007e62:	602a      	str	r2, [r5, #0]
 8007e64:	681d      	ldr	r5, [r3, #0]
 8007e66:	6862      	ldr	r2, [r4, #4]
 8007e68:	2100      	movs	r1, #0
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	f7f8 f9b8 	bl	80001e0 <memchr>
 8007e70:	b108      	cbz	r0, 8007e76 <_printf_i+0x1ea>
 8007e72:	1b40      	subs	r0, r0, r5
 8007e74:	6060      	str	r0, [r4, #4]
 8007e76:	6863      	ldr	r3, [r4, #4]
 8007e78:	6123      	str	r3, [r4, #16]
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e80:	e7aa      	b.n	8007dd8 <_printf_i+0x14c>
 8007e82:	6923      	ldr	r3, [r4, #16]
 8007e84:	462a      	mov	r2, r5
 8007e86:	4649      	mov	r1, r9
 8007e88:	4640      	mov	r0, r8
 8007e8a:	47d0      	blx	sl
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d0ad      	beq.n	8007dec <_printf_i+0x160>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	079b      	lsls	r3, r3, #30
 8007e94:	d413      	bmi.n	8007ebe <_printf_i+0x232>
 8007e96:	68e0      	ldr	r0, [r4, #12]
 8007e98:	9b03      	ldr	r3, [sp, #12]
 8007e9a:	4298      	cmp	r0, r3
 8007e9c:	bfb8      	it	lt
 8007e9e:	4618      	movlt	r0, r3
 8007ea0:	e7a6      	b.n	8007df0 <_printf_i+0x164>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	4632      	mov	r2, r6
 8007ea6:	4649      	mov	r1, r9
 8007ea8:	4640      	mov	r0, r8
 8007eaa:	47d0      	blx	sl
 8007eac:	3001      	adds	r0, #1
 8007eae:	d09d      	beq.n	8007dec <_printf_i+0x160>
 8007eb0:	3501      	adds	r5, #1
 8007eb2:	68e3      	ldr	r3, [r4, #12]
 8007eb4:	9903      	ldr	r1, [sp, #12]
 8007eb6:	1a5b      	subs	r3, r3, r1
 8007eb8:	42ab      	cmp	r3, r5
 8007eba:	dcf2      	bgt.n	8007ea2 <_printf_i+0x216>
 8007ebc:	e7eb      	b.n	8007e96 <_printf_i+0x20a>
 8007ebe:	2500      	movs	r5, #0
 8007ec0:	f104 0619 	add.w	r6, r4, #25
 8007ec4:	e7f5      	b.n	8007eb2 <_printf_i+0x226>
 8007ec6:	bf00      	nop
 8007ec8:	08009fc2 	.word	0x08009fc2
 8007ecc:	08009fd3 	.word	0x08009fd3

08007ed0 <std>:
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	b510      	push	{r4, lr}
 8007ed4:	4604      	mov	r4, r0
 8007ed6:	e9c0 3300 	strd	r3, r3, [r0]
 8007eda:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007ede:	6083      	str	r3, [r0, #8]
 8007ee0:	8181      	strh	r1, [r0, #12]
 8007ee2:	6643      	str	r3, [r0, #100]	; 0x64
 8007ee4:	81c2      	strh	r2, [r0, #14]
 8007ee6:	6183      	str	r3, [r0, #24]
 8007ee8:	4619      	mov	r1, r3
 8007eea:	2208      	movs	r2, #8
 8007eec:	305c      	adds	r0, #92	; 0x5c
 8007eee:	f000 f8f4 	bl	80080da <memset>
 8007ef2:	4b0d      	ldr	r3, [pc, #52]	; (8007f28 <std+0x58>)
 8007ef4:	6263      	str	r3, [r4, #36]	; 0x24
 8007ef6:	4b0d      	ldr	r3, [pc, #52]	; (8007f2c <std+0x5c>)
 8007ef8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007efa:	4b0d      	ldr	r3, [pc, #52]	; (8007f30 <std+0x60>)
 8007efc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007efe:	4b0d      	ldr	r3, [pc, #52]	; (8007f34 <std+0x64>)
 8007f00:	6323      	str	r3, [r4, #48]	; 0x30
 8007f02:	4b0d      	ldr	r3, [pc, #52]	; (8007f38 <std+0x68>)
 8007f04:	6224      	str	r4, [r4, #32]
 8007f06:	429c      	cmp	r4, r3
 8007f08:	d006      	beq.n	8007f18 <std+0x48>
 8007f0a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007f0e:	4294      	cmp	r4, r2
 8007f10:	d002      	beq.n	8007f18 <std+0x48>
 8007f12:	33d0      	adds	r3, #208	; 0xd0
 8007f14:	429c      	cmp	r4, r3
 8007f16:	d105      	bne.n	8007f24 <std+0x54>
 8007f18:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007f1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f20:	f000 b958 	b.w	80081d4 <__retarget_lock_init_recursive>
 8007f24:	bd10      	pop	{r4, pc}
 8007f26:	bf00      	nop
 8007f28:	08008055 	.word	0x08008055
 8007f2c:	08008077 	.word	0x08008077
 8007f30:	080080af 	.word	0x080080af
 8007f34:	080080d3 	.word	0x080080d3
 8007f38:	200006d8 	.word	0x200006d8

08007f3c <stdio_exit_handler>:
 8007f3c:	4a02      	ldr	r2, [pc, #8]	; (8007f48 <stdio_exit_handler+0xc>)
 8007f3e:	4903      	ldr	r1, [pc, #12]	; (8007f4c <stdio_exit_handler+0x10>)
 8007f40:	4803      	ldr	r0, [pc, #12]	; (8007f50 <stdio_exit_handler+0x14>)
 8007f42:	f000 b869 	b.w	8008018 <_fwalk_sglue>
 8007f46:	bf00      	nop
 8007f48:	200000a4 	.word	0x200000a4
 8007f4c:	080098d9 	.word	0x080098d9
 8007f50:	200000b0 	.word	0x200000b0

08007f54 <cleanup_stdio>:
 8007f54:	6841      	ldr	r1, [r0, #4]
 8007f56:	4b0c      	ldr	r3, [pc, #48]	; (8007f88 <cleanup_stdio+0x34>)
 8007f58:	4299      	cmp	r1, r3
 8007f5a:	b510      	push	{r4, lr}
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	d001      	beq.n	8007f64 <cleanup_stdio+0x10>
 8007f60:	f001 fcba 	bl	80098d8 <_fflush_r>
 8007f64:	68a1      	ldr	r1, [r4, #8]
 8007f66:	4b09      	ldr	r3, [pc, #36]	; (8007f8c <cleanup_stdio+0x38>)
 8007f68:	4299      	cmp	r1, r3
 8007f6a:	d002      	beq.n	8007f72 <cleanup_stdio+0x1e>
 8007f6c:	4620      	mov	r0, r4
 8007f6e:	f001 fcb3 	bl	80098d8 <_fflush_r>
 8007f72:	68e1      	ldr	r1, [r4, #12]
 8007f74:	4b06      	ldr	r3, [pc, #24]	; (8007f90 <cleanup_stdio+0x3c>)
 8007f76:	4299      	cmp	r1, r3
 8007f78:	d004      	beq.n	8007f84 <cleanup_stdio+0x30>
 8007f7a:	4620      	mov	r0, r4
 8007f7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007f80:	f001 bcaa 	b.w	80098d8 <_fflush_r>
 8007f84:	bd10      	pop	{r4, pc}
 8007f86:	bf00      	nop
 8007f88:	200006d8 	.word	0x200006d8
 8007f8c:	20000740 	.word	0x20000740
 8007f90:	200007a8 	.word	0x200007a8

08007f94 <global_stdio_init.part.0>:
 8007f94:	b510      	push	{r4, lr}
 8007f96:	4b0b      	ldr	r3, [pc, #44]	; (8007fc4 <global_stdio_init.part.0+0x30>)
 8007f98:	4c0b      	ldr	r4, [pc, #44]	; (8007fc8 <global_stdio_init.part.0+0x34>)
 8007f9a:	4a0c      	ldr	r2, [pc, #48]	; (8007fcc <global_stdio_init.part.0+0x38>)
 8007f9c:	601a      	str	r2, [r3, #0]
 8007f9e:	4620      	mov	r0, r4
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	2104      	movs	r1, #4
 8007fa4:	f7ff ff94 	bl	8007ed0 <std>
 8007fa8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007fac:	2201      	movs	r2, #1
 8007fae:	2109      	movs	r1, #9
 8007fb0:	f7ff ff8e 	bl	8007ed0 <std>
 8007fb4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007fb8:	2202      	movs	r2, #2
 8007fba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007fbe:	2112      	movs	r1, #18
 8007fc0:	f7ff bf86 	b.w	8007ed0 <std>
 8007fc4:	20000810 	.word	0x20000810
 8007fc8:	200006d8 	.word	0x200006d8
 8007fcc:	08007f3d 	.word	0x08007f3d

08007fd0 <__sfp_lock_acquire>:
 8007fd0:	4801      	ldr	r0, [pc, #4]	; (8007fd8 <__sfp_lock_acquire+0x8>)
 8007fd2:	f000 b900 	b.w	80081d6 <__retarget_lock_acquire_recursive>
 8007fd6:	bf00      	nop
 8007fd8:	20000819 	.word	0x20000819

08007fdc <__sfp_lock_release>:
 8007fdc:	4801      	ldr	r0, [pc, #4]	; (8007fe4 <__sfp_lock_release+0x8>)
 8007fde:	f000 b8fb 	b.w	80081d8 <__retarget_lock_release_recursive>
 8007fe2:	bf00      	nop
 8007fe4:	20000819 	.word	0x20000819

08007fe8 <__sinit>:
 8007fe8:	b510      	push	{r4, lr}
 8007fea:	4604      	mov	r4, r0
 8007fec:	f7ff fff0 	bl	8007fd0 <__sfp_lock_acquire>
 8007ff0:	6a23      	ldr	r3, [r4, #32]
 8007ff2:	b11b      	cbz	r3, 8007ffc <__sinit+0x14>
 8007ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ff8:	f7ff bff0 	b.w	8007fdc <__sfp_lock_release>
 8007ffc:	4b04      	ldr	r3, [pc, #16]	; (8008010 <__sinit+0x28>)
 8007ffe:	6223      	str	r3, [r4, #32]
 8008000:	4b04      	ldr	r3, [pc, #16]	; (8008014 <__sinit+0x2c>)
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1f5      	bne.n	8007ff4 <__sinit+0xc>
 8008008:	f7ff ffc4 	bl	8007f94 <global_stdio_init.part.0>
 800800c:	e7f2      	b.n	8007ff4 <__sinit+0xc>
 800800e:	bf00      	nop
 8008010:	08007f55 	.word	0x08007f55
 8008014:	20000810 	.word	0x20000810

08008018 <_fwalk_sglue>:
 8008018:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800801c:	4607      	mov	r7, r0
 800801e:	4688      	mov	r8, r1
 8008020:	4614      	mov	r4, r2
 8008022:	2600      	movs	r6, #0
 8008024:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008028:	f1b9 0901 	subs.w	r9, r9, #1
 800802c:	d505      	bpl.n	800803a <_fwalk_sglue+0x22>
 800802e:	6824      	ldr	r4, [r4, #0]
 8008030:	2c00      	cmp	r4, #0
 8008032:	d1f7      	bne.n	8008024 <_fwalk_sglue+0xc>
 8008034:	4630      	mov	r0, r6
 8008036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800803a:	89ab      	ldrh	r3, [r5, #12]
 800803c:	2b01      	cmp	r3, #1
 800803e:	d907      	bls.n	8008050 <_fwalk_sglue+0x38>
 8008040:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008044:	3301      	adds	r3, #1
 8008046:	d003      	beq.n	8008050 <_fwalk_sglue+0x38>
 8008048:	4629      	mov	r1, r5
 800804a:	4638      	mov	r0, r7
 800804c:	47c0      	blx	r8
 800804e:	4306      	orrs	r6, r0
 8008050:	3568      	adds	r5, #104	; 0x68
 8008052:	e7e9      	b.n	8008028 <_fwalk_sglue+0x10>

08008054 <__sread>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800805c:	f000 f86c 	bl	8008138 <_read_r>
 8008060:	2800      	cmp	r0, #0
 8008062:	bfab      	itete	ge
 8008064:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008066:	89a3      	ldrhlt	r3, [r4, #12]
 8008068:	181b      	addge	r3, r3, r0
 800806a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800806e:	bfac      	ite	ge
 8008070:	6563      	strge	r3, [r4, #84]	; 0x54
 8008072:	81a3      	strhlt	r3, [r4, #12]
 8008074:	bd10      	pop	{r4, pc}

08008076 <__swrite>:
 8008076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800807a:	461f      	mov	r7, r3
 800807c:	898b      	ldrh	r3, [r1, #12]
 800807e:	05db      	lsls	r3, r3, #23
 8008080:	4605      	mov	r5, r0
 8008082:	460c      	mov	r4, r1
 8008084:	4616      	mov	r6, r2
 8008086:	d505      	bpl.n	8008094 <__swrite+0x1e>
 8008088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800808c:	2302      	movs	r3, #2
 800808e:	2200      	movs	r2, #0
 8008090:	f000 f840 	bl	8008114 <_lseek_r>
 8008094:	89a3      	ldrh	r3, [r4, #12]
 8008096:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800809a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800809e:	81a3      	strh	r3, [r4, #12]
 80080a0:	4632      	mov	r2, r6
 80080a2:	463b      	mov	r3, r7
 80080a4:	4628      	mov	r0, r5
 80080a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080aa:	f000 b857 	b.w	800815c <_write_r>

080080ae <__sseek>:
 80080ae:	b510      	push	{r4, lr}
 80080b0:	460c      	mov	r4, r1
 80080b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080b6:	f000 f82d 	bl	8008114 <_lseek_r>
 80080ba:	1c43      	adds	r3, r0, #1
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	bf15      	itete	ne
 80080c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80080c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080ca:	81a3      	strheq	r3, [r4, #12]
 80080cc:	bf18      	it	ne
 80080ce:	81a3      	strhne	r3, [r4, #12]
 80080d0:	bd10      	pop	{r4, pc}

080080d2 <__sclose>:
 80080d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080d6:	f000 b80d 	b.w	80080f4 <_close_r>

080080da <memset>:
 80080da:	4402      	add	r2, r0
 80080dc:	4603      	mov	r3, r0
 80080de:	4293      	cmp	r3, r2
 80080e0:	d100      	bne.n	80080e4 <memset+0xa>
 80080e2:	4770      	bx	lr
 80080e4:	f803 1b01 	strb.w	r1, [r3], #1
 80080e8:	e7f9      	b.n	80080de <memset+0x4>
	...

080080ec <_localeconv_r>:
 80080ec:	4800      	ldr	r0, [pc, #0]	; (80080f0 <_localeconv_r+0x4>)
 80080ee:	4770      	bx	lr
 80080f0:	200001f0 	.word	0x200001f0

080080f4 <_close_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4d06      	ldr	r5, [pc, #24]	; (8008110 <_close_r+0x1c>)
 80080f8:	2300      	movs	r3, #0
 80080fa:	4604      	mov	r4, r0
 80080fc:	4608      	mov	r0, r1
 80080fe:	602b      	str	r3, [r5, #0]
 8008100:	f7f9 fea1 	bl	8001e46 <_close>
 8008104:	1c43      	adds	r3, r0, #1
 8008106:	d102      	bne.n	800810e <_close_r+0x1a>
 8008108:	682b      	ldr	r3, [r5, #0]
 800810a:	b103      	cbz	r3, 800810e <_close_r+0x1a>
 800810c:	6023      	str	r3, [r4, #0]
 800810e:	bd38      	pop	{r3, r4, r5, pc}
 8008110:	20000814 	.word	0x20000814

08008114 <_lseek_r>:
 8008114:	b538      	push	{r3, r4, r5, lr}
 8008116:	4d07      	ldr	r5, [pc, #28]	; (8008134 <_lseek_r+0x20>)
 8008118:	4604      	mov	r4, r0
 800811a:	4608      	mov	r0, r1
 800811c:	4611      	mov	r1, r2
 800811e:	2200      	movs	r2, #0
 8008120:	602a      	str	r2, [r5, #0]
 8008122:	461a      	mov	r2, r3
 8008124:	f7f9 feb6 	bl	8001e94 <_lseek>
 8008128:	1c43      	adds	r3, r0, #1
 800812a:	d102      	bne.n	8008132 <_lseek_r+0x1e>
 800812c:	682b      	ldr	r3, [r5, #0]
 800812e:	b103      	cbz	r3, 8008132 <_lseek_r+0x1e>
 8008130:	6023      	str	r3, [r4, #0]
 8008132:	bd38      	pop	{r3, r4, r5, pc}
 8008134:	20000814 	.word	0x20000814

08008138 <_read_r>:
 8008138:	b538      	push	{r3, r4, r5, lr}
 800813a:	4d07      	ldr	r5, [pc, #28]	; (8008158 <_read_r+0x20>)
 800813c:	4604      	mov	r4, r0
 800813e:	4608      	mov	r0, r1
 8008140:	4611      	mov	r1, r2
 8008142:	2200      	movs	r2, #0
 8008144:	602a      	str	r2, [r5, #0]
 8008146:	461a      	mov	r2, r3
 8008148:	f7f9 fe44 	bl	8001dd4 <_read>
 800814c:	1c43      	adds	r3, r0, #1
 800814e:	d102      	bne.n	8008156 <_read_r+0x1e>
 8008150:	682b      	ldr	r3, [r5, #0]
 8008152:	b103      	cbz	r3, 8008156 <_read_r+0x1e>
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	bd38      	pop	{r3, r4, r5, pc}
 8008158:	20000814 	.word	0x20000814

0800815c <_write_r>:
 800815c:	b538      	push	{r3, r4, r5, lr}
 800815e:	4d07      	ldr	r5, [pc, #28]	; (800817c <_write_r+0x20>)
 8008160:	4604      	mov	r4, r0
 8008162:	4608      	mov	r0, r1
 8008164:	4611      	mov	r1, r2
 8008166:	2200      	movs	r2, #0
 8008168:	602a      	str	r2, [r5, #0]
 800816a:	461a      	mov	r2, r3
 800816c:	f7f9 fe4f 	bl	8001e0e <_write>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_write_r+0x1e>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_write_r+0x1e>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	20000814 	.word	0x20000814

08008180 <__errno>:
 8008180:	4b01      	ldr	r3, [pc, #4]	; (8008188 <__errno+0x8>)
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	4770      	bx	lr
 8008186:	bf00      	nop
 8008188:	200000fc 	.word	0x200000fc

0800818c <__libc_init_array>:
 800818c:	b570      	push	{r4, r5, r6, lr}
 800818e:	4d0d      	ldr	r5, [pc, #52]	; (80081c4 <__libc_init_array+0x38>)
 8008190:	4c0d      	ldr	r4, [pc, #52]	; (80081c8 <__libc_init_array+0x3c>)
 8008192:	1b64      	subs	r4, r4, r5
 8008194:	10a4      	asrs	r4, r4, #2
 8008196:	2600      	movs	r6, #0
 8008198:	42a6      	cmp	r6, r4
 800819a:	d109      	bne.n	80081b0 <__libc_init_array+0x24>
 800819c:	4d0b      	ldr	r5, [pc, #44]	; (80081cc <__libc_init_array+0x40>)
 800819e:	4c0c      	ldr	r4, [pc, #48]	; (80081d0 <__libc_init_array+0x44>)
 80081a0:	f001 feee 	bl	8009f80 <_init>
 80081a4:	1b64      	subs	r4, r4, r5
 80081a6:	10a4      	asrs	r4, r4, #2
 80081a8:	2600      	movs	r6, #0
 80081aa:	42a6      	cmp	r6, r4
 80081ac:	d105      	bne.n	80081ba <__libc_init_array+0x2e>
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80081b4:	4798      	blx	r3
 80081b6:	3601      	adds	r6, #1
 80081b8:	e7ee      	b.n	8008198 <__libc_init_array+0xc>
 80081ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80081be:	4798      	blx	r3
 80081c0:	3601      	adds	r6, #1
 80081c2:	e7f2      	b.n	80081aa <__libc_init_array+0x1e>
 80081c4:	0800a32c 	.word	0x0800a32c
 80081c8:	0800a32c 	.word	0x0800a32c
 80081cc:	0800a32c 	.word	0x0800a32c
 80081d0:	0800a330 	.word	0x0800a330

080081d4 <__retarget_lock_init_recursive>:
 80081d4:	4770      	bx	lr

080081d6 <__retarget_lock_acquire_recursive>:
 80081d6:	4770      	bx	lr

080081d8 <__retarget_lock_release_recursive>:
 80081d8:	4770      	bx	lr

080081da <quorem>:
 80081da:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081de:	6903      	ldr	r3, [r0, #16]
 80081e0:	690c      	ldr	r4, [r1, #16]
 80081e2:	42a3      	cmp	r3, r4
 80081e4:	4607      	mov	r7, r0
 80081e6:	db7e      	blt.n	80082e6 <quorem+0x10c>
 80081e8:	3c01      	subs	r4, #1
 80081ea:	f101 0814 	add.w	r8, r1, #20
 80081ee:	f100 0514 	add.w	r5, r0, #20
 80081f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80081fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008200:	3301      	adds	r3, #1
 8008202:	429a      	cmp	r2, r3
 8008204:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008208:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800820c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008210:	d331      	bcc.n	8008276 <quorem+0x9c>
 8008212:	f04f 0e00 	mov.w	lr, #0
 8008216:	4640      	mov	r0, r8
 8008218:	46ac      	mov	ip, r5
 800821a:	46f2      	mov	sl, lr
 800821c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008220:	b293      	uxth	r3, r2
 8008222:	fb06 e303 	mla	r3, r6, r3, lr
 8008226:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800822a:	0c1a      	lsrs	r2, r3, #16
 800822c:	b29b      	uxth	r3, r3
 800822e:	ebaa 0303 	sub.w	r3, sl, r3
 8008232:	f8dc a000 	ldr.w	sl, [ip]
 8008236:	fa13 f38a 	uxtah	r3, r3, sl
 800823a:	fb06 220e 	mla	r2, r6, lr, r2
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	9b00      	ldr	r3, [sp, #0]
 8008242:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008246:	b292      	uxth	r2, r2
 8008248:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800824c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008250:	f8bd 3000 	ldrh.w	r3, [sp]
 8008254:	4581      	cmp	r9, r0
 8008256:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800825a:	f84c 3b04 	str.w	r3, [ip], #4
 800825e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008262:	d2db      	bcs.n	800821c <quorem+0x42>
 8008264:	f855 300b 	ldr.w	r3, [r5, fp]
 8008268:	b92b      	cbnz	r3, 8008276 <quorem+0x9c>
 800826a:	9b01      	ldr	r3, [sp, #4]
 800826c:	3b04      	subs	r3, #4
 800826e:	429d      	cmp	r5, r3
 8008270:	461a      	mov	r2, r3
 8008272:	d32c      	bcc.n	80082ce <quorem+0xf4>
 8008274:	613c      	str	r4, [r7, #16]
 8008276:	4638      	mov	r0, r7
 8008278:	f001 f9a8 	bl	80095cc <__mcmp>
 800827c:	2800      	cmp	r0, #0
 800827e:	db22      	blt.n	80082c6 <quorem+0xec>
 8008280:	3601      	adds	r6, #1
 8008282:	4629      	mov	r1, r5
 8008284:	2000      	movs	r0, #0
 8008286:	f858 2b04 	ldr.w	r2, [r8], #4
 800828a:	f8d1 c000 	ldr.w	ip, [r1]
 800828e:	b293      	uxth	r3, r2
 8008290:	1ac3      	subs	r3, r0, r3
 8008292:	0c12      	lsrs	r2, r2, #16
 8008294:	fa13 f38c 	uxtah	r3, r3, ip
 8008298:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800829c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082a0:	b29b      	uxth	r3, r3
 80082a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082a6:	45c1      	cmp	r9, r8
 80082a8:	f841 3b04 	str.w	r3, [r1], #4
 80082ac:	ea4f 4022 	mov.w	r0, r2, asr #16
 80082b0:	d2e9      	bcs.n	8008286 <quorem+0xac>
 80082b2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80082b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80082ba:	b922      	cbnz	r2, 80082c6 <quorem+0xec>
 80082bc:	3b04      	subs	r3, #4
 80082be:	429d      	cmp	r5, r3
 80082c0:	461a      	mov	r2, r3
 80082c2:	d30a      	bcc.n	80082da <quorem+0x100>
 80082c4:	613c      	str	r4, [r7, #16]
 80082c6:	4630      	mov	r0, r6
 80082c8:	b003      	add	sp, #12
 80082ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ce:	6812      	ldr	r2, [r2, #0]
 80082d0:	3b04      	subs	r3, #4
 80082d2:	2a00      	cmp	r2, #0
 80082d4:	d1ce      	bne.n	8008274 <quorem+0x9a>
 80082d6:	3c01      	subs	r4, #1
 80082d8:	e7c9      	b.n	800826e <quorem+0x94>
 80082da:	6812      	ldr	r2, [r2, #0]
 80082dc:	3b04      	subs	r3, #4
 80082de:	2a00      	cmp	r2, #0
 80082e0:	d1f0      	bne.n	80082c4 <quorem+0xea>
 80082e2:	3c01      	subs	r4, #1
 80082e4:	e7eb      	b.n	80082be <quorem+0xe4>
 80082e6:	2000      	movs	r0, #0
 80082e8:	e7ee      	b.n	80082c8 <quorem+0xee>
 80082ea:	0000      	movs	r0, r0
 80082ec:	0000      	movs	r0, r0
	...

080082f0 <_dtoa_r>:
 80082f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082f4:	ed2d 8b04 	vpush	{d8-d9}
 80082f8:	69c5      	ldr	r5, [r0, #28]
 80082fa:	b093      	sub	sp, #76	; 0x4c
 80082fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008300:	ec57 6b10 	vmov	r6, r7, d0
 8008304:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008308:	9107      	str	r1, [sp, #28]
 800830a:	4604      	mov	r4, r0
 800830c:	920a      	str	r2, [sp, #40]	; 0x28
 800830e:	930d      	str	r3, [sp, #52]	; 0x34
 8008310:	b975      	cbnz	r5, 8008330 <_dtoa_r+0x40>
 8008312:	2010      	movs	r0, #16
 8008314:	f000 fe2a 	bl	8008f6c <malloc>
 8008318:	4602      	mov	r2, r0
 800831a:	61e0      	str	r0, [r4, #28]
 800831c:	b920      	cbnz	r0, 8008328 <_dtoa_r+0x38>
 800831e:	4bae      	ldr	r3, [pc, #696]	; (80085d8 <_dtoa_r+0x2e8>)
 8008320:	21ef      	movs	r1, #239	; 0xef
 8008322:	48ae      	ldr	r0, [pc, #696]	; (80085dc <_dtoa_r+0x2ec>)
 8008324:	f001 fb1e 	bl	8009964 <__assert_func>
 8008328:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800832c:	6005      	str	r5, [r0, #0]
 800832e:	60c5      	str	r5, [r0, #12]
 8008330:	69e3      	ldr	r3, [r4, #28]
 8008332:	6819      	ldr	r1, [r3, #0]
 8008334:	b151      	cbz	r1, 800834c <_dtoa_r+0x5c>
 8008336:	685a      	ldr	r2, [r3, #4]
 8008338:	604a      	str	r2, [r1, #4]
 800833a:	2301      	movs	r3, #1
 800833c:	4093      	lsls	r3, r2
 800833e:	608b      	str	r3, [r1, #8]
 8008340:	4620      	mov	r0, r4
 8008342:	f000 ff07 	bl	8009154 <_Bfree>
 8008346:	69e3      	ldr	r3, [r4, #28]
 8008348:	2200      	movs	r2, #0
 800834a:	601a      	str	r2, [r3, #0]
 800834c:	1e3b      	subs	r3, r7, #0
 800834e:	bfbb      	ittet	lt
 8008350:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008354:	9303      	strlt	r3, [sp, #12]
 8008356:	2300      	movge	r3, #0
 8008358:	2201      	movlt	r2, #1
 800835a:	bfac      	ite	ge
 800835c:	f8c8 3000 	strge.w	r3, [r8]
 8008360:	f8c8 2000 	strlt.w	r2, [r8]
 8008364:	4b9e      	ldr	r3, [pc, #632]	; (80085e0 <_dtoa_r+0x2f0>)
 8008366:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800836a:	ea33 0308 	bics.w	r3, r3, r8
 800836e:	d11b      	bne.n	80083a8 <_dtoa_r+0xb8>
 8008370:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008372:	f242 730f 	movw	r3, #9999	; 0x270f
 8008376:	6013      	str	r3, [r2, #0]
 8008378:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800837c:	4333      	orrs	r3, r6
 800837e:	f000 8593 	beq.w	8008ea8 <_dtoa_r+0xbb8>
 8008382:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008384:	b963      	cbnz	r3, 80083a0 <_dtoa_r+0xb0>
 8008386:	4b97      	ldr	r3, [pc, #604]	; (80085e4 <_dtoa_r+0x2f4>)
 8008388:	e027      	b.n	80083da <_dtoa_r+0xea>
 800838a:	4b97      	ldr	r3, [pc, #604]	; (80085e8 <_dtoa_r+0x2f8>)
 800838c:	9300      	str	r3, [sp, #0]
 800838e:	3308      	adds	r3, #8
 8008390:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008392:	6013      	str	r3, [r2, #0]
 8008394:	9800      	ldr	r0, [sp, #0]
 8008396:	b013      	add	sp, #76	; 0x4c
 8008398:	ecbd 8b04 	vpop	{d8-d9}
 800839c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a0:	4b90      	ldr	r3, [pc, #576]	; (80085e4 <_dtoa_r+0x2f4>)
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	3303      	adds	r3, #3
 80083a6:	e7f3      	b.n	8008390 <_dtoa_r+0xa0>
 80083a8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80083ac:	2200      	movs	r2, #0
 80083ae:	ec51 0b17 	vmov	r0, r1, d7
 80083b2:	eeb0 8a47 	vmov.f32	s16, s14
 80083b6:	eef0 8a67 	vmov.f32	s17, s15
 80083ba:	2300      	movs	r3, #0
 80083bc:	f7f8 fb8c 	bl	8000ad8 <__aeabi_dcmpeq>
 80083c0:	4681      	mov	r9, r0
 80083c2:	b160      	cbz	r0, 80083de <_dtoa_r+0xee>
 80083c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083c6:	2301      	movs	r3, #1
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f000 8568 	beq.w	8008ea2 <_dtoa_r+0xbb2>
 80083d2:	4b86      	ldr	r3, [pc, #536]	; (80085ec <_dtoa_r+0x2fc>)
 80083d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80083d6:	6013      	str	r3, [r2, #0]
 80083d8:	3b01      	subs	r3, #1
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	e7da      	b.n	8008394 <_dtoa_r+0xa4>
 80083de:	aa10      	add	r2, sp, #64	; 0x40
 80083e0:	a911      	add	r1, sp, #68	; 0x44
 80083e2:	4620      	mov	r0, r4
 80083e4:	eeb0 0a48 	vmov.f32	s0, s16
 80083e8:	eef0 0a68 	vmov.f32	s1, s17
 80083ec:	f001 f994 	bl	8009718 <__d2b>
 80083f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80083f4:	4682      	mov	sl, r0
 80083f6:	2d00      	cmp	r5, #0
 80083f8:	d07f      	beq.n	80084fa <_dtoa_r+0x20a>
 80083fa:	ee18 3a90 	vmov	r3, s17
 80083fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008402:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008406:	ec51 0b18 	vmov	r0, r1, d8
 800840a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800840e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008412:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008416:	4619      	mov	r1, r3
 8008418:	2200      	movs	r2, #0
 800841a:	4b75      	ldr	r3, [pc, #468]	; (80085f0 <_dtoa_r+0x300>)
 800841c:	f7f7 ff3c 	bl	8000298 <__aeabi_dsub>
 8008420:	a367      	add	r3, pc, #412	; (adr r3, 80085c0 <_dtoa_r+0x2d0>)
 8008422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008426:	f7f8 f8ef 	bl	8000608 <__aeabi_dmul>
 800842a:	a367      	add	r3, pc, #412	; (adr r3, 80085c8 <_dtoa_r+0x2d8>)
 800842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008430:	f7f7 ff34 	bl	800029c <__adddf3>
 8008434:	4606      	mov	r6, r0
 8008436:	4628      	mov	r0, r5
 8008438:	460f      	mov	r7, r1
 800843a:	f7f8 f87b 	bl	8000534 <__aeabi_i2d>
 800843e:	a364      	add	r3, pc, #400	; (adr r3, 80085d0 <_dtoa_r+0x2e0>)
 8008440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008444:	f7f8 f8e0 	bl	8000608 <__aeabi_dmul>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4630      	mov	r0, r6
 800844e:	4639      	mov	r1, r7
 8008450:	f7f7 ff24 	bl	800029c <__adddf3>
 8008454:	4606      	mov	r6, r0
 8008456:	460f      	mov	r7, r1
 8008458:	f7f8 fb86 	bl	8000b68 <__aeabi_d2iz>
 800845c:	2200      	movs	r2, #0
 800845e:	4683      	mov	fp, r0
 8008460:	2300      	movs	r3, #0
 8008462:	4630      	mov	r0, r6
 8008464:	4639      	mov	r1, r7
 8008466:	f7f8 fb41 	bl	8000aec <__aeabi_dcmplt>
 800846a:	b148      	cbz	r0, 8008480 <_dtoa_r+0x190>
 800846c:	4658      	mov	r0, fp
 800846e:	f7f8 f861 	bl	8000534 <__aeabi_i2d>
 8008472:	4632      	mov	r2, r6
 8008474:	463b      	mov	r3, r7
 8008476:	f7f8 fb2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800847a:	b908      	cbnz	r0, 8008480 <_dtoa_r+0x190>
 800847c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008480:	f1bb 0f16 	cmp.w	fp, #22
 8008484:	d857      	bhi.n	8008536 <_dtoa_r+0x246>
 8008486:	4b5b      	ldr	r3, [pc, #364]	; (80085f4 <_dtoa_r+0x304>)
 8008488:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800848c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008490:	ec51 0b18 	vmov	r0, r1, d8
 8008494:	f7f8 fb2a 	bl	8000aec <__aeabi_dcmplt>
 8008498:	2800      	cmp	r0, #0
 800849a:	d04e      	beq.n	800853a <_dtoa_r+0x24a>
 800849c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80084a0:	2300      	movs	r3, #0
 80084a2:	930c      	str	r3, [sp, #48]	; 0x30
 80084a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80084a6:	1b5b      	subs	r3, r3, r5
 80084a8:	1e5a      	subs	r2, r3, #1
 80084aa:	bf45      	ittet	mi
 80084ac:	f1c3 0301 	rsbmi	r3, r3, #1
 80084b0:	9305      	strmi	r3, [sp, #20]
 80084b2:	2300      	movpl	r3, #0
 80084b4:	2300      	movmi	r3, #0
 80084b6:	9206      	str	r2, [sp, #24]
 80084b8:	bf54      	ite	pl
 80084ba:	9305      	strpl	r3, [sp, #20]
 80084bc:	9306      	strmi	r3, [sp, #24]
 80084be:	f1bb 0f00 	cmp.w	fp, #0
 80084c2:	db3c      	blt.n	800853e <_dtoa_r+0x24e>
 80084c4:	9b06      	ldr	r3, [sp, #24]
 80084c6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80084ca:	445b      	add	r3, fp
 80084cc:	9306      	str	r3, [sp, #24]
 80084ce:	2300      	movs	r3, #0
 80084d0:	9308      	str	r3, [sp, #32]
 80084d2:	9b07      	ldr	r3, [sp, #28]
 80084d4:	2b09      	cmp	r3, #9
 80084d6:	d868      	bhi.n	80085aa <_dtoa_r+0x2ba>
 80084d8:	2b05      	cmp	r3, #5
 80084da:	bfc4      	itt	gt
 80084dc:	3b04      	subgt	r3, #4
 80084de:	9307      	strgt	r3, [sp, #28]
 80084e0:	9b07      	ldr	r3, [sp, #28]
 80084e2:	f1a3 0302 	sub.w	r3, r3, #2
 80084e6:	bfcc      	ite	gt
 80084e8:	2500      	movgt	r5, #0
 80084ea:	2501      	movle	r5, #1
 80084ec:	2b03      	cmp	r3, #3
 80084ee:	f200 8085 	bhi.w	80085fc <_dtoa_r+0x30c>
 80084f2:	e8df f003 	tbb	[pc, r3]
 80084f6:	3b2e      	.short	0x3b2e
 80084f8:	5839      	.short	0x5839
 80084fa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80084fe:	441d      	add	r5, r3
 8008500:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008504:	2b20      	cmp	r3, #32
 8008506:	bfc1      	itttt	gt
 8008508:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800850c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008510:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008514:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008518:	bfd6      	itet	le
 800851a:	f1c3 0320 	rsble	r3, r3, #32
 800851e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008522:	fa06 f003 	lslle.w	r0, r6, r3
 8008526:	f7f7 fff5 	bl	8000514 <__aeabi_ui2d>
 800852a:	2201      	movs	r2, #1
 800852c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008530:	3d01      	subs	r5, #1
 8008532:	920e      	str	r2, [sp, #56]	; 0x38
 8008534:	e76f      	b.n	8008416 <_dtoa_r+0x126>
 8008536:	2301      	movs	r3, #1
 8008538:	e7b3      	b.n	80084a2 <_dtoa_r+0x1b2>
 800853a:	900c      	str	r0, [sp, #48]	; 0x30
 800853c:	e7b2      	b.n	80084a4 <_dtoa_r+0x1b4>
 800853e:	9b05      	ldr	r3, [sp, #20]
 8008540:	eba3 030b 	sub.w	r3, r3, fp
 8008544:	9305      	str	r3, [sp, #20]
 8008546:	f1cb 0300 	rsb	r3, fp, #0
 800854a:	9308      	str	r3, [sp, #32]
 800854c:	2300      	movs	r3, #0
 800854e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008550:	e7bf      	b.n	80084d2 <_dtoa_r+0x1e2>
 8008552:	2300      	movs	r3, #0
 8008554:	9309      	str	r3, [sp, #36]	; 0x24
 8008556:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008558:	2b00      	cmp	r3, #0
 800855a:	dc52      	bgt.n	8008602 <_dtoa_r+0x312>
 800855c:	2301      	movs	r3, #1
 800855e:	9301      	str	r3, [sp, #4]
 8008560:	9304      	str	r3, [sp, #16]
 8008562:	461a      	mov	r2, r3
 8008564:	920a      	str	r2, [sp, #40]	; 0x28
 8008566:	e00b      	b.n	8008580 <_dtoa_r+0x290>
 8008568:	2301      	movs	r3, #1
 800856a:	e7f3      	b.n	8008554 <_dtoa_r+0x264>
 800856c:	2300      	movs	r3, #0
 800856e:	9309      	str	r3, [sp, #36]	; 0x24
 8008570:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008572:	445b      	add	r3, fp
 8008574:	9301      	str	r3, [sp, #4]
 8008576:	3301      	adds	r3, #1
 8008578:	2b01      	cmp	r3, #1
 800857a:	9304      	str	r3, [sp, #16]
 800857c:	bfb8      	it	lt
 800857e:	2301      	movlt	r3, #1
 8008580:	69e0      	ldr	r0, [r4, #28]
 8008582:	2100      	movs	r1, #0
 8008584:	2204      	movs	r2, #4
 8008586:	f102 0614 	add.w	r6, r2, #20
 800858a:	429e      	cmp	r6, r3
 800858c:	d93d      	bls.n	800860a <_dtoa_r+0x31a>
 800858e:	6041      	str	r1, [r0, #4]
 8008590:	4620      	mov	r0, r4
 8008592:	f000 fd9f 	bl	80090d4 <_Balloc>
 8008596:	9000      	str	r0, [sp, #0]
 8008598:	2800      	cmp	r0, #0
 800859a:	d139      	bne.n	8008610 <_dtoa_r+0x320>
 800859c:	4b16      	ldr	r3, [pc, #88]	; (80085f8 <_dtoa_r+0x308>)
 800859e:	4602      	mov	r2, r0
 80085a0:	f240 11af 	movw	r1, #431	; 0x1af
 80085a4:	e6bd      	b.n	8008322 <_dtoa_r+0x32>
 80085a6:	2301      	movs	r3, #1
 80085a8:	e7e1      	b.n	800856e <_dtoa_r+0x27e>
 80085aa:	2501      	movs	r5, #1
 80085ac:	2300      	movs	r3, #0
 80085ae:	9307      	str	r3, [sp, #28]
 80085b0:	9509      	str	r5, [sp, #36]	; 0x24
 80085b2:	f04f 33ff 	mov.w	r3, #4294967295
 80085b6:	9301      	str	r3, [sp, #4]
 80085b8:	9304      	str	r3, [sp, #16]
 80085ba:	2200      	movs	r2, #0
 80085bc:	2312      	movs	r3, #18
 80085be:	e7d1      	b.n	8008564 <_dtoa_r+0x274>
 80085c0:	636f4361 	.word	0x636f4361
 80085c4:	3fd287a7 	.word	0x3fd287a7
 80085c8:	8b60c8b3 	.word	0x8b60c8b3
 80085cc:	3fc68a28 	.word	0x3fc68a28
 80085d0:	509f79fb 	.word	0x509f79fb
 80085d4:	3fd34413 	.word	0x3fd34413
 80085d8:	08009ff1 	.word	0x08009ff1
 80085dc:	0800a008 	.word	0x0800a008
 80085e0:	7ff00000 	.word	0x7ff00000
 80085e4:	08009fed 	.word	0x08009fed
 80085e8:	08009fe4 	.word	0x08009fe4
 80085ec:	08009fc1 	.word	0x08009fc1
 80085f0:	3ff80000 	.word	0x3ff80000
 80085f4:	0800a0f8 	.word	0x0800a0f8
 80085f8:	0800a060 	.word	0x0800a060
 80085fc:	2301      	movs	r3, #1
 80085fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008600:	e7d7      	b.n	80085b2 <_dtoa_r+0x2c2>
 8008602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008604:	9301      	str	r3, [sp, #4]
 8008606:	9304      	str	r3, [sp, #16]
 8008608:	e7ba      	b.n	8008580 <_dtoa_r+0x290>
 800860a:	3101      	adds	r1, #1
 800860c:	0052      	lsls	r2, r2, #1
 800860e:	e7ba      	b.n	8008586 <_dtoa_r+0x296>
 8008610:	69e3      	ldr	r3, [r4, #28]
 8008612:	9a00      	ldr	r2, [sp, #0]
 8008614:	601a      	str	r2, [r3, #0]
 8008616:	9b04      	ldr	r3, [sp, #16]
 8008618:	2b0e      	cmp	r3, #14
 800861a:	f200 80a8 	bhi.w	800876e <_dtoa_r+0x47e>
 800861e:	2d00      	cmp	r5, #0
 8008620:	f000 80a5 	beq.w	800876e <_dtoa_r+0x47e>
 8008624:	f1bb 0f00 	cmp.w	fp, #0
 8008628:	dd38      	ble.n	800869c <_dtoa_r+0x3ac>
 800862a:	4bc0      	ldr	r3, [pc, #768]	; (800892c <_dtoa_r+0x63c>)
 800862c:	f00b 020f 	and.w	r2, fp, #15
 8008630:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008634:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008638:	e9d3 6700 	ldrd	r6, r7, [r3]
 800863c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008640:	d019      	beq.n	8008676 <_dtoa_r+0x386>
 8008642:	4bbb      	ldr	r3, [pc, #748]	; (8008930 <_dtoa_r+0x640>)
 8008644:	ec51 0b18 	vmov	r0, r1, d8
 8008648:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800864c:	f7f8 f906 	bl	800085c <__aeabi_ddiv>
 8008650:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008654:	f008 080f 	and.w	r8, r8, #15
 8008658:	2503      	movs	r5, #3
 800865a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008930 <_dtoa_r+0x640>
 800865e:	f1b8 0f00 	cmp.w	r8, #0
 8008662:	d10a      	bne.n	800867a <_dtoa_r+0x38a>
 8008664:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008668:	4632      	mov	r2, r6
 800866a:	463b      	mov	r3, r7
 800866c:	f7f8 f8f6 	bl	800085c <__aeabi_ddiv>
 8008670:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008674:	e02b      	b.n	80086ce <_dtoa_r+0x3de>
 8008676:	2502      	movs	r5, #2
 8008678:	e7ef      	b.n	800865a <_dtoa_r+0x36a>
 800867a:	f018 0f01 	tst.w	r8, #1
 800867e:	d008      	beq.n	8008692 <_dtoa_r+0x3a2>
 8008680:	4630      	mov	r0, r6
 8008682:	4639      	mov	r1, r7
 8008684:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008688:	f7f7 ffbe 	bl	8000608 <__aeabi_dmul>
 800868c:	3501      	adds	r5, #1
 800868e:	4606      	mov	r6, r0
 8008690:	460f      	mov	r7, r1
 8008692:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008696:	f109 0908 	add.w	r9, r9, #8
 800869a:	e7e0      	b.n	800865e <_dtoa_r+0x36e>
 800869c:	f000 809f 	beq.w	80087de <_dtoa_r+0x4ee>
 80086a0:	f1cb 0600 	rsb	r6, fp, #0
 80086a4:	4ba1      	ldr	r3, [pc, #644]	; (800892c <_dtoa_r+0x63c>)
 80086a6:	4fa2      	ldr	r7, [pc, #648]	; (8008930 <_dtoa_r+0x640>)
 80086a8:	f006 020f 	and.w	r2, r6, #15
 80086ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086b4:	ec51 0b18 	vmov	r0, r1, d8
 80086b8:	f7f7 ffa6 	bl	8000608 <__aeabi_dmul>
 80086bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80086c0:	1136      	asrs	r6, r6, #4
 80086c2:	2300      	movs	r3, #0
 80086c4:	2502      	movs	r5, #2
 80086c6:	2e00      	cmp	r6, #0
 80086c8:	d17e      	bne.n	80087c8 <_dtoa_r+0x4d8>
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d1d0      	bne.n	8008670 <_dtoa_r+0x380>
 80086ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	f000 8084 	beq.w	80087e2 <_dtoa_r+0x4f2>
 80086da:	4b96      	ldr	r3, [pc, #600]	; (8008934 <_dtoa_r+0x644>)
 80086dc:	2200      	movs	r2, #0
 80086de:	4640      	mov	r0, r8
 80086e0:	4649      	mov	r1, r9
 80086e2:	f7f8 fa03 	bl	8000aec <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d07b      	beq.n	80087e2 <_dtoa_r+0x4f2>
 80086ea:	9b04      	ldr	r3, [sp, #16]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d078      	beq.n	80087e2 <_dtoa_r+0x4f2>
 80086f0:	9b01      	ldr	r3, [sp, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	dd39      	ble.n	800876a <_dtoa_r+0x47a>
 80086f6:	4b90      	ldr	r3, [pc, #576]	; (8008938 <_dtoa_r+0x648>)
 80086f8:	2200      	movs	r2, #0
 80086fa:	4640      	mov	r0, r8
 80086fc:	4649      	mov	r1, r9
 80086fe:	f7f7 ff83 	bl	8000608 <__aeabi_dmul>
 8008702:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008706:	9e01      	ldr	r6, [sp, #4]
 8008708:	f10b 37ff 	add.w	r7, fp, #4294967295
 800870c:	3501      	adds	r5, #1
 800870e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008712:	4628      	mov	r0, r5
 8008714:	f7f7 ff0e 	bl	8000534 <__aeabi_i2d>
 8008718:	4642      	mov	r2, r8
 800871a:	464b      	mov	r3, r9
 800871c:	f7f7 ff74 	bl	8000608 <__aeabi_dmul>
 8008720:	4b86      	ldr	r3, [pc, #536]	; (800893c <_dtoa_r+0x64c>)
 8008722:	2200      	movs	r2, #0
 8008724:	f7f7 fdba 	bl	800029c <__adddf3>
 8008728:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800872c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008730:	9303      	str	r3, [sp, #12]
 8008732:	2e00      	cmp	r6, #0
 8008734:	d158      	bne.n	80087e8 <_dtoa_r+0x4f8>
 8008736:	4b82      	ldr	r3, [pc, #520]	; (8008940 <_dtoa_r+0x650>)
 8008738:	2200      	movs	r2, #0
 800873a:	4640      	mov	r0, r8
 800873c:	4649      	mov	r1, r9
 800873e:	f7f7 fdab 	bl	8000298 <__aeabi_dsub>
 8008742:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008746:	4680      	mov	r8, r0
 8008748:	4689      	mov	r9, r1
 800874a:	f7f8 f9ed 	bl	8000b28 <__aeabi_dcmpgt>
 800874e:	2800      	cmp	r0, #0
 8008750:	f040 8296 	bne.w	8008c80 <_dtoa_r+0x990>
 8008754:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008758:	4640      	mov	r0, r8
 800875a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800875e:	4649      	mov	r1, r9
 8008760:	f7f8 f9c4 	bl	8000aec <__aeabi_dcmplt>
 8008764:	2800      	cmp	r0, #0
 8008766:	f040 8289 	bne.w	8008c7c <_dtoa_r+0x98c>
 800876a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800876e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008770:	2b00      	cmp	r3, #0
 8008772:	f2c0 814e 	blt.w	8008a12 <_dtoa_r+0x722>
 8008776:	f1bb 0f0e 	cmp.w	fp, #14
 800877a:	f300 814a 	bgt.w	8008a12 <_dtoa_r+0x722>
 800877e:	4b6b      	ldr	r3, [pc, #428]	; (800892c <_dtoa_r+0x63c>)
 8008780:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008784:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008788:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800878a:	2b00      	cmp	r3, #0
 800878c:	f280 80dc 	bge.w	8008948 <_dtoa_r+0x658>
 8008790:	9b04      	ldr	r3, [sp, #16]
 8008792:	2b00      	cmp	r3, #0
 8008794:	f300 80d8 	bgt.w	8008948 <_dtoa_r+0x658>
 8008798:	f040 826f 	bne.w	8008c7a <_dtoa_r+0x98a>
 800879c:	4b68      	ldr	r3, [pc, #416]	; (8008940 <_dtoa_r+0x650>)
 800879e:	2200      	movs	r2, #0
 80087a0:	4640      	mov	r0, r8
 80087a2:	4649      	mov	r1, r9
 80087a4:	f7f7 ff30 	bl	8000608 <__aeabi_dmul>
 80087a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80087ac:	f7f8 f9b2 	bl	8000b14 <__aeabi_dcmpge>
 80087b0:	9e04      	ldr	r6, [sp, #16]
 80087b2:	4637      	mov	r7, r6
 80087b4:	2800      	cmp	r0, #0
 80087b6:	f040 8245 	bne.w	8008c44 <_dtoa_r+0x954>
 80087ba:	9d00      	ldr	r5, [sp, #0]
 80087bc:	2331      	movs	r3, #49	; 0x31
 80087be:	f805 3b01 	strb.w	r3, [r5], #1
 80087c2:	f10b 0b01 	add.w	fp, fp, #1
 80087c6:	e241      	b.n	8008c4c <_dtoa_r+0x95c>
 80087c8:	07f2      	lsls	r2, r6, #31
 80087ca:	d505      	bpl.n	80087d8 <_dtoa_r+0x4e8>
 80087cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087d0:	f7f7 ff1a 	bl	8000608 <__aeabi_dmul>
 80087d4:	3501      	adds	r5, #1
 80087d6:	2301      	movs	r3, #1
 80087d8:	1076      	asrs	r6, r6, #1
 80087da:	3708      	adds	r7, #8
 80087dc:	e773      	b.n	80086c6 <_dtoa_r+0x3d6>
 80087de:	2502      	movs	r5, #2
 80087e0:	e775      	b.n	80086ce <_dtoa_r+0x3de>
 80087e2:	9e04      	ldr	r6, [sp, #16]
 80087e4:	465f      	mov	r7, fp
 80087e6:	e792      	b.n	800870e <_dtoa_r+0x41e>
 80087e8:	9900      	ldr	r1, [sp, #0]
 80087ea:	4b50      	ldr	r3, [pc, #320]	; (800892c <_dtoa_r+0x63c>)
 80087ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087f0:	4431      	add	r1, r6
 80087f2:	9102      	str	r1, [sp, #8]
 80087f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80087f6:	eeb0 9a47 	vmov.f32	s18, s14
 80087fa:	eef0 9a67 	vmov.f32	s19, s15
 80087fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008802:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008806:	2900      	cmp	r1, #0
 8008808:	d044      	beq.n	8008894 <_dtoa_r+0x5a4>
 800880a:	494e      	ldr	r1, [pc, #312]	; (8008944 <_dtoa_r+0x654>)
 800880c:	2000      	movs	r0, #0
 800880e:	f7f8 f825 	bl	800085c <__aeabi_ddiv>
 8008812:	ec53 2b19 	vmov	r2, r3, d9
 8008816:	f7f7 fd3f 	bl	8000298 <__aeabi_dsub>
 800881a:	9d00      	ldr	r5, [sp, #0]
 800881c:	ec41 0b19 	vmov	d9, r0, r1
 8008820:	4649      	mov	r1, r9
 8008822:	4640      	mov	r0, r8
 8008824:	f7f8 f9a0 	bl	8000b68 <__aeabi_d2iz>
 8008828:	4606      	mov	r6, r0
 800882a:	f7f7 fe83 	bl	8000534 <__aeabi_i2d>
 800882e:	4602      	mov	r2, r0
 8008830:	460b      	mov	r3, r1
 8008832:	4640      	mov	r0, r8
 8008834:	4649      	mov	r1, r9
 8008836:	f7f7 fd2f 	bl	8000298 <__aeabi_dsub>
 800883a:	3630      	adds	r6, #48	; 0x30
 800883c:	f805 6b01 	strb.w	r6, [r5], #1
 8008840:	ec53 2b19 	vmov	r2, r3, d9
 8008844:	4680      	mov	r8, r0
 8008846:	4689      	mov	r9, r1
 8008848:	f7f8 f950 	bl	8000aec <__aeabi_dcmplt>
 800884c:	2800      	cmp	r0, #0
 800884e:	d164      	bne.n	800891a <_dtoa_r+0x62a>
 8008850:	4642      	mov	r2, r8
 8008852:	464b      	mov	r3, r9
 8008854:	4937      	ldr	r1, [pc, #220]	; (8008934 <_dtoa_r+0x644>)
 8008856:	2000      	movs	r0, #0
 8008858:	f7f7 fd1e 	bl	8000298 <__aeabi_dsub>
 800885c:	ec53 2b19 	vmov	r2, r3, d9
 8008860:	f7f8 f944 	bl	8000aec <__aeabi_dcmplt>
 8008864:	2800      	cmp	r0, #0
 8008866:	f040 80b6 	bne.w	80089d6 <_dtoa_r+0x6e6>
 800886a:	9b02      	ldr	r3, [sp, #8]
 800886c:	429d      	cmp	r5, r3
 800886e:	f43f af7c 	beq.w	800876a <_dtoa_r+0x47a>
 8008872:	4b31      	ldr	r3, [pc, #196]	; (8008938 <_dtoa_r+0x648>)
 8008874:	ec51 0b19 	vmov	r0, r1, d9
 8008878:	2200      	movs	r2, #0
 800887a:	f7f7 fec5 	bl	8000608 <__aeabi_dmul>
 800887e:	4b2e      	ldr	r3, [pc, #184]	; (8008938 <_dtoa_r+0x648>)
 8008880:	ec41 0b19 	vmov	d9, r0, r1
 8008884:	2200      	movs	r2, #0
 8008886:	4640      	mov	r0, r8
 8008888:	4649      	mov	r1, r9
 800888a:	f7f7 febd 	bl	8000608 <__aeabi_dmul>
 800888e:	4680      	mov	r8, r0
 8008890:	4689      	mov	r9, r1
 8008892:	e7c5      	b.n	8008820 <_dtoa_r+0x530>
 8008894:	ec51 0b17 	vmov	r0, r1, d7
 8008898:	f7f7 feb6 	bl	8000608 <__aeabi_dmul>
 800889c:	9b02      	ldr	r3, [sp, #8]
 800889e:	9d00      	ldr	r5, [sp, #0]
 80088a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80088a2:	ec41 0b19 	vmov	d9, r0, r1
 80088a6:	4649      	mov	r1, r9
 80088a8:	4640      	mov	r0, r8
 80088aa:	f7f8 f95d 	bl	8000b68 <__aeabi_d2iz>
 80088ae:	4606      	mov	r6, r0
 80088b0:	f7f7 fe40 	bl	8000534 <__aeabi_i2d>
 80088b4:	3630      	adds	r6, #48	; 0x30
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	4640      	mov	r0, r8
 80088bc:	4649      	mov	r1, r9
 80088be:	f7f7 fceb 	bl	8000298 <__aeabi_dsub>
 80088c2:	f805 6b01 	strb.w	r6, [r5], #1
 80088c6:	9b02      	ldr	r3, [sp, #8]
 80088c8:	429d      	cmp	r5, r3
 80088ca:	4680      	mov	r8, r0
 80088cc:	4689      	mov	r9, r1
 80088ce:	f04f 0200 	mov.w	r2, #0
 80088d2:	d124      	bne.n	800891e <_dtoa_r+0x62e>
 80088d4:	4b1b      	ldr	r3, [pc, #108]	; (8008944 <_dtoa_r+0x654>)
 80088d6:	ec51 0b19 	vmov	r0, r1, d9
 80088da:	f7f7 fcdf 	bl	800029c <__adddf3>
 80088de:	4602      	mov	r2, r0
 80088e0:	460b      	mov	r3, r1
 80088e2:	4640      	mov	r0, r8
 80088e4:	4649      	mov	r1, r9
 80088e6:	f7f8 f91f 	bl	8000b28 <__aeabi_dcmpgt>
 80088ea:	2800      	cmp	r0, #0
 80088ec:	d173      	bne.n	80089d6 <_dtoa_r+0x6e6>
 80088ee:	ec53 2b19 	vmov	r2, r3, d9
 80088f2:	4914      	ldr	r1, [pc, #80]	; (8008944 <_dtoa_r+0x654>)
 80088f4:	2000      	movs	r0, #0
 80088f6:	f7f7 fccf 	bl	8000298 <__aeabi_dsub>
 80088fa:	4602      	mov	r2, r0
 80088fc:	460b      	mov	r3, r1
 80088fe:	4640      	mov	r0, r8
 8008900:	4649      	mov	r1, r9
 8008902:	f7f8 f8f3 	bl	8000aec <__aeabi_dcmplt>
 8008906:	2800      	cmp	r0, #0
 8008908:	f43f af2f 	beq.w	800876a <_dtoa_r+0x47a>
 800890c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800890e:	1e6b      	subs	r3, r5, #1
 8008910:	930f      	str	r3, [sp, #60]	; 0x3c
 8008912:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008916:	2b30      	cmp	r3, #48	; 0x30
 8008918:	d0f8      	beq.n	800890c <_dtoa_r+0x61c>
 800891a:	46bb      	mov	fp, r7
 800891c:	e04a      	b.n	80089b4 <_dtoa_r+0x6c4>
 800891e:	4b06      	ldr	r3, [pc, #24]	; (8008938 <_dtoa_r+0x648>)
 8008920:	f7f7 fe72 	bl	8000608 <__aeabi_dmul>
 8008924:	4680      	mov	r8, r0
 8008926:	4689      	mov	r9, r1
 8008928:	e7bd      	b.n	80088a6 <_dtoa_r+0x5b6>
 800892a:	bf00      	nop
 800892c:	0800a0f8 	.word	0x0800a0f8
 8008930:	0800a0d0 	.word	0x0800a0d0
 8008934:	3ff00000 	.word	0x3ff00000
 8008938:	40240000 	.word	0x40240000
 800893c:	401c0000 	.word	0x401c0000
 8008940:	40140000 	.word	0x40140000
 8008944:	3fe00000 	.word	0x3fe00000
 8008948:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800894c:	9d00      	ldr	r5, [sp, #0]
 800894e:	4642      	mov	r2, r8
 8008950:	464b      	mov	r3, r9
 8008952:	4630      	mov	r0, r6
 8008954:	4639      	mov	r1, r7
 8008956:	f7f7 ff81 	bl	800085c <__aeabi_ddiv>
 800895a:	f7f8 f905 	bl	8000b68 <__aeabi_d2iz>
 800895e:	9001      	str	r0, [sp, #4]
 8008960:	f7f7 fde8 	bl	8000534 <__aeabi_i2d>
 8008964:	4642      	mov	r2, r8
 8008966:	464b      	mov	r3, r9
 8008968:	f7f7 fe4e 	bl	8000608 <__aeabi_dmul>
 800896c:	4602      	mov	r2, r0
 800896e:	460b      	mov	r3, r1
 8008970:	4630      	mov	r0, r6
 8008972:	4639      	mov	r1, r7
 8008974:	f7f7 fc90 	bl	8000298 <__aeabi_dsub>
 8008978:	9e01      	ldr	r6, [sp, #4]
 800897a:	9f04      	ldr	r7, [sp, #16]
 800897c:	3630      	adds	r6, #48	; 0x30
 800897e:	f805 6b01 	strb.w	r6, [r5], #1
 8008982:	9e00      	ldr	r6, [sp, #0]
 8008984:	1bae      	subs	r6, r5, r6
 8008986:	42b7      	cmp	r7, r6
 8008988:	4602      	mov	r2, r0
 800898a:	460b      	mov	r3, r1
 800898c:	d134      	bne.n	80089f8 <_dtoa_r+0x708>
 800898e:	f7f7 fc85 	bl	800029c <__adddf3>
 8008992:	4642      	mov	r2, r8
 8008994:	464b      	mov	r3, r9
 8008996:	4606      	mov	r6, r0
 8008998:	460f      	mov	r7, r1
 800899a:	f7f8 f8c5 	bl	8000b28 <__aeabi_dcmpgt>
 800899e:	b9c8      	cbnz	r0, 80089d4 <_dtoa_r+0x6e4>
 80089a0:	4642      	mov	r2, r8
 80089a2:	464b      	mov	r3, r9
 80089a4:	4630      	mov	r0, r6
 80089a6:	4639      	mov	r1, r7
 80089a8:	f7f8 f896 	bl	8000ad8 <__aeabi_dcmpeq>
 80089ac:	b110      	cbz	r0, 80089b4 <_dtoa_r+0x6c4>
 80089ae:	9b01      	ldr	r3, [sp, #4]
 80089b0:	07db      	lsls	r3, r3, #31
 80089b2:	d40f      	bmi.n	80089d4 <_dtoa_r+0x6e4>
 80089b4:	4651      	mov	r1, sl
 80089b6:	4620      	mov	r0, r4
 80089b8:	f000 fbcc 	bl	8009154 <_Bfree>
 80089bc:	2300      	movs	r3, #0
 80089be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089c0:	702b      	strb	r3, [r5, #0]
 80089c2:	f10b 0301 	add.w	r3, fp, #1
 80089c6:	6013      	str	r3, [r2, #0]
 80089c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f43f ace2 	beq.w	8008394 <_dtoa_r+0xa4>
 80089d0:	601d      	str	r5, [r3, #0]
 80089d2:	e4df      	b.n	8008394 <_dtoa_r+0xa4>
 80089d4:	465f      	mov	r7, fp
 80089d6:	462b      	mov	r3, r5
 80089d8:	461d      	mov	r5, r3
 80089da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089de:	2a39      	cmp	r2, #57	; 0x39
 80089e0:	d106      	bne.n	80089f0 <_dtoa_r+0x700>
 80089e2:	9a00      	ldr	r2, [sp, #0]
 80089e4:	429a      	cmp	r2, r3
 80089e6:	d1f7      	bne.n	80089d8 <_dtoa_r+0x6e8>
 80089e8:	9900      	ldr	r1, [sp, #0]
 80089ea:	2230      	movs	r2, #48	; 0x30
 80089ec:	3701      	adds	r7, #1
 80089ee:	700a      	strb	r2, [r1, #0]
 80089f0:	781a      	ldrb	r2, [r3, #0]
 80089f2:	3201      	adds	r2, #1
 80089f4:	701a      	strb	r2, [r3, #0]
 80089f6:	e790      	b.n	800891a <_dtoa_r+0x62a>
 80089f8:	4ba3      	ldr	r3, [pc, #652]	; (8008c88 <_dtoa_r+0x998>)
 80089fa:	2200      	movs	r2, #0
 80089fc:	f7f7 fe04 	bl	8000608 <__aeabi_dmul>
 8008a00:	2200      	movs	r2, #0
 8008a02:	2300      	movs	r3, #0
 8008a04:	4606      	mov	r6, r0
 8008a06:	460f      	mov	r7, r1
 8008a08:	f7f8 f866 	bl	8000ad8 <__aeabi_dcmpeq>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	d09e      	beq.n	800894e <_dtoa_r+0x65e>
 8008a10:	e7d0      	b.n	80089b4 <_dtoa_r+0x6c4>
 8008a12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a14:	2a00      	cmp	r2, #0
 8008a16:	f000 80ca 	beq.w	8008bae <_dtoa_r+0x8be>
 8008a1a:	9a07      	ldr	r2, [sp, #28]
 8008a1c:	2a01      	cmp	r2, #1
 8008a1e:	f300 80ad 	bgt.w	8008b7c <_dtoa_r+0x88c>
 8008a22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a24:	2a00      	cmp	r2, #0
 8008a26:	f000 80a5 	beq.w	8008b74 <_dtoa_r+0x884>
 8008a2a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a2e:	9e08      	ldr	r6, [sp, #32]
 8008a30:	9d05      	ldr	r5, [sp, #20]
 8008a32:	9a05      	ldr	r2, [sp, #20]
 8008a34:	441a      	add	r2, r3
 8008a36:	9205      	str	r2, [sp, #20]
 8008a38:	9a06      	ldr	r2, [sp, #24]
 8008a3a:	2101      	movs	r1, #1
 8008a3c:	441a      	add	r2, r3
 8008a3e:	4620      	mov	r0, r4
 8008a40:	9206      	str	r2, [sp, #24]
 8008a42:	f000 fc3d 	bl	80092c0 <__i2b>
 8008a46:	4607      	mov	r7, r0
 8008a48:	b165      	cbz	r5, 8008a64 <_dtoa_r+0x774>
 8008a4a:	9b06      	ldr	r3, [sp, #24]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	dd09      	ble.n	8008a64 <_dtoa_r+0x774>
 8008a50:	42ab      	cmp	r3, r5
 8008a52:	9a05      	ldr	r2, [sp, #20]
 8008a54:	bfa8      	it	ge
 8008a56:	462b      	movge	r3, r5
 8008a58:	1ad2      	subs	r2, r2, r3
 8008a5a:	9205      	str	r2, [sp, #20]
 8008a5c:	9a06      	ldr	r2, [sp, #24]
 8008a5e:	1aed      	subs	r5, r5, r3
 8008a60:	1ad3      	subs	r3, r2, r3
 8008a62:	9306      	str	r3, [sp, #24]
 8008a64:	9b08      	ldr	r3, [sp, #32]
 8008a66:	b1f3      	cbz	r3, 8008aa6 <_dtoa_r+0x7b6>
 8008a68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	f000 80a3 	beq.w	8008bb6 <_dtoa_r+0x8c6>
 8008a70:	2e00      	cmp	r6, #0
 8008a72:	dd10      	ble.n	8008a96 <_dtoa_r+0x7a6>
 8008a74:	4639      	mov	r1, r7
 8008a76:	4632      	mov	r2, r6
 8008a78:	4620      	mov	r0, r4
 8008a7a:	f000 fce1 	bl	8009440 <__pow5mult>
 8008a7e:	4652      	mov	r2, sl
 8008a80:	4601      	mov	r1, r0
 8008a82:	4607      	mov	r7, r0
 8008a84:	4620      	mov	r0, r4
 8008a86:	f000 fc31 	bl	80092ec <__multiply>
 8008a8a:	4651      	mov	r1, sl
 8008a8c:	4680      	mov	r8, r0
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f000 fb60 	bl	8009154 <_Bfree>
 8008a94:	46c2      	mov	sl, r8
 8008a96:	9b08      	ldr	r3, [sp, #32]
 8008a98:	1b9a      	subs	r2, r3, r6
 8008a9a:	d004      	beq.n	8008aa6 <_dtoa_r+0x7b6>
 8008a9c:	4651      	mov	r1, sl
 8008a9e:	4620      	mov	r0, r4
 8008aa0:	f000 fcce 	bl	8009440 <__pow5mult>
 8008aa4:	4682      	mov	sl, r0
 8008aa6:	2101      	movs	r1, #1
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f000 fc09 	bl	80092c0 <__i2b>
 8008aae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	4606      	mov	r6, r0
 8008ab4:	f340 8081 	ble.w	8008bba <_dtoa_r+0x8ca>
 8008ab8:	461a      	mov	r2, r3
 8008aba:	4601      	mov	r1, r0
 8008abc:	4620      	mov	r0, r4
 8008abe:	f000 fcbf 	bl	8009440 <__pow5mult>
 8008ac2:	9b07      	ldr	r3, [sp, #28]
 8008ac4:	2b01      	cmp	r3, #1
 8008ac6:	4606      	mov	r6, r0
 8008ac8:	dd7a      	ble.n	8008bc0 <_dtoa_r+0x8d0>
 8008aca:	f04f 0800 	mov.w	r8, #0
 8008ace:	6933      	ldr	r3, [r6, #16]
 8008ad0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008ad4:	6918      	ldr	r0, [r3, #16]
 8008ad6:	f000 fba5 	bl	8009224 <__hi0bits>
 8008ada:	f1c0 0020 	rsb	r0, r0, #32
 8008ade:	9b06      	ldr	r3, [sp, #24]
 8008ae0:	4418      	add	r0, r3
 8008ae2:	f010 001f 	ands.w	r0, r0, #31
 8008ae6:	f000 8094 	beq.w	8008c12 <_dtoa_r+0x922>
 8008aea:	f1c0 0320 	rsb	r3, r0, #32
 8008aee:	2b04      	cmp	r3, #4
 8008af0:	f340 8085 	ble.w	8008bfe <_dtoa_r+0x90e>
 8008af4:	9b05      	ldr	r3, [sp, #20]
 8008af6:	f1c0 001c 	rsb	r0, r0, #28
 8008afa:	4403      	add	r3, r0
 8008afc:	9305      	str	r3, [sp, #20]
 8008afe:	9b06      	ldr	r3, [sp, #24]
 8008b00:	4403      	add	r3, r0
 8008b02:	4405      	add	r5, r0
 8008b04:	9306      	str	r3, [sp, #24]
 8008b06:	9b05      	ldr	r3, [sp, #20]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	dd05      	ble.n	8008b18 <_dtoa_r+0x828>
 8008b0c:	4651      	mov	r1, sl
 8008b0e:	461a      	mov	r2, r3
 8008b10:	4620      	mov	r0, r4
 8008b12:	f000 fcef 	bl	80094f4 <__lshift>
 8008b16:	4682      	mov	sl, r0
 8008b18:	9b06      	ldr	r3, [sp, #24]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	dd05      	ble.n	8008b2a <_dtoa_r+0x83a>
 8008b1e:	4631      	mov	r1, r6
 8008b20:	461a      	mov	r2, r3
 8008b22:	4620      	mov	r0, r4
 8008b24:	f000 fce6 	bl	80094f4 <__lshift>
 8008b28:	4606      	mov	r6, r0
 8008b2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d072      	beq.n	8008c16 <_dtoa_r+0x926>
 8008b30:	4631      	mov	r1, r6
 8008b32:	4650      	mov	r0, sl
 8008b34:	f000 fd4a 	bl	80095cc <__mcmp>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	da6c      	bge.n	8008c16 <_dtoa_r+0x926>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4651      	mov	r1, sl
 8008b40:	220a      	movs	r2, #10
 8008b42:	4620      	mov	r0, r4
 8008b44:	f000 fb28 	bl	8009198 <__multadd>
 8008b48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b4a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008b4e:	4682      	mov	sl, r0
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 81b0 	beq.w	8008eb6 <_dtoa_r+0xbc6>
 8008b56:	2300      	movs	r3, #0
 8008b58:	4639      	mov	r1, r7
 8008b5a:	220a      	movs	r2, #10
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	f000 fb1b 	bl	8009198 <__multadd>
 8008b62:	9b01      	ldr	r3, [sp, #4]
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	4607      	mov	r7, r0
 8008b68:	f300 8096 	bgt.w	8008c98 <_dtoa_r+0x9a8>
 8008b6c:	9b07      	ldr	r3, [sp, #28]
 8008b6e:	2b02      	cmp	r3, #2
 8008b70:	dc59      	bgt.n	8008c26 <_dtoa_r+0x936>
 8008b72:	e091      	b.n	8008c98 <_dtoa_r+0x9a8>
 8008b74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b7a:	e758      	b.n	8008a2e <_dtoa_r+0x73e>
 8008b7c:	9b04      	ldr	r3, [sp, #16]
 8008b7e:	1e5e      	subs	r6, r3, #1
 8008b80:	9b08      	ldr	r3, [sp, #32]
 8008b82:	42b3      	cmp	r3, r6
 8008b84:	bfbf      	itttt	lt
 8008b86:	9b08      	ldrlt	r3, [sp, #32]
 8008b88:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8008b8a:	9608      	strlt	r6, [sp, #32]
 8008b8c:	1af3      	sublt	r3, r6, r3
 8008b8e:	bfb4      	ite	lt
 8008b90:	18d2      	addlt	r2, r2, r3
 8008b92:	1b9e      	subge	r6, r3, r6
 8008b94:	9b04      	ldr	r3, [sp, #16]
 8008b96:	bfbc      	itt	lt
 8008b98:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8008b9a:	2600      	movlt	r6, #0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	bfb7      	itett	lt
 8008ba0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8008ba4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8008ba8:	1a9d      	sublt	r5, r3, r2
 8008baa:	2300      	movlt	r3, #0
 8008bac:	e741      	b.n	8008a32 <_dtoa_r+0x742>
 8008bae:	9e08      	ldr	r6, [sp, #32]
 8008bb0:	9d05      	ldr	r5, [sp, #20]
 8008bb2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008bb4:	e748      	b.n	8008a48 <_dtoa_r+0x758>
 8008bb6:	9a08      	ldr	r2, [sp, #32]
 8008bb8:	e770      	b.n	8008a9c <_dtoa_r+0x7ac>
 8008bba:	9b07      	ldr	r3, [sp, #28]
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	dc19      	bgt.n	8008bf4 <_dtoa_r+0x904>
 8008bc0:	9b02      	ldr	r3, [sp, #8]
 8008bc2:	b9bb      	cbnz	r3, 8008bf4 <_dtoa_r+0x904>
 8008bc4:	9b03      	ldr	r3, [sp, #12]
 8008bc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bca:	b99b      	cbnz	r3, 8008bf4 <_dtoa_r+0x904>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008bd2:	0d1b      	lsrs	r3, r3, #20
 8008bd4:	051b      	lsls	r3, r3, #20
 8008bd6:	b183      	cbz	r3, 8008bfa <_dtoa_r+0x90a>
 8008bd8:	9b05      	ldr	r3, [sp, #20]
 8008bda:	3301      	adds	r3, #1
 8008bdc:	9305      	str	r3, [sp, #20]
 8008bde:	9b06      	ldr	r3, [sp, #24]
 8008be0:	3301      	adds	r3, #1
 8008be2:	9306      	str	r3, [sp, #24]
 8008be4:	f04f 0801 	mov.w	r8, #1
 8008be8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	f47f af6f 	bne.w	8008ace <_dtoa_r+0x7de>
 8008bf0:	2001      	movs	r0, #1
 8008bf2:	e774      	b.n	8008ade <_dtoa_r+0x7ee>
 8008bf4:	f04f 0800 	mov.w	r8, #0
 8008bf8:	e7f6      	b.n	8008be8 <_dtoa_r+0x8f8>
 8008bfa:	4698      	mov	r8, r3
 8008bfc:	e7f4      	b.n	8008be8 <_dtoa_r+0x8f8>
 8008bfe:	d082      	beq.n	8008b06 <_dtoa_r+0x816>
 8008c00:	9a05      	ldr	r2, [sp, #20]
 8008c02:	331c      	adds	r3, #28
 8008c04:	441a      	add	r2, r3
 8008c06:	9205      	str	r2, [sp, #20]
 8008c08:	9a06      	ldr	r2, [sp, #24]
 8008c0a:	441a      	add	r2, r3
 8008c0c:	441d      	add	r5, r3
 8008c0e:	9206      	str	r2, [sp, #24]
 8008c10:	e779      	b.n	8008b06 <_dtoa_r+0x816>
 8008c12:	4603      	mov	r3, r0
 8008c14:	e7f4      	b.n	8008c00 <_dtoa_r+0x910>
 8008c16:	9b04      	ldr	r3, [sp, #16]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	dc37      	bgt.n	8008c8c <_dtoa_r+0x99c>
 8008c1c:	9b07      	ldr	r3, [sp, #28]
 8008c1e:	2b02      	cmp	r3, #2
 8008c20:	dd34      	ble.n	8008c8c <_dtoa_r+0x99c>
 8008c22:	9b04      	ldr	r3, [sp, #16]
 8008c24:	9301      	str	r3, [sp, #4]
 8008c26:	9b01      	ldr	r3, [sp, #4]
 8008c28:	b963      	cbnz	r3, 8008c44 <_dtoa_r+0x954>
 8008c2a:	4631      	mov	r1, r6
 8008c2c:	2205      	movs	r2, #5
 8008c2e:	4620      	mov	r0, r4
 8008c30:	f000 fab2 	bl	8009198 <__multadd>
 8008c34:	4601      	mov	r1, r0
 8008c36:	4606      	mov	r6, r0
 8008c38:	4650      	mov	r0, sl
 8008c3a:	f000 fcc7 	bl	80095cc <__mcmp>
 8008c3e:	2800      	cmp	r0, #0
 8008c40:	f73f adbb 	bgt.w	80087ba <_dtoa_r+0x4ca>
 8008c44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c46:	9d00      	ldr	r5, [sp, #0]
 8008c48:	ea6f 0b03 	mvn.w	fp, r3
 8008c4c:	f04f 0800 	mov.w	r8, #0
 8008c50:	4631      	mov	r1, r6
 8008c52:	4620      	mov	r0, r4
 8008c54:	f000 fa7e 	bl	8009154 <_Bfree>
 8008c58:	2f00      	cmp	r7, #0
 8008c5a:	f43f aeab 	beq.w	80089b4 <_dtoa_r+0x6c4>
 8008c5e:	f1b8 0f00 	cmp.w	r8, #0
 8008c62:	d005      	beq.n	8008c70 <_dtoa_r+0x980>
 8008c64:	45b8      	cmp	r8, r7
 8008c66:	d003      	beq.n	8008c70 <_dtoa_r+0x980>
 8008c68:	4641      	mov	r1, r8
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f000 fa72 	bl	8009154 <_Bfree>
 8008c70:	4639      	mov	r1, r7
 8008c72:	4620      	mov	r0, r4
 8008c74:	f000 fa6e 	bl	8009154 <_Bfree>
 8008c78:	e69c      	b.n	80089b4 <_dtoa_r+0x6c4>
 8008c7a:	2600      	movs	r6, #0
 8008c7c:	4637      	mov	r7, r6
 8008c7e:	e7e1      	b.n	8008c44 <_dtoa_r+0x954>
 8008c80:	46bb      	mov	fp, r7
 8008c82:	4637      	mov	r7, r6
 8008c84:	e599      	b.n	80087ba <_dtoa_r+0x4ca>
 8008c86:	bf00      	nop
 8008c88:	40240000 	.word	0x40240000
 8008c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	f000 80c8 	beq.w	8008e24 <_dtoa_r+0xb34>
 8008c94:	9b04      	ldr	r3, [sp, #16]
 8008c96:	9301      	str	r3, [sp, #4]
 8008c98:	2d00      	cmp	r5, #0
 8008c9a:	dd05      	ble.n	8008ca8 <_dtoa_r+0x9b8>
 8008c9c:	4639      	mov	r1, r7
 8008c9e:	462a      	mov	r2, r5
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f000 fc27 	bl	80094f4 <__lshift>
 8008ca6:	4607      	mov	r7, r0
 8008ca8:	f1b8 0f00 	cmp.w	r8, #0
 8008cac:	d05b      	beq.n	8008d66 <_dtoa_r+0xa76>
 8008cae:	6879      	ldr	r1, [r7, #4]
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	f000 fa0f 	bl	80090d4 <_Balloc>
 8008cb6:	4605      	mov	r5, r0
 8008cb8:	b928      	cbnz	r0, 8008cc6 <_dtoa_r+0x9d6>
 8008cba:	4b83      	ldr	r3, [pc, #524]	; (8008ec8 <_dtoa_r+0xbd8>)
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	f240 21ef 	movw	r1, #751	; 0x2ef
 8008cc2:	f7ff bb2e 	b.w	8008322 <_dtoa_r+0x32>
 8008cc6:	693a      	ldr	r2, [r7, #16]
 8008cc8:	3202      	adds	r2, #2
 8008cca:	0092      	lsls	r2, r2, #2
 8008ccc:	f107 010c 	add.w	r1, r7, #12
 8008cd0:	300c      	adds	r0, #12
 8008cd2:	f000 fe39 	bl	8009948 <memcpy>
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	4629      	mov	r1, r5
 8008cda:	4620      	mov	r0, r4
 8008cdc:	f000 fc0a 	bl	80094f4 <__lshift>
 8008ce0:	9b00      	ldr	r3, [sp, #0]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	9304      	str	r3, [sp, #16]
 8008ce6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008cea:	4413      	add	r3, r2
 8008cec:	9308      	str	r3, [sp, #32]
 8008cee:	9b02      	ldr	r3, [sp, #8]
 8008cf0:	f003 0301 	and.w	r3, r3, #1
 8008cf4:	46b8      	mov	r8, r7
 8008cf6:	9306      	str	r3, [sp, #24]
 8008cf8:	4607      	mov	r7, r0
 8008cfa:	9b04      	ldr	r3, [sp, #16]
 8008cfc:	4631      	mov	r1, r6
 8008cfe:	3b01      	subs	r3, #1
 8008d00:	4650      	mov	r0, sl
 8008d02:	9301      	str	r3, [sp, #4]
 8008d04:	f7ff fa69 	bl	80081da <quorem>
 8008d08:	4641      	mov	r1, r8
 8008d0a:	9002      	str	r0, [sp, #8]
 8008d0c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008d10:	4650      	mov	r0, sl
 8008d12:	f000 fc5b 	bl	80095cc <__mcmp>
 8008d16:	463a      	mov	r2, r7
 8008d18:	9005      	str	r0, [sp, #20]
 8008d1a:	4631      	mov	r1, r6
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	f000 fc71 	bl	8009604 <__mdiff>
 8008d22:	68c2      	ldr	r2, [r0, #12]
 8008d24:	4605      	mov	r5, r0
 8008d26:	bb02      	cbnz	r2, 8008d6a <_dtoa_r+0xa7a>
 8008d28:	4601      	mov	r1, r0
 8008d2a:	4650      	mov	r0, sl
 8008d2c:	f000 fc4e 	bl	80095cc <__mcmp>
 8008d30:	4602      	mov	r2, r0
 8008d32:	4629      	mov	r1, r5
 8008d34:	4620      	mov	r0, r4
 8008d36:	9209      	str	r2, [sp, #36]	; 0x24
 8008d38:	f000 fa0c 	bl	8009154 <_Bfree>
 8008d3c:	9b07      	ldr	r3, [sp, #28]
 8008d3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d40:	9d04      	ldr	r5, [sp, #16]
 8008d42:	ea43 0102 	orr.w	r1, r3, r2
 8008d46:	9b06      	ldr	r3, [sp, #24]
 8008d48:	4319      	orrs	r1, r3
 8008d4a:	d110      	bne.n	8008d6e <_dtoa_r+0xa7e>
 8008d4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008d50:	d029      	beq.n	8008da6 <_dtoa_r+0xab6>
 8008d52:	9b05      	ldr	r3, [sp, #20]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	dd02      	ble.n	8008d5e <_dtoa_r+0xa6e>
 8008d58:	9b02      	ldr	r3, [sp, #8]
 8008d5a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008d5e:	9b01      	ldr	r3, [sp, #4]
 8008d60:	f883 9000 	strb.w	r9, [r3]
 8008d64:	e774      	b.n	8008c50 <_dtoa_r+0x960>
 8008d66:	4638      	mov	r0, r7
 8008d68:	e7ba      	b.n	8008ce0 <_dtoa_r+0x9f0>
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	e7e1      	b.n	8008d32 <_dtoa_r+0xa42>
 8008d6e:	9b05      	ldr	r3, [sp, #20]
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	db04      	blt.n	8008d7e <_dtoa_r+0xa8e>
 8008d74:	9907      	ldr	r1, [sp, #28]
 8008d76:	430b      	orrs	r3, r1
 8008d78:	9906      	ldr	r1, [sp, #24]
 8008d7a:	430b      	orrs	r3, r1
 8008d7c:	d120      	bne.n	8008dc0 <_dtoa_r+0xad0>
 8008d7e:	2a00      	cmp	r2, #0
 8008d80:	dded      	ble.n	8008d5e <_dtoa_r+0xa6e>
 8008d82:	4651      	mov	r1, sl
 8008d84:	2201      	movs	r2, #1
 8008d86:	4620      	mov	r0, r4
 8008d88:	f000 fbb4 	bl	80094f4 <__lshift>
 8008d8c:	4631      	mov	r1, r6
 8008d8e:	4682      	mov	sl, r0
 8008d90:	f000 fc1c 	bl	80095cc <__mcmp>
 8008d94:	2800      	cmp	r0, #0
 8008d96:	dc03      	bgt.n	8008da0 <_dtoa_r+0xab0>
 8008d98:	d1e1      	bne.n	8008d5e <_dtoa_r+0xa6e>
 8008d9a:	f019 0f01 	tst.w	r9, #1
 8008d9e:	d0de      	beq.n	8008d5e <_dtoa_r+0xa6e>
 8008da0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008da4:	d1d8      	bne.n	8008d58 <_dtoa_r+0xa68>
 8008da6:	9a01      	ldr	r2, [sp, #4]
 8008da8:	2339      	movs	r3, #57	; 0x39
 8008daa:	7013      	strb	r3, [r2, #0]
 8008dac:	462b      	mov	r3, r5
 8008dae:	461d      	mov	r5, r3
 8008db0:	3b01      	subs	r3, #1
 8008db2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008db6:	2a39      	cmp	r2, #57	; 0x39
 8008db8:	d06c      	beq.n	8008e94 <_dtoa_r+0xba4>
 8008dba:	3201      	adds	r2, #1
 8008dbc:	701a      	strb	r2, [r3, #0]
 8008dbe:	e747      	b.n	8008c50 <_dtoa_r+0x960>
 8008dc0:	2a00      	cmp	r2, #0
 8008dc2:	dd07      	ble.n	8008dd4 <_dtoa_r+0xae4>
 8008dc4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008dc8:	d0ed      	beq.n	8008da6 <_dtoa_r+0xab6>
 8008dca:	9a01      	ldr	r2, [sp, #4]
 8008dcc:	f109 0301 	add.w	r3, r9, #1
 8008dd0:	7013      	strb	r3, [r2, #0]
 8008dd2:	e73d      	b.n	8008c50 <_dtoa_r+0x960>
 8008dd4:	9b04      	ldr	r3, [sp, #16]
 8008dd6:	9a08      	ldr	r2, [sp, #32]
 8008dd8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d043      	beq.n	8008e68 <_dtoa_r+0xb78>
 8008de0:	4651      	mov	r1, sl
 8008de2:	2300      	movs	r3, #0
 8008de4:	220a      	movs	r2, #10
 8008de6:	4620      	mov	r0, r4
 8008de8:	f000 f9d6 	bl	8009198 <__multadd>
 8008dec:	45b8      	cmp	r8, r7
 8008dee:	4682      	mov	sl, r0
 8008df0:	f04f 0300 	mov.w	r3, #0
 8008df4:	f04f 020a 	mov.w	r2, #10
 8008df8:	4641      	mov	r1, r8
 8008dfa:	4620      	mov	r0, r4
 8008dfc:	d107      	bne.n	8008e0e <_dtoa_r+0xb1e>
 8008dfe:	f000 f9cb 	bl	8009198 <__multadd>
 8008e02:	4680      	mov	r8, r0
 8008e04:	4607      	mov	r7, r0
 8008e06:	9b04      	ldr	r3, [sp, #16]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	9304      	str	r3, [sp, #16]
 8008e0c:	e775      	b.n	8008cfa <_dtoa_r+0xa0a>
 8008e0e:	f000 f9c3 	bl	8009198 <__multadd>
 8008e12:	4639      	mov	r1, r7
 8008e14:	4680      	mov	r8, r0
 8008e16:	2300      	movs	r3, #0
 8008e18:	220a      	movs	r2, #10
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	f000 f9bc 	bl	8009198 <__multadd>
 8008e20:	4607      	mov	r7, r0
 8008e22:	e7f0      	b.n	8008e06 <_dtoa_r+0xb16>
 8008e24:	9b04      	ldr	r3, [sp, #16]
 8008e26:	9301      	str	r3, [sp, #4]
 8008e28:	9d00      	ldr	r5, [sp, #0]
 8008e2a:	4631      	mov	r1, r6
 8008e2c:	4650      	mov	r0, sl
 8008e2e:	f7ff f9d4 	bl	80081da <quorem>
 8008e32:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008e36:	9b00      	ldr	r3, [sp, #0]
 8008e38:	f805 9b01 	strb.w	r9, [r5], #1
 8008e3c:	1aea      	subs	r2, r5, r3
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	4293      	cmp	r3, r2
 8008e42:	dd07      	ble.n	8008e54 <_dtoa_r+0xb64>
 8008e44:	4651      	mov	r1, sl
 8008e46:	2300      	movs	r3, #0
 8008e48:	220a      	movs	r2, #10
 8008e4a:	4620      	mov	r0, r4
 8008e4c:	f000 f9a4 	bl	8009198 <__multadd>
 8008e50:	4682      	mov	sl, r0
 8008e52:	e7ea      	b.n	8008e2a <_dtoa_r+0xb3a>
 8008e54:	9b01      	ldr	r3, [sp, #4]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	bfc8      	it	gt
 8008e5a:	461d      	movgt	r5, r3
 8008e5c:	9b00      	ldr	r3, [sp, #0]
 8008e5e:	bfd8      	it	le
 8008e60:	2501      	movle	r5, #1
 8008e62:	441d      	add	r5, r3
 8008e64:	f04f 0800 	mov.w	r8, #0
 8008e68:	4651      	mov	r1, sl
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f000 fb41 	bl	80094f4 <__lshift>
 8008e72:	4631      	mov	r1, r6
 8008e74:	4682      	mov	sl, r0
 8008e76:	f000 fba9 	bl	80095cc <__mcmp>
 8008e7a:	2800      	cmp	r0, #0
 8008e7c:	dc96      	bgt.n	8008dac <_dtoa_r+0xabc>
 8008e7e:	d102      	bne.n	8008e86 <_dtoa_r+0xb96>
 8008e80:	f019 0f01 	tst.w	r9, #1
 8008e84:	d192      	bne.n	8008dac <_dtoa_r+0xabc>
 8008e86:	462b      	mov	r3, r5
 8008e88:	461d      	mov	r5, r3
 8008e8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008e8e:	2a30      	cmp	r2, #48	; 0x30
 8008e90:	d0fa      	beq.n	8008e88 <_dtoa_r+0xb98>
 8008e92:	e6dd      	b.n	8008c50 <_dtoa_r+0x960>
 8008e94:	9a00      	ldr	r2, [sp, #0]
 8008e96:	429a      	cmp	r2, r3
 8008e98:	d189      	bne.n	8008dae <_dtoa_r+0xabe>
 8008e9a:	f10b 0b01 	add.w	fp, fp, #1
 8008e9e:	2331      	movs	r3, #49	; 0x31
 8008ea0:	e796      	b.n	8008dd0 <_dtoa_r+0xae0>
 8008ea2:	4b0a      	ldr	r3, [pc, #40]	; (8008ecc <_dtoa_r+0xbdc>)
 8008ea4:	f7ff ba99 	b.w	80083da <_dtoa_r+0xea>
 8008ea8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f47f aa6d 	bne.w	800838a <_dtoa_r+0x9a>
 8008eb0:	4b07      	ldr	r3, [pc, #28]	; (8008ed0 <_dtoa_r+0xbe0>)
 8008eb2:	f7ff ba92 	b.w	80083da <_dtoa_r+0xea>
 8008eb6:	9b01      	ldr	r3, [sp, #4]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	dcb5      	bgt.n	8008e28 <_dtoa_r+0xb38>
 8008ebc:	9b07      	ldr	r3, [sp, #28]
 8008ebe:	2b02      	cmp	r3, #2
 8008ec0:	f73f aeb1 	bgt.w	8008c26 <_dtoa_r+0x936>
 8008ec4:	e7b0      	b.n	8008e28 <_dtoa_r+0xb38>
 8008ec6:	bf00      	nop
 8008ec8:	0800a060 	.word	0x0800a060
 8008ecc:	08009fc0 	.word	0x08009fc0
 8008ed0:	08009fe4 	.word	0x08009fe4

08008ed4 <_free_r>:
 8008ed4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ed6:	2900      	cmp	r1, #0
 8008ed8:	d044      	beq.n	8008f64 <_free_r+0x90>
 8008eda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008ede:	9001      	str	r0, [sp, #4]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f1a1 0404 	sub.w	r4, r1, #4
 8008ee6:	bfb8      	it	lt
 8008ee8:	18e4      	addlt	r4, r4, r3
 8008eea:	f000 f8e7 	bl	80090bc <__malloc_lock>
 8008eee:	4a1e      	ldr	r2, [pc, #120]	; (8008f68 <_free_r+0x94>)
 8008ef0:	9801      	ldr	r0, [sp, #4]
 8008ef2:	6813      	ldr	r3, [r2, #0]
 8008ef4:	b933      	cbnz	r3, 8008f04 <_free_r+0x30>
 8008ef6:	6063      	str	r3, [r4, #4]
 8008ef8:	6014      	str	r4, [r2, #0]
 8008efa:	b003      	add	sp, #12
 8008efc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008f00:	f000 b8e2 	b.w	80090c8 <__malloc_unlock>
 8008f04:	42a3      	cmp	r3, r4
 8008f06:	d908      	bls.n	8008f1a <_free_r+0x46>
 8008f08:	6825      	ldr	r5, [r4, #0]
 8008f0a:	1961      	adds	r1, r4, r5
 8008f0c:	428b      	cmp	r3, r1
 8008f0e:	bf01      	itttt	eq
 8008f10:	6819      	ldreq	r1, [r3, #0]
 8008f12:	685b      	ldreq	r3, [r3, #4]
 8008f14:	1949      	addeq	r1, r1, r5
 8008f16:	6021      	streq	r1, [r4, #0]
 8008f18:	e7ed      	b.n	8008ef6 <_free_r+0x22>
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	685b      	ldr	r3, [r3, #4]
 8008f1e:	b10b      	cbz	r3, 8008f24 <_free_r+0x50>
 8008f20:	42a3      	cmp	r3, r4
 8008f22:	d9fa      	bls.n	8008f1a <_free_r+0x46>
 8008f24:	6811      	ldr	r1, [r2, #0]
 8008f26:	1855      	adds	r5, r2, r1
 8008f28:	42a5      	cmp	r5, r4
 8008f2a:	d10b      	bne.n	8008f44 <_free_r+0x70>
 8008f2c:	6824      	ldr	r4, [r4, #0]
 8008f2e:	4421      	add	r1, r4
 8008f30:	1854      	adds	r4, r2, r1
 8008f32:	42a3      	cmp	r3, r4
 8008f34:	6011      	str	r1, [r2, #0]
 8008f36:	d1e0      	bne.n	8008efa <_free_r+0x26>
 8008f38:	681c      	ldr	r4, [r3, #0]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	6053      	str	r3, [r2, #4]
 8008f3e:	440c      	add	r4, r1
 8008f40:	6014      	str	r4, [r2, #0]
 8008f42:	e7da      	b.n	8008efa <_free_r+0x26>
 8008f44:	d902      	bls.n	8008f4c <_free_r+0x78>
 8008f46:	230c      	movs	r3, #12
 8008f48:	6003      	str	r3, [r0, #0]
 8008f4a:	e7d6      	b.n	8008efa <_free_r+0x26>
 8008f4c:	6825      	ldr	r5, [r4, #0]
 8008f4e:	1961      	adds	r1, r4, r5
 8008f50:	428b      	cmp	r3, r1
 8008f52:	bf04      	itt	eq
 8008f54:	6819      	ldreq	r1, [r3, #0]
 8008f56:	685b      	ldreq	r3, [r3, #4]
 8008f58:	6063      	str	r3, [r4, #4]
 8008f5a:	bf04      	itt	eq
 8008f5c:	1949      	addeq	r1, r1, r5
 8008f5e:	6021      	streq	r1, [r4, #0]
 8008f60:	6054      	str	r4, [r2, #4]
 8008f62:	e7ca      	b.n	8008efa <_free_r+0x26>
 8008f64:	b003      	add	sp, #12
 8008f66:	bd30      	pop	{r4, r5, pc}
 8008f68:	2000081c 	.word	0x2000081c

08008f6c <malloc>:
 8008f6c:	4b02      	ldr	r3, [pc, #8]	; (8008f78 <malloc+0xc>)
 8008f6e:	4601      	mov	r1, r0
 8008f70:	6818      	ldr	r0, [r3, #0]
 8008f72:	f000 b823 	b.w	8008fbc <_malloc_r>
 8008f76:	bf00      	nop
 8008f78:	200000fc 	.word	0x200000fc

08008f7c <sbrk_aligned>:
 8008f7c:	b570      	push	{r4, r5, r6, lr}
 8008f7e:	4e0e      	ldr	r6, [pc, #56]	; (8008fb8 <sbrk_aligned+0x3c>)
 8008f80:	460c      	mov	r4, r1
 8008f82:	6831      	ldr	r1, [r6, #0]
 8008f84:	4605      	mov	r5, r0
 8008f86:	b911      	cbnz	r1, 8008f8e <sbrk_aligned+0x12>
 8008f88:	f000 fcce 	bl	8009928 <_sbrk_r>
 8008f8c:	6030      	str	r0, [r6, #0]
 8008f8e:	4621      	mov	r1, r4
 8008f90:	4628      	mov	r0, r5
 8008f92:	f000 fcc9 	bl	8009928 <_sbrk_r>
 8008f96:	1c43      	adds	r3, r0, #1
 8008f98:	d00a      	beq.n	8008fb0 <sbrk_aligned+0x34>
 8008f9a:	1cc4      	adds	r4, r0, #3
 8008f9c:	f024 0403 	bic.w	r4, r4, #3
 8008fa0:	42a0      	cmp	r0, r4
 8008fa2:	d007      	beq.n	8008fb4 <sbrk_aligned+0x38>
 8008fa4:	1a21      	subs	r1, r4, r0
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f000 fcbe 	bl	8009928 <_sbrk_r>
 8008fac:	3001      	adds	r0, #1
 8008fae:	d101      	bne.n	8008fb4 <sbrk_aligned+0x38>
 8008fb0:	f04f 34ff 	mov.w	r4, #4294967295
 8008fb4:	4620      	mov	r0, r4
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}
 8008fb8:	20000820 	.word	0x20000820

08008fbc <_malloc_r>:
 8008fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc0:	1ccd      	adds	r5, r1, #3
 8008fc2:	f025 0503 	bic.w	r5, r5, #3
 8008fc6:	3508      	adds	r5, #8
 8008fc8:	2d0c      	cmp	r5, #12
 8008fca:	bf38      	it	cc
 8008fcc:	250c      	movcc	r5, #12
 8008fce:	2d00      	cmp	r5, #0
 8008fd0:	4607      	mov	r7, r0
 8008fd2:	db01      	blt.n	8008fd8 <_malloc_r+0x1c>
 8008fd4:	42a9      	cmp	r1, r5
 8008fd6:	d905      	bls.n	8008fe4 <_malloc_r+0x28>
 8008fd8:	230c      	movs	r3, #12
 8008fda:	603b      	str	r3, [r7, #0]
 8008fdc:	2600      	movs	r6, #0
 8008fde:	4630      	mov	r0, r6
 8008fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fe4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80090b8 <_malloc_r+0xfc>
 8008fe8:	f000 f868 	bl	80090bc <__malloc_lock>
 8008fec:	f8d8 3000 	ldr.w	r3, [r8]
 8008ff0:	461c      	mov	r4, r3
 8008ff2:	bb5c      	cbnz	r4, 800904c <_malloc_r+0x90>
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	f7ff ffc0 	bl	8008f7c <sbrk_aligned>
 8008ffc:	1c43      	adds	r3, r0, #1
 8008ffe:	4604      	mov	r4, r0
 8009000:	d155      	bne.n	80090ae <_malloc_r+0xf2>
 8009002:	f8d8 4000 	ldr.w	r4, [r8]
 8009006:	4626      	mov	r6, r4
 8009008:	2e00      	cmp	r6, #0
 800900a:	d145      	bne.n	8009098 <_malloc_r+0xdc>
 800900c:	2c00      	cmp	r4, #0
 800900e:	d048      	beq.n	80090a2 <_malloc_r+0xe6>
 8009010:	6823      	ldr	r3, [r4, #0]
 8009012:	4631      	mov	r1, r6
 8009014:	4638      	mov	r0, r7
 8009016:	eb04 0903 	add.w	r9, r4, r3
 800901a:	f000 fc85 	bl	8009928 <_sbrk_r>
 800901e:	4581      	cmp	r9, r0
 8009020:	d13f      	bne.n	80090a2 <_malloc_r+0xe6>
 8009022:	6821      	ldr	r1, [r4, #0]
 8009024:	1a6d      	subs	r5, r5, r1
 8009026:	4629      	mov	r1, r5
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff ffa7 	bl	8008f7c <sbrk_aligned>
 800902e:	3001      	adds	r0, #1
 8009030:	d037      	beq.n	80090a2 <_malloc_r+0xe6>
 8009032:	6823      	ldr	r3, [r4, #0]
 8009034:	442b      	add	r3, r5
 8009036:	6023      	str	r3, [r4, #0]
 8009038:	f8d8 3000 	ldr.w	r3, [r8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d038      	beq.n	80090b2 <_malloc_r+0xf6>
 8009040:	685a      	ldr	r2, [r3, #4]
 8009042:	42a2      	cmp	r2, r4
 8009044:	d12b      	bne.n	800909e <_malloc_r+0xe2>
 8009046:	2200      	movs	r2, #0
 8009048:	605a      	str	r2, [r3, #4]
 800904a:	e00f      	b.n	800906c <_malloc_r+0xb0>
 800904c:	6822      	ldr	r2, [r4, #0]
 800904e:	1b52      	subs	r2, r2, r5
 8009050:	d41f      	bmi.n	8009092 <_malloc_r+0xd6>
 8009052:	2a0b      	cmp	r2, #11
 8009054:	d917      	bls.n	8009086 <_malloc_r+0xca>
 8009056:	1961      	adds	r1, r4, r5
 8009058:	42a3      	cmp	r3, r4
 800905a:	6025      	str	r5, [r4, #0]
 800905c:	bf18      	it	ne
 800905e:	6059      	strne	r1, [r3, #4]
 8009060:	6863      	ldr	r3, [r4, #4]
 8009062:	bf08      	it	eq
 8009064:	f8c8 1000 	streq.w	r1, [r8]
 8009068:	5162      	str	r2, [r4, r5]
 800906a:	604b      	str	r3, [r1, #4]
 800906c:	4638      	mov	r0, r7
 800906e:	f104 060b 	add.w	r6, r4, #11
 8009072:	f000 f829 	bl	80090c8 <__malloc_unlock>
 8009076:	f026 0607 	bic.w	r6, r6, #7
 800907a:	1d23      	adds	r3, r4, #4
 800907c:	1af2      	subs	r2, r6, r3
 800907e:	d0ae      	beq.n	8008fde <_malloc_r+0x22>
 8009080:	1b9b      	subs	r3, r3, r6
 8009082:	50a3      	str	r3, [r4, r2]
 8009084:	e7ab      	b.n	8008fde <_malloc_r+0x22>
 8009086:	42a3      	cmp	r3, r4
 8009088:	6862      	ldr	r2, [r4, #4]
 800908a:	d1dd      	bne.n	8009048 <_malloc_r+0x8c>
 800908c:	f8c8 2000 	str.w	r2, [r8]
 8009090:	e7ec      	b.n	800906c <_malloc_r+0xb0>
 8009092:	4623      	mov	r3, r4
 8009094:	6864      	ldr	r4, [r4, #4]
 8009096:	e7ac      	b.n	8008ff2 <_malloc_r+0x36>
 8009098:	4634      	mov	r4, r6
 800909a:	6876      	ldr	r6, [r6, #4]
 800909c:	e7b4      	b.n	8009008 <_malloc_r+0x4c>
 800909e:	4613      	mov	r3, r2
 80090a0:	e7cc      	b.n	800903c <_malloc_r+0x80>
 80090a2:	230c      	movs	r3, #12
 80090a4:	603b      	str	r3, [r7, #0]
 80090a6:	4638      	mov	r0, r7
 80090a8:	f000 f80e 	bl	80090c8 <__malloc_unlock>
 80090ac:	e797      	b.n	8008fde <_malloc_r+0x22>
 80090ae:	6025      	str	r5, [r4, #0]
 80090b0:	e7dc      	b.n	800906c <_malloc_r+0xb0>
 80090b2:	605b      	str	r3, [r3, #4]
 80090b4:	deff      	udf	#255	; 0xff
 80090b6:	bf00      	nop
 80090b8:	2000081c 	.word	0x2000081c

080090bc <__malloc_lock>:
 80090bc:	4801      	ldr	r0, [pc, #4]	; (80090c4 <__malloc_lock+0x8>)
 80090be:	f7ff b88a 	b.w	80081d6 <__retarget_lock_acquire_recursive>
 80090c2:	bf00      	nop
 80090c4:	20000818 	.word	0x20000818

080090c8 <__malloc_unlock>:
 80090c8:	4801      	ldr	r0, [pc, #4]	; (80090d0 <__malloc_unlock+0x8>)
 80090ca:	f7ff b885 	b.w	80081d8 <__retarget_lock_release_recursive>
 80090ce:	bf00      	nop
 80090d0:	20000818 	.word	0x20000818

080090d4 <_Balloc>:
 80090d4:	b570      	push	{r4, r5, r6, lr}
 80090d6:	69c6      	ldr	r6, [r0, #28]
 80090d8:	4604      	mov	r4, r0
 80090da:	460d      	mov	r5, r1
 80090dc:	b976      	cbnz	r6, 80090fc <_Balloc+0x28>
 80090de:	2010      	movs	r0, #16
 80090e0:	f7ff ff44 	bl	8008f6c <malloc>
 80090e4:	4602      	mov	r2, r0
 80090e6:	61e0      	str	r0, [r4, #28]
 80090e8:	b920      	cbnz	r0, 80090f4 <_Balloc+0x20>
 80090ea:	4b18      	ldr	r3, [pc, #96]	; (800914c <_Balloc+0x78>)
 80090ec:	4818      	ldr	r0, [pc, #96]	; (8009150 <_Balloc+0x7c>)
 80090ee:	216b      	movs	r1, #107	; 0x6b
 80090f0:	f000 fc38 	bl	8009964 <__assert_func>
 80090f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80090f8:	6006      	str	r6, [r0, #0]
 80090fa:	60c6      	str	r6, [r0, #12]
 80090fc:	69e6      	ldr	r6, [r4, #28]
 80090fe:	68f3      	ldr	r3, [r6, #12]
 8009100:	b183      	cbz	r3, 8009124 <_Balloc+0x50>
 8009102:	69e3      	ldr	r3, [r4, #28]
 8009104:	68db      	ldr	r3, [r3, #12]
 8009106:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800910a:	b9b8      	cbnz	r0, 800913c <_Balloc+0x68>
 800910c:	2101      	movs	r1, #1
 800910e:	fa01 f605 	lsl.w	r6, r1, r5
 8009112:	1d72      	adds	r2, r6, #5
 8009114:	0092      	lsls	r2, r2, #2
 8009116:	4620      	mov	r0, r4
 8009118:	f000 fc42 	bl	80099a0 <_calloc_r>
 800911c:	b160      	cbz	r0, 8009138 <_Balloc+0x64>
 800911e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009122:	e00e      	b.n	8009142 <_Balloc+0x6e>
 8009124:	2221      	movs	r2, #33	; 0x21
 8009126:	2104      	movs	r1, #4
 8009128:	4620      	mov	r0, r4
 800912a:	f000 fc39 	bl	80099a0 <_calloc_r>
 800912e:	69e3      	ldr	r3, [r4, #28]
 8009130:	60f0      	str	r0, [r6, #12]
 8009132:	68db      	ldr	r3, [r3, #12]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1e4      	bne.n	8009102 <_Balloc+0x2e>
 8009138:	2000      	movs	r0, #0
 800913a:	bd70      	pop	{r4, r5, r6, pc}
 800913c:	6802      	ldr	r2, [r0, #0]
 800913e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009142:	2300      	movs	r3, #0
 8009144:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009148:	e7f7      	b.n	800913a <_Balloc+0x66>
 800914a:	bf00      	nop
 800914c:	08009ff1 	.word	0x08009ff1
 8009150:	0800a071 	.word	0x0800a071

08009154 <_Bfree>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	69c6      	ldr	r6, [r0, #28]
 8009158:	4605      	mov	r5, r0
 800915a:	460c      	mov	r4, r1
 800915c:	b976      	cbnz	r6, 800917c <_Bfree+0x28>
 800915e:	2010      	movs	r0, #16
 8009160:	f7ff ff04 	bl	8008f6c <malloc>
 8009164:	4602      	mov	r2, r0
 8009166:	61e8      	str	r0, [r5, #28]
 8009168:	b920      	cbnz	r0, 8009174 <_Bfree+0x20>
 800916a:	4b09      	ldr	r3, [pc, #36]	; (8009190 <_Bfree+0x3c>)
 800916c:	4809      	ldr	r0, [pc, #36]	; (8009194 <_Bfree+0x40>)
 800916e:	218f      	movs	r1, #143	; 0x8f
 8009170:	f000 fbf8 	bl	8009964 <__assert_func>
 8009174:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009178:	6006      	str	r6, [r0, #0]
 800917a:	60c6      	str	r6, [r0, #12]
 800917c:	b13c      	cbz	r4, 800918e <_Bfree+0x3a>
 800917e:	69eb      	ldr	r3, [r5, #28]
 8009180:	6862      	ldr	r2, [r4, #4]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009188:	6021      	str	r1, [r4, #0]
 800918a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800918e:	bd70      	pop	{r4, r5, r6, pc}
 8009190:	08009ff1 	.word	0x08009ff1
 8009194:	0800a071 	.word	0x0800a071

08009198 <__multadd>:
 8009198:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919c:	690d      	ldr	r5, [r1, #16]
 800919e:	4607      	mov	r7, r0
 80091a0:	460c      	mov	r4, r1
 80091a2:	461e      	mov	r6, r3
 80091a4:	f101 0c14 	add.w	ip, r1, #20
 80091a8:	2000      	movs	r0, #0
 80091aa:	f8dc 3000 	ldr.w	r3, [ip]
 80091ae:	b299      	uxth	r1, r3
 80091b0:	fb02 6101 	mla	r1, r2, r1, r6
 80091b4:	0c1e      	lsrs	r6, r3, #16
 80091b6:	0c0b      	lsrs	r3, r1, #16
 80091b8:	fb02 3306 	mla	r3, r2, r6, r3
 80091bc:	b289      	uxth	r1, r1
 80091be:	3001      	adds	r0, #1
 80091c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80091c4:	4285      	cmp	r5, r0
 80091c6:	f84c 1b04 	str.w	r1, [ip], #4
 80091ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80091ce:	dcec      	bgt.n	80091aa <__multadd+0x12>
 80091d0:	b30e      	cbz	r6, 8009216 <__multadd+0x7e>
 80091d2:	68a3      	ldr	r3, [r4, #8]
 80091d4:	42ab      	cmp	r3, r5
 80091d6:	dc19      	bgt.n	800920c <__multadd+0x74>
 80091d8:	6861      	ldr	r1, [r4, #4]
 80091da:	4638      	mov	r0, r7
 80091dc:	3101      	adds	r1, #1
 80091de:	f7ff ff79 	bl	80090d4 <_Balloc>
 80091e2:	4680      	mov	r8, r0
 80091e4:	b928      	cbnz	r0, 80091f2 <__multadd+0x5a>
 80091e6:	4602      	mov	r2, r0
 80091e8:	4b0c      	ldr	r3, [pc, #48]	; (800921c <__multadd+0x84>)
 80091ea:	480d      	ldr	r0, [pc, #52]	; (8009220 <__multadd+0x88>)
 80091ec:	21ba      	movs	r1, #186	; 0xba
 80091ee:	f000 fbb9 	bl	8009964 <__assert_func>
 80091f2:	6922      	ldr	r2, [r4, #16]
 80091f4:	3202      	adds	r2, #2
 80091f6:	f104 010c 	add.w	r1, r4, #12
 80091fa:	0092      	lsls	r2, r2, #2
 80091fc:	300c      	adds	r0, #12
 80091fe:	f000 fba3 	bl	8009948 <memcpy>
 8009202:	4621      	mov	r1, r4
 8009204:	4638      	mov	r0, r7
 8009206:	f7ff ffa5 	bl	8009154 <_Bfree>
 800920a:	4644      	mov	r4, r8
 800920c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009210:	3501      	adds	r5, #1
 8009212:	615e      	str	r6, [r3, #20]
 8009214:	6125      	str	r5, [r4, #16]
 8009216:	4620      	mov	r0, r4
 8009218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800921c:	0800a060 	.word	0x0800a060
 8009220:	0800a071 	.word	0x0800a071

08009224 <__hi0bits>:
 8009224:	0c03      	lsrs	r3, r0, #16
 8009226:	041b      	lsls	r3, r3, #16
 8009228:	b9d3      	cbnz	r3, 8009260 <__hi0bits+0x3c>
 800922a:	0400      	lsls	r0, r0, #16
 800922c:	2310      	movs	r3, #16
 800922e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009232:	bf04      	itt	eq
 8009234:	0200      	lsleq	r0, r0, #8
 8009236:	3308      	addeq	r3, #8
 8009238:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800923c:	bf04      	itt	eq
 800923e:	0100      	lsleq	r0, r0, #4
 8009240:	3304      	addeq	r3, #4
 8009242:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009246:	bf04      	itt	eq
 8009248:	0080      	lsleq	r0, r0, #2
 800924a:	3302      	addeq	r3, #2
 800924c:	2800      	cmp	r0, #0
 800924e:	db05      	blt.n	800925c <__hi0bits+0x38>
 8009250:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009254:	f103 0301 	add.w	r3, r3, #1
 8009258:	bf08      	it	eq
 800925a:	2320      	moveq	r3, #32
 800925c:	4618      	mov	r0, r3
 800925e:	4770      	bx	lr
 8009260:	2300      	movs	r3, #0
 8009262:	e7e4      	b.n	800922e <__hi0bits+0xa>

08009264 <__lo0bits>:
 8009264:	6803      	ldr	r3, [r0, #0]
 8009266:	f013 0207 	ands.w	r2, r3, #7
 800926a:	d00c      	beq.n	8009286 <__lo0bits+0x22>
 800926c:	07d9      	lsls	r1, r3, #31
 800926e:	d422      	bmi.n	80092b6 <__lo0bits+0x52>
 8009270:	079a      	lsls	r2, r3, #30
 8009272:	bf49      	itett	mi
 8009274:	085b      	lsrmi	r3, r3, #1
 8009276:	089b      	lsrpl	r3, r3, #2
 8009278:	6003      	strmi	r3, [r0, #0]
 800927a:	2201      	movmi	r2, #1
 800927c:	bf5c      	itt	pl
 800927e:	6003      	strpl	r3, [r0, #0]
 8009280:	2202      	movpl	r2, #2
 8009282:	4610      	mov	r0, r2
 8009284:	4770      	bx	lr
 8009286:	b299      	uxth	r1, r3
 8009288:	b909      	cbnz	r1, 800928e <__lo0bits+0x2a>
 800928a:	0c1b      	lsrs	r3, r3, #16
 800928c:	2210      	movs	r2, #16
 800928e:	b2d9      	uxtb	r1, r3
 8009290:	b909      	cbnz	r1, 8009296 <__lo0bits+0x32>
 8009292:	3208      	adds	r2, #8
 8009294:	0a1b      	lsrs	r3, r3, #8
 8009296:	0719      	lsls	r1, r3, #28
 8009298:	bf04      	itt	eq
 800929a:	091b      	lsreq	r3, r3, #4
 800929c:	3204      	addeq	r2, #4
 800929e:	0799      	lsls	r1, r3, #30
 80092a0:	bf04      	itt	eq
 80092a2:	089b      	lsreq	r3, r3, #2
 80092a4:	3202      	addeq	r2, #2
 80092a6:	07d9      	lsls	r1, r3, #31
 80092a8:	d403      	bmi.n	80092b2 <__lo0bits+0x4e>
 80092aa:	085b      	lsrs	r3, r3, #1
 80092ac:	f102 0201 	add.w	r2, r2, #1
 80092b0:	d003      	beq.n	80092ba <__lo0bits+0x56>
 80092b2:	6003      	str	r3, [r0, #0]
 80092b4:	e7e5      	b.n	8009282 <__lo0bits+0x1e>
 80092b6:	2200      	movs	r2, #0
 80092b8:	e7e3      	b.n	8009282 <__lo0bits+0x1e>
 80092ba:	2220      	movs	r2, #32
 80092bc:	e7e1      	b.n	8009282 <__lo0bits+0x1e>
	...

080092c0 <__i2b>:
 80092c0:	b510      	push	{r4, lr}
 80092c2:	460c      	mov	r4, r1
 80092c4:	2101      	movs	r1, #1
 80092c6:	f7ff ff05 	bl	80090d4 <_Balloc>
 80092ca:	4602      	mov	r2, r0
 80092cc:	b928      	cbnz	r0, 80092da <__i2b+0x1a>
 80092ce:	4b05      	ldr	r3, [pc, #20]	; (80092e4 <__i2b+0x24>)
 80092d0:	4805      	ldr	r0, [pc, #20]	; (80092e8 <__i2b+0x28>)
 80092d2:	f240 1145 	movw	r1, #325	; 0x145
 80092d6:	f000 fb45 	bl	8009964 <__assert_func>
 80092da:	2301      	movs	r3, #1
 80092dc:	6144      	str	r4, [r0, #20]
 80092de:	6103      	str	r3, [r0, #16]
 80092e0:	bd10      	pop	{r4, pc}
 80092e2:	bf00      	nop
 80092e4:	0800a060 	.word	0x0800a060
 80092e8:	0800a071 	.word	0x0800a071

080092ec <__multiply>:
 80092ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092f0:	4691      	mov	r9, r2
 80092f2:	690a      	ldr	r2, [r1, #16]
 80092f4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80092f8:	429a      	cmp	r2, r3
 80092fa:	bfb8      	it	lt
 80092fc:	460b      	movlt	r3, r1
 80092fe:	460c      	mov	r4, r1
 8009300:	bfbc      	itt	lt
 8009302:	464c      	movlt	r4, r9
 8009304:	4699      	movlt	r9, r3
 8009306:	6927      	ldr	r7, [r4, #16]
 8009308:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800930c:	68a3      	ldr	r3, [r4, #8]
 800930e:	6861      	ldr	r1, [r4, #4]
 8009310:	eb07 060a 	add.w	r6, r7, sl
 8009314:	42b3      	cmp	r3, r6
 8009316:	b085      	sub	sp, #20
 8009318:	bfb8      	it	lt
 800931a:	3101      	addlt	r1, #1
 800931c:	f7ff feda 	bl	80090d4 <_Balloc>
 8009320:	b930      	cbnz	r0, 8009330 <__multiply+0x44>
 8009322:	4602      	mov	r2, r0
 8009324:	4b44      	ldr	r3, [pc, #272]	; (8009438 <__multiply+0x14c>)
 8009326:	4845      	ldr	r0, [pc, #276]	; (800943c <__multiply+0x150>)
 8009328:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800932c:	f000 fb1a 	bl	8009964 <__assert_func>
 8009330:	f100 0514 	add.w	r5, r0, #20
 8009334:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009338:	462b      	mov	r3, r5
 800933a:	2200      	movs	r2, #0
 800933c:	4543      	cmp	r3, r8
 800933e:	d321      	bcc.n	8009384 <__multiply+0x98>
 8009340:	f104 0314 	add.w	r3, r4, #20
 8009344:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009348:	f109 0314 	add.w	r3, r9, #20
 800934c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009350:	9202      	str	r2, [sp, #8]
 8009352:	1b3a      	subs	r2, r7, r4
 8009354:	3a15      	subs	r2, #21
 8009356:	f022 0203 	bic.w	r2, r2, #3
 800935a:	3204      	adds	r2, #4
 800935c:	f104 0115 	add.w	r1, r4, #21
 8009360:	428f      	cmp	r7, r1
 8009362:	bf38      	it	cc
 8009364:	2204      	movcc	r2, #4
 8009366:	9201      	str	r2, [sp, #4]
 8009368:	9a02      	ldr	r2, [sp, #8]
 800936a:	9303      	str	r3, [sp, #12]
 800936c:	429a      	cmp	r2, r3
 800936e:	d80c      	bhi.n	800938a <__multiply+0x9e>
 8009370:	2e00      	cmp	r6, #0
 8009372:	dd03      	ble.n	800937c <__multiply+0x90>
 8009374:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009378:	2b00      	cmp	r3, #0
 800937a:	d05b      	beq.n	8009434 <__multiply+0x148>
 800937c:	6106      	str	r6, [r0, #16]
 800937e:	b005      	add	sp, #20
 8009380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009384:	f843 2b04 	str.w	r2, [r3], #4
 8009388:	e7d8      	b.n	800933c <__multiply+0x50>
 800938a:	f8b3 a000 	ldrh.w	sl, [r3]
 800938e:	f1ba 0f00 	cmp.w	sl, #0
 8009392:	d024      	beq.n	80093de <__multiply+0xf2>
 8009394:	f104 0e14 	add.w	lr, r4, #20
 8009398:	46a9      	mov	r9, r5
 800939a:	f04f 0c00 	mov.w	ip, #0
 800939e:	f85e 2b04 	ldr.w	r2, [lr], #4
 80093a2:	f8d9 1000 	ldr.w	r1, [r9]
 80093a6:	fa1f fb82 	uxth.w	fp, r2
 80093aa:	b289      	uxth	r1, r1
 80093ac:	fb0a 110b 	mla	r1, sl, fp, r1
 80093b0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80093b4:	f8d9 2000 	ldr.w	r2, [r9]
 80093b8:	4461      	add	r1, ip
 80093ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80093be:	fb0a c20b 	mla	r2, sl, fp, ip
 80093c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093c6:	b289      	uxth	r1, r1
 80093c8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80093cc:	4577      	cmp	r7, lr
 80093ce:	f849 1b04 	str.w	r1, [r9], #4
 80093d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80093d6:	d8e2      	bhi.n	800939e <__multiply+0xb2>
 80093d8:	9a01      	ldr	r2, [sp, #4]
 80093da:	f845 c002 	str.w	ip, [r5, r2]
 80093de:	9a03      	ldr	r2, [sp, #12]
 80093e0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80093e4:	3304      	adds	r3, #4
 80093e6:	f1b9 0f00 	cmp.w	r9, #0
 80093ea:	d021      	beq.n	8009430 <__multiply+0x144>
 80093ec:	6829      	ldr	r1, [r5, #0]
 80093ee:	f104 0c14 	add.w	ip, r4, #20
 80093f2:	46ae      	mov	lr, r5
 80093f4:	f04f 0a00 	mov.w	sl, #0
 80093f8:	f8bc b000 	ldrh.w	fp, [ip]
 80093fc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009400:	fb09 220b 	mla	r2, r9, fp, r2
 8009404:	4452      	add	r2, sl
 8009406:	b289      	uxth	r1, r1
 8009408:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800940c:	f84e 1b04 	str.w	r1, [lr], #4
 8009410:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009414:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009418:	f8be 1000 	ldrh.w	r1, [lr]
 800941c:	fb09 110a 	mla	r1, r9, sl, r1
 8009420:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009424:	4567      	cmp	r7, ip
 8009426:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800942a:	d8e5      	bhi.n	80093f8 <__multiply+0x10c>
 800942c:	9a01      	ldr	r2, [sp, #4]
 800942e:	50a9      	str	r1, [r5, r2]
 8009430:	3504      	adds	r5, #4
 8009432:	e799      	b.n	8009368 <__multiply+0x7c>
 8009434:	3e01      	subs	r6, #1
 8009436:	e79b      	b.n	8009370 <__multiply+0x84>
 8009438:	0800a060 	.word	0x0800a060
 800943c:	0800a071 	.word	0x0800a071

08009440 <__pow5mult>:
 8009440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009444:	4615      	mov	r5, r2
 8009446:	f012 0203 	ands.w	r2, r2, #3
 800944a:	4606      	mov	r6, r0
 800944c:	460f      	mov	r7, r1
 800944e:	d007      	beq.n	8009460 <__pow5mult+0x20>
 8009450:	4c25      	ldr	r4, [pc, #148]	; (80094e8 <__pow5mult+0xa8>)
 8009452:	3a01      	subs	r2, #1
 8009454:	2300      	movs	r3, #0
 8009456:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800945a:	f7ff fe9d 	bl	8009198 <__multadd>
 800945e:	4607      	mov	r7, r0
 8009460:	10ad      	asrs	r5, r5, #2
 8009462:	d03d      	beq.n	80094e0 <__pow5mult+0xa0>
 8009464:	69f4      	ldr	r4, [r6, #28]
 8009466:	b97c      	cbnz	r4, 8009488 <__pow5mult+0x48>
 8009468:	2010      	movs	r0, #16
 800946a:	f7ff fd7f 	bl	8008f6c <malloc>
 800946e:	4602      	mov	r2, r0
 8009470:	61f0      	str	r0, [r6, #28]
 8009472:	b928      	cbnz	r0, 8009480 <__pow5mult+0x40>
 8009474:	4b1d      	ldr	r3, [pc, #116]	; (80094ec <__pow5mult+0xac>)
 8009476:	481e      	ldr	r0, [pc, #120]	; (80094f0 <__pow5mult+0xb0>)
 8009478:	f240 11b3 	movw	r1, #435	; 0x1b3
 800947c:	f000 fa72 	bl	8009964 <__assert_func>
 8009480:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009484:	6004      	str	r4, [r0, #0]
 8009486:	60c4      	str	r4, [r0, #12]
 8009488:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800948c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009490:	b94c      	cbnz	r4, 80094a6 <__pow5mult+0x66>
 8009492:	f240 2171 	movw	r1, #625	; 0x271
 8009496:	4630      	mov	r0, r6
 8009498:	f7ff ff12 	bl	80092c0 <__i2b>
 800949c:	2300      	movs	r3, #0
 800949e:	f8c8 0008 	str.w	r0, [r8, #8]
 80094a2:	4604      	mov	r4, r0
 80094a4:	6003      	str	r3, [r0, #0]
 80094a6:	f04f 0900 	mov.w	r9, #0
 80094aa:	07eb      	lsls	r3, r5, #31
 80094ac:	d50a      	bpl.n	80094c4 <__pow5mult+0x84>
 80094ae:	4639      	mov	r1, r7
 80094b0:	4622      	mov	r2, r4
 80094b2:	4630      	mov	r0, r6
 80094b4:	f7ff ff1a 	bl	80092ec <__multiply>
 80094b8:	4639      	mov	r1, r7
 80094ba:	4680      	mov	r8, r0
 80094bc:	4630      	mov	r0, r6
 80094be:	f7ff fe49 	bl	8009154 <_Bfree>
 80094c2:	4647      	mov	r7, r8
 80094c4:	106d      	asrs	r5, r5, #1
 80094c6:	d00b      	beq.n	80094e0 <__pow5mult+0xa0>
 80094c8:	6820      	ldr	r0, [r4, #0]
 80094ca:	b938      	cbnz	r0, 80094dc <__pow5mult+0x9c>
 80094cc:	4622      	mov	r2, r4
 80094ce:	4621      	mov	r1, r4
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7ff ff0b 	bl	80092ec <__multiply>
 80094d6:	6020      	str	r0, [r4, #0]
 80094d8:	f8c0 9000 	str.w	r9, [r0]
 80094dc:	4604      	mov	r4, r0
 80094de:	e7e4      	b.n	80094aa <__pow5mult+0x6a>
 80094e0:	4638      	mov	r0, r7
 80094e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094e6:	bf00      	nop
 80094e8:	0800a1c0 	.word	0x0800a1c0
 80094ec:	08009ff1 	.word	0x08009ff1
 80094f0:	0800a071 	.word	0x0800a071

080094f4 <__lshift>:
 80094f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094f8:	460c      	mov	r4, r1
 80094fa:	6849      	ldr	r1, [r1, #4]
 80094fc:	6923      	ldr	r3, [r4, #16]
 80094fe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009502:	68a3      	ldr	r3, [r4, #8]
 8009504:	4607      	mov	r7, r0
 8009506:	4691      	mov	r9, r2
 8009508:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800950c:	f108 0601 	add.w	r6, r8, #1
 8009510:	42b3      	cmp	r3, r6
 8009512:	db0b      	blt.n	800952c <__lshift+0x38>
 8009514:	4638      	mov	r0, r7
 8009516:	f7ff fddd 	bl	80090d4 <_Balloc>
 800951a:	4605      	mov	r5, r0
 800951c:	b948      	cbnz	r0, 8009532 <__lshift+0x3e>
 800951e:	4602      	mov	r2, r0
 8009520:	4b28      	ldr	r3, [pc, #160]	; (80095c4 <__lshift+0xd0>)
 8009522:	4829      	ldr	r0, [pc, #164]	; (80095c8 <__lshift+0xd4>)
 8009524:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009528:	f000 fa1c 	bl	8009964 <__assert_func>
 800952c:	3101      	adds	r1, #1
 800952e:	005b      	lsls	r3, r3, #1
 8009530:	e7ee      	b.n	8009510 <__lshift+0x1c>
 8009532:	2300      	movs	r3, #0
 8009534:	f100 0114 	add.w	r1, r0, #20
 8009538:	f100 0210 	add.w	r2, r0, #16
 800953c:	4618      	mov	r0, r3
 800953e:	4553      	cmp	r3, sl
 8009540:	db33      	blt.n	80095aa <__lshift+0xb6>
 8009542:	6920      	ldr	r0, [r4, #16]
 8009544:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009548:	f104 0314 	add.w	r3, r4, #20
 800954c:	f019 091f 	ands.w	r9, r9, #31
 8009550:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009554:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009558:	d02b      	beq.n	80095b2 <__lshift+0xbe>
 800955a:	f1c9 0e20 	rsb	lr, r9, #32
 800955e:	468a      	mov	sl, r1
 8009560:	2200      	movs	r2, #0
 8009562:	6818      	ldr	r0, [r3, #0]
 8009564:	fa00 f009 	lsl.w	r0, r0, r9
 8009568:	4310      	orrs	r0, r2
 800956a:	f84a 0b04 	str.w	r0, [sl], #4
 800956e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009572:	459c      	cmp	ip, r3
 8009574:	fa22 f20e 	lsr.w	r2, r2, lr
 8009578:	d8f3      	bhi.n	8009562 <__lshift+0x6e>
 800957a:	ebac 0304 	sub.w	r3, ip, r4
 800957e:	3b15      	subs	r3, #21
 8009580:	f023 0303 	bic.w	r3, r3, #3
 8009584:	3304      	adds	r3, #4
 8009586:	f104 0015 	add.w	r0, r4, #21
 800958a:	4584      	cmp	ip, r0
 800958c:	bf38      	it	cc
 800958e:	2304      	movcc	r3, #4
 8009590:	50ca      	str	r2, [r1, r3]
 8009592:	b10a      	cbz	r2, 8009598 <__lshift+0xa4>
 8009594:	f108 0602 	add.w	r6, r8, #2
 8009598:	3e01      	subs	r6, #1
 800959a:	4638      	mov	r0, r7
 800959c:	612e      	str	r6, [r5, #16]
 800959e:	4621      	mov	r1, r4
 80095a0:	f7ff fdd8 	bl	8009154 <_Bfree>
 80095a4:	4628      	mov	r0, r5
 80095a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80095ae:	3301      	adds	r3, #1
 80095b0:	e7c5      	b.n	800953e <__lshift+0x4a>
 80095b2:	3904      	subs	r1, #4
 80095b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80095b8:	f841 2f04 	str.w	r2, [r1, #4]!
 80095bc:	459c      	cmp	ip, r3
 80095be:	d8f9      	bhi.n	80095b4 <__lshift+0xc0>
 80095c0:	e7ea      	b.n	8009598 <__lshift+0xa4>
 80095c2:	bf00      	nop
 80095c4:	0800a060 	.word	0x0800a060
 80095c8:	0800a071 	.word	0x0800a071

080095cc <__mcmp>:
 80095cc:	b530      	push	{r4, r5, lr}
 80095ce:	6902      	ldr	r2, [r0, #16]
 80095d0:	690c      	ldr	r4, [r1, #16]
 80095d2:	1b12      	subs	r2, r2, r4
 80095d4:	d10e      	bne.n	80095f4 <__mcmp+0x28>
 80095d6:	f100 0314 	add.w	r3, r0, #20
 80095da:	3114      	adds	r1, #20
 80095dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80095e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80095e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80095e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80095ec:	42a5      	cmp	r5, r4
 80095ee:	d003      	beq.n	80095f8 <__mcmp+0x2c>
 80095f0:	d305      	bcc.n	80095fe <__mcmp+0x32>
 80095f2:	2201      	movs	r2, #1
 80095f4:	4610      	mov	r0, r2
 80095f6:	bd30      	pop	{r4, r5, pc}
 80095f8:	4283      	cmp	r3, r0
 80095fa:	d3f3      	bcc.n	80095e4 <__mcmp+0x18>
 80095fc:	e7fa      	b.n	80095f4 <__mcmp+0x28>
 80095fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009602:	e7f7      	b.n	80095f4 <__mcmp+0x28>

08009604 <__mdiff>:
 8009604:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009608:	460c      	mov	r4, r1
 800960a:	4606      	mov	r6, r0
 800960c:	4611      	mov	r1, r2
 800960e:	4620      	mov	r0, r4
 8009610:	4690      	mov	r8, r2
 8009612:	f7ff ffdb 	bl	80095cc <__mcmp>
 8009616:	1e05      	subs	r5, r0, #0
 8009618:	d110      	bne.n	800963c <__mdiff+0x38>
 800961a:	4629      	mov	r1, r5
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff fd59 	bl	80090d4 <_Balloc>
 8009622:	b930      	cbnz	r0, 8009632 <__mdiff+0x2e>
 8009624:	4b3a      	ldr	r3, [pc, #232]	; (8009710 <__mdiff+0x10c>)
 8009626:	4602      	mov	r2, r0
 8009628:	f240 2137 	movw	r1, #567	; 0x237
 800962c:	4839      	ldr	r0, [pc, #228]	; (8009714 <__mdiff+0x110>)
 800962e:	f000 f999 	bl	8009964 <__assert_func>
 8009632:	2301      	movs	r3, #1
 8009634:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009638:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800963c:	bfa4      	itt	ge
 800963e:	4643      	movge	r3, r8
 8009640:	46a0      	movge	r8, r4
 8009642:	4630      	mov	r0, r6
 8009644:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009648:	bfa6      	itte	ge
 800964a:	461c      	movge	r4, r3
 800964c:	2500      	movge	r5, #0
 800964e:	2501      	movlt	r5, #1
 8009650:	f7ff fd40 	bl	80090d4 <_Balloc>
 8009654:	b920      	cbnz	r0, 8009660 <__mdiff+0x5c>
 8009656:	4b2e      	ldr	r3, [pc, #184]	; (8009710 <__mdiff+0x10c>)
 8009658:	4602      	mov	r2, r0
 800965a:	f240 2145 	movw	r1, #581	; 0x245
 800965e:	e7e5      	b.n	800962c <__mdiff+0x28>
 8009660:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009664:	6926      	ldr	r6, [r4, #16]
 8009666:	60c5      	str	r5, [r0, #12]
 8009668:	f104 0914 	add.w	r9, r4, #20
 800966c:	f108 0514 	add.w	r5, r8, #20
 8009670:	f100 0e14 	add.w	lr, r0, #20
 8009674:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009678:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800967c:	f108 0210 	add.w	r2, r8, #16
 8009680:	46f2      	mov	sl, lr
 8009682:	2100      	movs	r1, #0
 8009684:	f859 3b04 	ldr.w	r3, [r9], #4
 8009688:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800968c:	fa11 f88b 	uxtah	r8, r1, fp
 8009690:	b299      	uxth	r1, r3
 8009692:	0c1b      	lsrs	r3, r3, #16
 8009694:	eba8 0801 	sub.w	r8, r8, r1
 8009698:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800969c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80096a0:	fa1f f888 	uxth.w	r8, r8
 80096a4:	1419      	asrs	r1, r3, #16
 80096a6:	454e      	cmp	r6, r9
 80096a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80096ac:	f84a 3b04 	str.w	r3, [sl], #4
 80096b0:	d8e8      	bhi.n	8009684 <__mdiff+0x80>
 80096b2:	1b33      	subs	r3, r6, r4
 80096b4:	3b15      	subs	r3, #21
 80096b6:	f023 0303 	bic.w	r3, r3, #3
 80096ba:	3304      	adds	r3, #4
 80096bc:	3415      	adds	r4, #21
 80096be:	42a6      	cmp	r6, r4
 80096c0:	bf38      	it	cc
 80096c2:	2304      	movcc	r3, #4
 80096c4:	441d      	add	r5, r3
 80096c6:	4473      	add	r3, lr
 80096c8:	469e      	mov	lr, r3
 80096ca:	462e      	mov	r6, r5
 80096cc:	4566      	cmp	r6, ip
 80096ce:	d30e      	bcc.n	80096ee <__mdiff+0xea>
 80096d0:	f10c 0203 	add.w	r2, ip, #3
 80096d4:	1b52      	subs	r2, r2, r5
 80096d6:	f022 0203 	bic.w	r2, r2, #3
 80096da:	3d03      	subs	r5, #3
 80096dc:	45ac      	cmp	ip, r5
 80096de:	bf38      	it	cc
 80096e0:	2200      	movcc	r2, #0
 80096e2:	4413      	add	r3, r2
 80096e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80096e8:	b17a      	cbz	r2, 800970a <__mdiff+0x106>
 80096ea:	6107      	str	r7, [r0, #16]
 80096ec:	e7a4      	b.n	8009638 <__mdiff+0x34>
 80096ee:	f856 8b04 	ldr.w	r8, [r6], #4
 80096f2:	fa11 f288 	uxtah	r2, r1, r8
 80096f6:	1414      	asrs	r4, r2, #16
 80096f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80096fc:	b292      	uxth	r2, r2
 80096fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009702:	f84e 2b04 	str.w	r2, [lr], #4
 8009706:	1421      	asrs	r1, r4, #16
 8009708:	e7e0      	b.n	80096cc <__mdiff+0xc8>
 800970a:	3f01      	subs	r7, #1
 800970c:	e7ea      	b.n	80096e4 <__mdiff+0xe0>
 800970e:	bf00      	nop
 8009710:	0800a060 	.word	0x0800a060
 8009714:	0800a071 	.word	0x0800a071

08009718 <__d2b>:
 8009718:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800971c:	460f      	mov	r7, r1
 800971e:	2101      	movs	r1, #1
 8009720:	ec59 8b10 	vmov	r8, r9, d0
 8009724:	4616      	mov	r6, r2
 8009726:	f7ff fcd5 	bl	80090d4 <_Balloc>
 800972a:	4604      	mov	r4, r0
 800972c:	b930      	cbnz	r0, 800973c <__d2b+0x24>
 800972e:	4602      	mov	r2, r0
 8009730:	4b24      	ldr	r3, [pc, #144]	; (80097c4 <__d2b+0xac>)
 8009732:	4825      	ldr	r0, [pc, #148]	; (80097c8 <__d2b+0xb0>)
 8009734:	f240 310f 	movw	r1, #783	; 0x30f
 8009738:	f000 f914 	bl	8009964 <__assert_func>
 800973c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009740:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009744:	bb2d      	cbnz	r5, 8009792 <__d2b+0x7a>
 8009746:	9301      	str	r3, [sp, #4]
 8009748:	f1b8 0300 	subs.w	r3, r8, #0
 800974c:	d026      	beq.n	800979c <__d2b+0x84>
 800974e:	4668      	mov	r0, sp
 8009750:	9300      	str	r3, [sp, #0]
 8009752:	f7ff fd87 	bl	8009264 <__lo0bits>
 8009756:	e9dd 1200 	ldrd	r1, r2, [sp]
 800975a:	b1e8      	cbz	r0, 8009798 <__d2b+0x80>
 800975c:	f1c0 0320 	rsb	r3, r0, #32
 8009760:	fa02 f303 	lsl.w	r3, r2, r3
 8009764:	430b      	orrs	r3, r1
 8009766:	40c2      	lsrs	r2, r0
 8009768:	6163      	str	r3, [r4, #20]
 800976a:	9201      	str	r2, [sp, #4]
 800976c:	9b01      	ldr	r3, [sp, #4]
 800976e:	61a3      	str	r3, [r4, #24]
 8009770:	2b00      	cmp	r3, #0
 8009772:	bf14      	ite	ne
 8009774:	2202      	movne	r2, #2
 8009776:	2201      	moveq	r2, #1
 8009778:	6122      	str	r2, [r4, #16]
 800977a:	b1bd      	cbz	r5, 80097ac <__d2b+0x94>
 800977c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009780:	4405      	add	r5, r0
 8009782:	603d      	str	r5, [r7, #0]
 8009784:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009788:	6030      	str	r0, [r6, #0]
 800978a:	4620      	mov	r0, r4
 800978c:	b003      	add	sp, #12
 800978e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009792:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009796:	e7d6      	b.n	8009746 <__d2b+0x2e>
 8009798:	6161      	str	r1, [r4, #20]
 800979a:	e7e7      	b.n	800976c <__d2b+0x54>
 800979c:	a801      	add	r0, sp, #4
 800979e:	f7ff fd61 	bl	8009264 <__lo0bits>
 80097a2:	9b01      	ldr	r3, [sp, #4]
 80097a4:	6163      	str	r3, [r4, #20]
 80097a6:	3020      	adds	r0, #32
 80097a8:	2201      	movs	r2, #1
 80097aa:	e7e5      	b.n	8009778 <__d2b+0x60>
 80097ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80097b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80097b4:	6038      	str	r0, [r7, #0]
 80097b6:	6918      	ldr	r0, [r3, #16]
 80097b8:	f7ff fd34 	bl	8009224 <__hi0bits>
 80097bc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80097c0:	e7e2      	b.n	8009788 <__d2b+0x70>
 80097c2:	bf00      	nop
 80097c4:	0800a060 	.word	0x0800a060
 80097c8:	0800a071 	.word	0x0800a071

080097cc <__sflush_r>:
 80097cc:	898a      	ldrh	r2, [r1, #12]
 80097ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097d2:	4605      	mov	r5, r0
 80097d4:	0710      	lsls	r0, r2, #28
 80097d6:	460c      	mov	r4, r1
 80097d8:	d458      	bmi.n	800988c <__sflush_r+0xc0>
 80097da:	684b      	ldr	r3, [r1, #4]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	dc05      	bgt.n	80097ec <__sflush_r+0x20>
 80097e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	dc02      	bgt.n	80097ec <__sflush_r+0x20>
 80097e6:	2000      	movs	r0, #0
 80097e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80097ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80097ee:	2e00      	cmp	r6, #0
 80097f0:	d0f9      	beq.n	80097e6 <__sflush_r+0x1a>
 80097f2:	2300      	movs	r3, #0
 80097f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80097f8:	682f      	ldr	r7, [r5, #0]
 80097fa:	6a21      	ldr	r1, [r4, #32]
 80097fc:	602b      	str	r3, [r5, #0]
 80097fe:	d032      	beq.n	8009866 <__sflush_r+0x9a>
 8009800:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009802:	89a3      	ldrh	r3, [r4, #12]
 8009804:	075a      	lsls	r2, r3, #29
 8009806:	d505      	bpl.n	8009814 <__sflush_r+0x48>
 8009808:	6863      	ldr	r3, [r4, #4]
 800980a:	1ac0      	subs	r0, r0, r3
 800980c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800980e:	b10b      	cbz	r3, 8009814 <__sflush_r+0x48>
 8009810:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009812:	1ac0      	subs	r0, r0, r3
 8009814:	2300      	movs	r3, #0
 8009816:	4602      	mov	r2, r0
 8009818:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800981a:	6a21      	ldr	r1, [r4, #32]
 800981c:	4628      	mov	r0, r5
 800981e:	47b0      	blx	r6
 8009820:	1c43      	adds	r3, r0, #1
 8009822:	89a3      	ldrh	r3, [r4, #12]
 8009824:	d106      	bne.n	8009834 <__sflush_r+0x68>
 8009826:	6829      	ldr	r1, [r5, #0]
 8009828:	291d      	cmp	r1, #29
 800982a:	d82b      	bhi.n	8009884 <__sflush_r+0xb8>
 800982c:	4a29      	ldr	r2, [pc, #164]	; (80098d4 <__sflush_r+0x108>)
 800982e:	410a      	asrs	r2, r1
 8009830:	07d6      	lsls	r6, r2, #31
 8009832:	d427      	bmi.n	8009884 <__sflush_r+0xb8>
 8009834:	2200      	movs	r2, #0
 8009836:	6062      	str	r2, [r4, #4]
 8009838:	04d9      	lsls	r1, r3, #19
 800983a:	6922      	ldr	r2, [r4, #16]
 800983c:	6022      	str	r2, [r4, #0]
 800983e:	d504      	bpl.n	800984a <__sflush_r+0x7e>
 8009840:	1c42      	adds	r2, r0, #1
 8009842:	d101      	bne.n	8009848 <__sflush_r+0x7c>
 8009844:	682b      	ldr	r3, [r5, #0]
 8009846:	b903      	cbnz	r3, 800984a <__sflush_r+0x7e>
 8009848:	6560      	str	r0, [r4, #84]	; 0x54
 800984a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800984c:	602f      	str	r7, [r5, #0]
 800984e:	2900      	cmp	r1, #0
 8009850:	d0c9      	beq.n	80097e6 <__sflush_r+0x1a>
 8009852:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009856:	4299      	cmp	r1, r3
 8009858:	d002      	beq.n	8009860 <__sflush_r+0x94>
 800985a:	4628      	mov	r0, r5
 800985c:	f7ff fb3a 	bl	8008ed4 <_free_r>
 8009860:	2000      	movs	r0, #0
 8009862:	6360      	str	r0, [r4, #52]	; 0x34
 8009864:	e7c0      	b.n	80097e8 <__sflush_r+0x1c>
 8009866:	2301      	movs	r3, #1
 8009868:	4628      	mov	r0, r5
 800986a:	47b0      	blx	r6
 800986c:	1c41      	adds	r1, r0, #1
 800986e:	d1c8      	bne.n	8009802 <__sflush_r+0x36>
 8009870:	682b      	ldr	r3, [r5, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0c5      	beq.n	8009802 <__sflush_r+0x36>
 8009876:	2b1d      	cmp	r3, #29
 8009878:	d001      	beq.n	800987e <__sflush_r+0xb2>
 800987a:	2b16      	cmp	r3, #22
 800987c:	d101      	bne.n	8009882 <__sflush_r+0xb6>
 800987e:	602f      	str	r7, [r5, #0]
 8009880:	e7b1      	b.n	80097e6 <__sflush_r+0x1a>
 8009882:	89a3      	ldrh	r3, [r4, #12]
 8009884:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009888:	81a3      	strh	r3, [r4, #12]
 800988a:	e7ad      	b.n	80097e8 <__sflush_r+0x1c>
 800988c:	690f      	ldr	r7, [r1, #16]
 800988e:	2f00      	cmp	r7, #0
 8009890:	d0a9      	beq.n	80097e6 <__sflush_r+0x1a>
 8009892:	0793      	lsls	r3, r2, #30
 8009894:	680e      	ldr	r6, [r1, #0]
 8009896:	bf08      	it	eq
 8009898:	694b      	ldreq	r3, [r1, #20]
 800989a:	600f      	str	r7, [r1, #0]
 800989c:	bf18      	it	ne
 800989e:	2300      	movne	r3, #0
 80098a0:	eba6 0807 	sub.w	r8, r6, r7
 80098a4:	608b      	str	r3, [r1, #8]
 80098a6:	f1b8 0f00 	cmp.w	r8, #0
 80098aa:	dd9c      	ble.n	80097e6 <__sflush_r+0x1a>
 80098ac:	6a21      	ldr	r1, [r4, #32]
 80098ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80098b0:	4643      	mov	r3, r8
 80098b2:	463a      	mov	r2, r7
 80098b4:	4628      	mov	r0, r5
 80098b6:	47b0      	blx	r6
 80098b8:	2800      	cmp	r0, #0
 80098ba:	dc06      	bgt.n	80098ca <__sflush_r+0xfe>
 80098bc:	89a3      	ldrh	r3, [r4, #12]
 80098be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098c2:	81a3      	strh	r3, [r4, #12]
 80098c4:	f04f 30ff 	mov.w	r0, #4294967295
 80098c8:	e78e      	b.n	80097e8 <__sflush_r+0x1c>
 80098ca:	4407      	add	r7, r0
 80098cc:	eba8 0800 	sub.w	r8, r8, r0
 80098d0:	e7e9      	b.n	80098a6 <__sflush_r+0xda>
 80098d2:	bf00      	nop
 80098d4:	dfbffffe 	.word	0xdfbffffe

080098d8 <_fflush_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	690b      	ldr	r3, [r1, #16]
 80098dc:	4605      	mov	r5, r0
 80098de:	460c      	mov	r4, r1
 80098e0:	b913      	cbnz	r3, 80098e8 <_fflush_r+0x10>
 80098e2:	2500      	movs	r5, #0
 80098e4:	4628      	mov	r0, r5
 80098e6:	bd38      	pop	{r3, r4, r5, pc}
 80098e8:	b118      	cbz	r0, 80098f2 <_fflush_r+0x1a>
 80098ea:	6a03      	ldr	r3, [r0, #32]
 80098ec:	b90b      	cbnz	r3, 80098f2 <_fflush_r+0x1a>
 80098ee:	f7fe fb7b 	bl	8007fe8 <__sinit>
 80098f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d0f3      	beq.n	80098e2 <_fflush_r+0xa>
 80098fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80098fc:	07d0      	lsls	r0, r2, #31
 80098fe:	d404      	bmi.n	800990a <_fflush_r+0x32>
 8009900:	0599      	lsls	r1, r3, #22
 8009902:	d402      	bmi.n	800990a <_fflush_r+0x32>
 8009904:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009906:	f7fe fc66 	bl	80081d6 <__retarget_lock_acquire_recursive>
 800990a:	4628      	mov	r0, r5
 800990c:	4621      	mov	r1, r4
 800990e:	f7ff ff5d 	bl	80097cc <__sflush_r>
 8009912:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009914:	07da      	lsls	r2, r3, #31
 8009916:	4605      	mov	r5, r0
 8009918:	d4e4      	bmi.n	80098e4 <_fflush_r+0xc>
 800991a:	89a3      	ldrh	r3, [r4, #12]
 800991c:	059b      	lsls	r3, r3, #22
 800991e:	d4e1      	bmi.n	80098e4 <_fflush_r+0xc>
 8009920:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009922:	f7fe fc59 	bl	80081d8 <__retarget_lock_release_recursive>
 8009926:	e7dd      	b.n	80098e4 <_fflush_r+0xc>

08009928 <_sbrk_r>:
 8009928:	b538      	push	{r3, r4, r5, lr}
 800992a:	4d06      	ldr	r5, [pc, #24]	; (8009944 <_sbrk_r+0x1c>)
 800992c:	2300      	movs	r3, #0
 800992e:	4604      	mov	r4, r0
 8009930:	4608      	mov	r0, r1
 8009932:	602b      	str	r3, [r5, #0]
 8009934:	f7f8 fabc 	bl	8001eb0 <_sbrk>
 8009938:	1c43      	adds	r3, r0, #1
 800993a:	d102      	bne.n	8009942 <_sbrk_r+0x1a>
 800993c:	682b      	ldr	r3, [r5, #0]
 800993e:	b103      	cbz	r3, 8009942 <_sbrk_r+0x1a>
 8009940:	6023      	str	r3, [r4, #0]
 8009942:	bd38      	pop	{r3, r4, r5, pc}
 8009944:	20000814 	.word	0x20000814

08009948 <memcpy>:
 8009948:	440a      	add	r2, r1
 800994a:	4291      	cmp	r1, r2
 800994c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009950:	d100      	bne.n	8009954 <memcpy+0xc>
 8009952:	4770      	bx	lr
 8009954:	b510      	push	{r4, lr}
 8009956:	f811 4b01 	ldrb.w	r4, [r1], #1
 800995a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800995e:	4291      	cmp	r1, r2
 8009960:	d1f9      	bne.n	8009956 <memcpy+0xe>
 8009962:	bd10      	pop	{r4, pc}

08009964 <__assert_func>:
 8009964:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009966:	4614      	mov	r4, r2
 8009968:	461a      	mov	r2, r3
 800996a:	4b09      	ldr	r3, [pc, #36]	; (8009990 <__assert_func+0x2c>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	4605      	mov	r5, r0
 8009970:	68d8      	ldr	r0, [r3, #12]
 8009972:	b14c      	cbz	r4, 8009988 <__assert_func+0x24>
 8009974:	4b07      	ldr	r3, [pc, #28]	; (8009994 <__assert_func+0x30>)
 8009976:	9100      	str	r1, [sp, #0]
 8009978:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800997c:	4906      	ldr	r1, [pc, #24]	; (8009998 <__assert_func+0x34>)
 800997e:	462b      	mov	r3, r5
 8009980:	f000 f844 	bl	8009a0c <fiprintf>
 8009984:	f000 f854 	bl	8009a30 <abort>
 8009988:	4b04      	ldr	r3, [pc, #16]	; (800999c <__assert_func+0x38>)
 800998a:	461c      	mov	r4, r3
 800998c:	e7f3      	b.n	8009976 <__assert_func+0x12>
 800998e:	bf00      	nop
 8009990:	200000fc 	.word	0x200000fc
 8009994:	0800a1d6 	.word	0x0800a1d6
 8009998:	0800a1e3 	.word	0x0800a1e3
 800999c:	0800a211 	.word	0x0800a211

080099a0 <_calloc_r>:
 80099a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099a2:	fba1 2402 	umull	r2, r4, r1, r2
 80099a6:	b94c      	cbnz	r4, 80099bc <_calloc_r+0x1c>
 80099a8:	4611      	mov	r1, r2
 80099aa:	9201      	str	r2, [sp, #4]
 80099ac:	f7ff fb06 	bl	8008fbc <_malloc_r>
 80099b0:	9a01      	ldr	r2, [sp, #4]
 80099b2:	4605      	mov	r5, r0
 80099b4:	b930      	cbnz	r0, 80099c4 <_calloc_r+0x24>
 80099b6:	4628      	mov	r0, r5
 80099b8:	b003      	add	sp, #12
 80099ba:	bd30      	pop	{r4, r5, pc}
 80099bc:	220c      	movs	r2, #12
 80099be:	6002      	str	r2, [r0, #0]
 80099c0:	2500      	movs	r5, #0
 80099c2:	e7f8      	b.n	80099b6 <_calloc_r+0x16>
 80099c4:	4621      	mov	r1, r4
 80099c6:	f7fe fb88 	bl	80080da <memset>
 80099ca:	e7f4      	b.n	80099b6 <_calloc_r+0x16>

080099cc <__ascii_mbtowc>:
 80099cc:	b082      	sub	sp, #8
 80099ce:	b901      	cbnz	r1, 80099d2 <__ascii_mbtowc+0x6>
 80099d0:	a901      	add	r1, sp, #4
 80099d2:	b142      	cbz	r2, 80099e6 <__ascii_mbtowc+0x1a>
 80099d4:	b14b      	cbz	r3, 80099ea <__ascii_mbtowc+0x1e>
 80099d6:	7813      	ldrb	r3, [r2, #0]
 80099d8:	600b      	str	r3, [r1, #0]
 80099da:	7812      	ldrb	r2, [r2, #0]
 80099dc:	1e10      	subs	r0, r2, #0
 80099de:	bf18      	it	ne
 80099e0:	2001      	movne	r0, #1
 80099e2:	b002      	add	sp, #8
 80099e4:	4770      	bx	lr
 80099e6:	4610      	mov	r0, r2
 80099e8:	e7fb      	b.n	80099e2 <__ascii_mbtowc+0x16>
 80099ea:	f06f 0001 	mvn.w	r0, #1
 80099ee:	e7f8      	b.n	80099e2 <__ascii_mbtowc+0x16>

080099f0 <__ascii_wctomb>:
 80099f0:	b149      	cbz	r1, 8009a06 <__ascii_wctomb+0x16>
 80099f2:	2aff      	cmp	r2, #255	; 0xff
 80099f4:	bf85      	ittet	hi
 80099f6:	238a      	movhi	r3, #138	; 0x8a
 80099f8:	6003      	strhi	r3, [r0, #0]
 80099fa:	700a      	strbls	r2, [r1, #0]
 80099fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a00:	bf98      	it	ls
 8009a02:	2001      	movls	r0, #1
 8009a04:	4770      	bx	lr
 8009a06:	4608      	mov	r0, r1
 8009a08:	4770      	bx	lr
	...

08009a0c <fiprintf>:
 8009a0c:	b40e      	push	{r1, r2, r3}
 8009a0e:	b503      	push	{r0, r1, lr}
 8009a10:	4601      	mov	r1, r0
 8009a12:	ab03      	add	r3, sp, #12
 8009a14:	4805      	ldr	r0, [pc, #20]	; (8009a2c <fiprintf+0x20>)
 8009a16:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a1a:	6800      	ldr	r0, [r0, #0]
 8009a1c:	9301      	str	r3, [sp, #4]
 8009a1e:	f000 f837 	bl	8009a90 <_vfiprintf_r>
 8009a22:	b002      	add	sp, #8
 8009a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a28:	b003      	add	sp, #12
 8009a2a:	4770      	bx	lr
 8009a2c:	200000fc 	.word	0x200000fc

08009a30 <abort>:
 8009a30:	b508      	push	{r3, lr}
 8009a32:	2006      	movs	r0, #6
 8009a34:	f000 fa04 	bl	8009e40 <raise>
 8009a38:	2001      	movs	r0, #1
 8009a3a:	f7f8 f9c1 	bl	8001dc0 <_exit>

08009a3e <__sfputc_r>:
 8009a3e:	6893      	ldr	r3, [r2, #8]
 8009a40:	3b01      	subs	r3, #1
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	b410      	push	{r4}
 8009a46:	6093      	str	r3, [r2, #8]
 8009a48:	da08      	bge.n	8009a5c <__sfputc_r+0x1e>
 8009a4a:	6994      	ldr	r4, [r2, #24]
 8009a4c:	42a3      	cmp	r3, r4
 8009a4e:	db01      	blt.n	8009a54 <__sfputc_r+0x16>
 8009a50:	290a      	cmp	r1, #10
 8009a52:	d103      	bne.n	8009a5c <__sfputc_r+0x1e>
 8009a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a58:	f000 b934 	b.w	8009cc4 <__swbuf_r>
 8009a5c:	6813      	ldr	r3, [r2, #0]
 8009a5e:	1c58      	adds	r0, r3, #1
 8009a60:	6010      	str	r0, [r2, #0]
 8009a62:	7019      	strb	r1, [r3, #0]
 8009a64:	4608      	mov	r0, r1
 8009a66:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a6a:	4770      	bx	lr

08009a6c <__sfputs_r>:
 8009a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6e:	4606      	mov	r6, r0
 8009a70:	460f      	mov	r7, r1
 8009a72:	4614      	mov	r4, r2
 8009a74:	18d5      	adds	r5, r2, r3
 8009a76:	42ac      	cmp	r4, r5
 8009a78:	d101      	bne.n	8009a7e <__sfputs_r+0x12>
 8009a7a:	2000      	movs	r0, #0
 8009a7c:	e007      	b.n	8009a8e <__sfputs_r+0x22>
 8009a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a82:	463a      	mov	r2, r7
 8009a84:	4630      	mov	r0, r6
 8009a86:	f7ff ffda 	bl	8009a3e <__sfputc_r>
 8009a8a:	1c43      	adds	r3, r0, #1
 8009a8c:	d1f3      	bne.n	8009a76 <__sfputs_r+0xa>
 8009a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009a90 <_vfiprintf_r>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	460d      	mov	r5, r1
 8009a96:	b09d      	sub	sp, #116	; 0x74
 8009a98:	4614      	mov	r4, r2
 8009a9a:	4698      	mov	r8, r3
 8009a9c:	4606      	mov	r6, r0
 8009a9e:	b118      	cbz	r0, 8009aa8 <_vfiprintf_r+0x18>
 8009aa0:	6a03      	ldr	r3, [r0, #32]
 8009aa2:	b90b      	cbnz	r3, 8009aa8 <_vfiprintf_r+0x18>
 8009aa4:	f7fe faa0 	bl	8007fe8 <__sinit>
 8009aa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009aaa:	07d9      	lsls	r1, r3, #31
 8009aac:	d405      	bmi.n	8009aba <_vfiprintf_r+0x2a>
 8009aae:	89ab      	ldrh	r3, [r5, #12]
 8009ab0:	059a      	lsls	r2, r3, #22
 8009ab2:	d402      	bmi.n	8009aba <_vfiprintf_r+0x2a>
 8009ab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ab6:	f7fe fb8e 	bl	80081d6 <__retarget_lock_acquire_recursive>
 8009aba:	89ab      	ldrh	r3, [r5, #12]
 8009abc:	071b      	lsls	r3, r3, #28
 8009abe:	d501      	bpl.n	8009ac4 <_vfiprintf_r+0x34>
 8009ac0:	692b      	ldr	r3, [r5, #16]
 8009ac2:	b99b      	cbnz	r3, 8009aec <_vfiprintf_r+0x5c>
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	4630      	mov	r0, r6
 8009ac8:	f000 f93a 	bl	8009d40 <__swsetup_r>
 8009acc:	b170      	cbz	r0, 8009aec <_vfiprintf_r+0x5c>
 8009ace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ad0:	07dc      	lsls	r4, r3, #31
 8009ad2:	d504      	bpl.n	8009ade <_vfiprintf_r+0x4e>
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad8:	b01d      	add	sp, #116	; 0x74
 8009ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ade:	89ab      	ldrh	r3, [r5, #12]
 8009ae0:	0598      	lsls	r0, r3, #22
 8009ae2:	d4f7      	bmi.n	8009ad4 <_vfiprintf_r+0x44>
 8009ae4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ae6:	f7fe fb77 	bl	80081d8 <__retarget_lock_release_recursive>
 8009aea:	e7f3      	b.n	8009ad4 <_vfiprintf_r+0x44>
 8009aec:	2300      	movs	r3, #0
 8009aee:	9309      	str	r3, [sp, #36]	; 0x24
 8009af0:	2320      	movs	r3, #32
 8009af2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009af6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009afa:	2330      	movs	r3, #48	; 0x30
 8009afc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009cb0 <_vfiprintf_r+0x220>
 8009b00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009b04:	f04f 0901 	mov.w	r9, #1
 8009b08:	4623      	mov	r3, r4
 8009b0a:	469a      	mov	sl, r3
 8009b0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009b10:	b10a      	cbz	r2, 8009b16 <_vfiprintf_r+0x86>
 8009b12:	2a25      	cmp	r2, #37	; 0x25
 8009b14:	d1f9      	bne.n	8009b0a <_vfiprintf_r+0x7a>
 8009b16:	ebba 0b04 	subs.w	fp, sl, r4
 8009b1a:	d00b      	beq.n	8009b34 <_vfiprintf_r+0xa4>
 8009b1c:	465b      	mov	r3, fp
 8009b1e:	4622      	mov	r2, r4
 8009b20:	4629      	mov	r1, r5
 8009b22:	4630      	mov	r0, r6
 8009b24:	f7ff ffa2 	bl	8009a6c <__sfputs_r>
 8009b28:	3001      	adds	r0, #1
 8009b2a:	f000 80a9 	beq.w	8009c80 <_vfiprintf_r+0x1f0>
 8009b2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b30:	445a      	add	r2, fp
 8009b32:	9209      	str	r2, [sp, #36]	; 0x24
 8009b34:	f89a 3000 	ldrb.w	r3, [sl]
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f000 80a1 	beq.w	8009c80 <_vfiprintf_r+0x1f0>
 8009b3e:	2300      	movs	r3, #0
 8009b40:	f04f 32ff 	mov.w	r2, #4294967295
 8009b44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b48:	f10a 0a01 	add.w	sl, sl, #1
 8009b4c:	9304      	str	r3, [sp, #16]
 8009b4e:	9307      	str	r3, [sp, #28]
 8009b50:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009b54:	931a      	str	r3, [sp, #104]	; 0x68
 8009b56:	4654      	mov	r4, sl
 8009b58:	2205      	movs	r2, #5
 8009b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b5e:	4854      	ldr	r0, [pc, #336]	; (8009cb0 <_vfiprintf_r+0x220>)
 8009b60:	f7f6 fb3e 	bl	80001e0 <memchr>
 8009b64:	9a04      	ldr	r2, [sp, #16]
 8009b66:	b9d8      	cbnz	r0, 8009ba0 <_vfiprintf_r+0x110>
 8009b68:	06d1      	lsls	r1, r2, #27
 8009b6a:	bf44      	itt	mi
 8009b6c:	2320      	movmi	r3, #32
 8009b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b72:	0713      	lsls	r3, r2, #28
 8009b74:	bf44      	itt	mi
 8009b76:	232b      	movmi	r3, #43	; 0x2b
 8009b78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009b7c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b80:	2b2a      	cmp	r3, #42	; 0x2a
 8009b82:	d015      	beq.n	8009bb0 <_vfiprintf_r+0x120>
 8009b84:	9a07      	ldr	r2, [sp, #28]
 8009b86:	4654      	mov	r4, sl
 8009b88:	2000      	movs	r0, #0
 8009b8a:	f04f 0c0a 	mov.w	ip, #10
 8009b8e:	4621      	mov	r1, r4
 8009b90:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b94:	3b30      	subs	r3, #48	; 0x30
 8009b96:	2b09      	cmp	r3, #9
 8009b98:	d94d      	bls.n	8009c36 <_vfiprintf_r+0x1a6>
 8009b9a:	b1b0      	cbz	r0, 8009bca <_vfiprintf_r+0x13a>
 8009b9c:	9207      	str	r2, [sp, #28]
 8009b9e:	e014      	b.n	8009bca <_vfiprintf_r+0x13a>
 8009ba0:	eba0 0308 	sub.w	r3, r0, r8
 8009ba4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ba8:	4313      	orrs	r3, r2
 8009baa:	9304      	str	r3, [sp, #16]
 8009bac:	46a2      	mov	sl, r4
 8009bae:	e7d2      	b.n	8009b56 <_vfiprintf_r+0xc6>
 8009bb0:	9b03      	ldr	r3, [sp, #12]
 8009bb2:	1d19      	adds	r1, r3, #4
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	9103      	str	r1, [sp, #12]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	bfbb      	ittet	lt
 8009bbc:	425b      	neglt	r3, r3
 8009bbe:	f042 0202 	orrlt.w	r2, r2, #2
 8009bc2:	9307      	strge	r3, [sp, #28]
 8009bc4:	9307      	strlt	r3, [sp, #28]
 8009bc6:	bfb8      	it	lt
 8009bc8:	9204      	strlt	r2, [sp, #16]
 8009bca:	7823      	ldrb	r3, [r4, #0]
 8009bcc:	2b2e      	cmp	r3, #46	; 0x2e
 8009bce:	d10c      	bne.n	8009bea <_vfiprintf_r+0x15a>
 8009bd0:	7863      	ldrb	r3, [r4, #1]
 8009bd2:	2b2a      	cmp	r3, #42	; 0x2a
 8009bd4:	d134      	bne.n	8009c40 <_vfiprintf_r+0x1b0>
 8009bd6:	9b03      	ldr	r3, [sp, #12]
 8009bd8:	1d1a      	adds	r2, r3, #4
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	9203      	str	r2, [sp, #12]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	bfb8      	it	lt
 8009be2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009be6:	3402      	adds	r4, #2
 8009be8:	9305      	str	r3, [sp, #20]
 8009bea:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009cc0 <_vfiprintf_r+0x230>
 8009bee:	7821      	ldrb	r1, [r4, #0]
 8009bf0:	2203      	movs	r2, #3
 8009bf2:	4650      	mov	r0, sl
 8009bf4:	f7f6 faf4 	bl	80001e0 <memchr>
 8009bf8:	b138      	cbz	r0, 8009c0a <_vfiprintf_r+0x17a>
 8009bfa:	9b04      	ldr	r3, [sp, #16]
 8009bfc:	eba0 000a 	sub.w	r0, r0, sl
 8009c00:	2240      	movs	r2, #64	; 0x40
 8009c02:	4082      	lsls	r2, r0
 8009c04:	4313      	orrs	r3, r2
 8009c06:	3401      	adds	r4, #1
 8009c08:	9304      	str	r3, [sp, #16]
 8009c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c0e:	4829      	ldr	r0, [pc, #164]	; (8009cb4 <_vfiprintf_r+0x224>)
 8009c10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009c14:	2206      	movs	r2, #6
 8009c16:	f7f6 fae3 	bl	80001e0 <memchr>
 8009c1a:	2800      	cmp	r0, #0
 8009c1c:	d03f      	beq.n	8009c9e <_vfiprintf_r+0x20e>
 8009c1e:	4b26      	ldr	r3, [pc, #152]	; (8009cb8 <_vfiprintf_r+0x228>)
 8009c20:	bb1b      	cbnz	r3, 8009c6a <_vfiprintf_r+0x1da>
 8009c22:	9b03      	ldr	r3, [sp, #12]
 8009c24:	3307      	adds	r3, #7
 8009c26:	f023 0307 	bic.w	r3, r3, #7
 8009c2a:	3308      	adds	r3, #8
 8009c2c:	9303      	str	r3, [sp, #12]
 8009c2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009c30:	443b      	add	r3, r7
 8009c32:	9309      	str	r3, [sp, #36]	; 0x24
 8009c34:	e768      	b.n	8009b08 <_vfiprintf_r+0x78>
 8009c36:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	2001      	movs	r0, #1
 8009c3e:	e7a6      	b.n	8009b8e <_vfiprintf_r+0xfe>
 8009c40:	2300      	movs	r3, #0
 8009c42:	3401      	adds	r4, #1
 8009c44:	9305      	str	r3, [sp, #20]
 8009c46:	4619      	mov	r1, r3
 8009c48:	f04f 0c0a 	mov.w	ip, #10
 8009c4c:	4620      	mov	r0, r4
 8009c4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c52:	3a30      	subs	r2, #48	; 0x30
 8009c54:	2a09      	cmp	r2, #9
 8009c56:	d903      	bls.n	8009c60 <_vfiprintf_r+0x1d0>
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d0c6      	beq.n	8009bea <_vfiprintf_r+0x15a>
 8009c5c:	9105      	str	r1, [sp, #20]
 8009c5e:	e7c4      	b.n	8009bea <_vfiprintf_r+0x15a>
 8009c60:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c64:	4604      	mov	r4, r0
 8009c66:	2301      	movs	r3, #1
 8009c68:	e7f0      	b.n	8009c4c <_vfiprintf_r+0x1bc>
 8009c6a:	ab03      	add	r3, sp, #12
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	462a      	mov	r2, r5
 8009c70:	4b12      	ldr	r3, [pc, #72]	; (8009cbc <_vfiprintf_r+0x22c>)
 8009c72:	a904      	add	r1, sp, #16
 8009c74:	4630      	mov	r0, r6
 8009c76:	f7fd fd65 	bl	8007744 <_printf_float>
 8009c7a:	4607      	mov	r7, r0
 8009c7c:	1c78      	adds	r0, r7, #1
 8009c7e:	d1d6      	bne.n	8009c2e <_vfiprintf_r+0x19e>
 8009c80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c82:	07d9      	lsls	r1, r3, #31
 8009c84:	d405      	bmi.n	8009c92 <_vfiprintf_r+0x202>
 8009c86:	89ab      	ldrh	r3, [r5, #12]
 8009c88:	059a      	lsls	r2, r3, #22
 8009c8a:	d402      	bmi.n	8009c92 <_vfiprintf_r+0x202>
 8009c8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c8e:	f7fe faa3 	bl	80081d8 <__retarget_lock_release_recursive>
 8009c92:	89ab      	ldrh	r3, [r5, #12]
 8009c94:	065b      	lsls	r3, r3, #25
 8009c96:	f53f af1d 	bmi.w	8009ad4 <_vfiprintf_r+0x44>
 8009c9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c9c:	e71c      	b.n	8009ad8 <_vfiprintf_r+0x48>
 8009c9e:	ab03      	add	r3, sp, #12
 8009ca0:	9300      	str	r3, [sp, #0]
 8009ca2:	462a      	mov	r2, r5
 8009ca4:	4b05      	ldr	r3, [pc, #20]	; (8009cbc <_vfiprintf_r+0x22c>)
 8009ca6:	a904      	add	r1, sp, #16
 8009ca8:	4630      	mov	r0, r6
 8009caa:	f7fd ffef 	bl	8007c8c <_printf_i>
 8009cae:	e7e4      	b.n	8009c7a <_vfiprintf_r+0x1ea>
 8009cb0:	0800a313 	.word	0x0800a313
 8009cb4:	0800a31d 	.word	0x0800a31d
 8009cb8:	08007745 	.word	0x08007745
 8009cbc:	08009a6d 	.word	0x08009a6d
 8009cc0:	0800a319 	.word	0x0800a319

08009cc4 <__swbuf_r>:
 8009cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc6:	460e      	mov	r6, r1
 8009cc8:	4614      	mov	r4, r2
 8009cca:	4605      	mov	r5, r0
 8009ccc:	b118      	cbz	r0, 8009cd6 <__swbuf_r+0x12>
 8009cce:	6a03      	ldr	r3, [r0, #32]
 8009cd0:	b90b      	cbnz	r3, 8009cd6 <__swbuf_r+0x12>
 8009cd2:	f7fe f989 	bl	8007fe8 <__sinit>
 8009cd6:	69a3      	ldr	r3, [r4, #24]
 8009cd8:	60a3      	str	r3, [r4, #8]
 8009cda:	89a3      	ldrh	r3, [r4, #12]
 8009cdc:	071a      	lsls	r2, r3, #28
 8009cde:	d525      	bpl.n	8009d2c <__swbuf_r+0x68>
 8009ce0:	6923      	ldr	r3, [r4, #16]
 8009ce2:	b31b      	cbz	r3, 8009d2c <__swbuf_r+0x68>
 8009ce4:	6823      	ldr	r3, [r4, #0]
 8009ce6:	6922      	ldr	r2, [r4, #16]
 8009ce8:	1a98      	subs	r0, r3, r2
 8009cea:	6963      	ldr	r3, [r4, #20]
 8009cec:	b2f6      	uxtb	r6, r6
 8009cee:	4283      	cmp	r3, r0
 8009cf0:	4637      	mov	r7, r6
 8009cf2:	dc04      	bgt.n	8009cfe <__swbuf_r+0x3a>
 8009cf4:	4621      	mov	r1, r4
 8009cf6:	4628      	mov	r0, r5
 8009cf8:	f7ff fdee 	bl	80098d8 <_fflush_r>
 8009cfc:	b9e0      	cbnz	r0, 8009d38 <__swbuf_r+0x74>
 8009cfe:	68a3      	ldr	r3, [r4, #8]
 8009d00:	3b01      	subs	r3, #1
 8009d02:	60a3      	str	r3, [r4, #8]
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	6022      	str	r2, [r4, #0]
 8009d0a:	701e      	strb	r6, [r3, #0]
 8009d0c:	6962      	ldr	r2, [r4, #20]
 8009d0e:	1c43      	adds	r3, r0, #1
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d004      	beq.n	8009d1e <__swbuf_r+0x5a>
 8009d14:	89a3      	ldrh	r3, [r4, #12]
 8009d16:	07db      	lsls	r3, r3, #31
 8009d18:	d506      	bpl.n	8009d28 <__swbuf_r+0x64>
 8009d1a:	2e0a      	cmp	r6, #10
 8009d1c:	d104      	bne.n	8009d28 <__swbuf_r+0x64>
 8009d1e:	4621      	mov	r1, r4
 8009d20:	4628      	mov	r0, r5
 8009d22:	f7ff fdd9 	bl	80098d8 <_fflush_r>
 8009d26:	b938      	cbnz	r0, 8009d38 <__swbuf_r+0x74>
 8009d28:	4638      	mov	r0, r7
 8009d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d2c:	4621      	mov	r1, r4
 8009d2e:	4628      	mov	r0, r5
 8009d30:	f000 f806 	bl	8009d40 <__swsetup_r>
 8009d34:	2800      	cmp	r0, #0
 8009d36:	d0d5      	beq.n	8009ce4 <__swbuf_r+0x20>
 8009d38:	f04f 37ff 	mov.w	r7, #4294967295
 8009d3c:	e7f4      	b.n	8009d28 <__swbuf_r+0x64>
	...

08009d40 <__swsetup_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4b2a      	ldr	r3, [pc, #168]	; (8009dec <__swsetup_r+0xac>)
 8009d44:	4605      	mov	r5, r0
 8009d46:	6818      	ldr	r0, [r3, #0]
 8009d48:	460c      	mov	r4, r1
 8009d4a:	b118      	cbz	r0, 8009d54 <__swsetup_r+0x14>
 8009d4c:	6a03      	ldr	r3, [r0, #32]
 8009d4e:	b90b      	cbnz	r3, 8009d54 <__swsetup_r+0x14>
 8009d50:	f7fe f94a 	bl	8007fe8 <__sinit>
 8009d54:	89a3      	ldrh	r3, [r4, #12]
 8009d56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009d5a:	0718      	lsls	r0, r3, #28
 8009d5c:	d422      	bmi.n	8009da4 <__swsetup_r+0x64>
 8009d5e:	06d9      	lsls	r1, r3, #27
 8009d60:	d407      	bmi.n	8009d72 <__swsetup_r+0x32>
 8009d62:	2309      	movs	r3, #9
 8009d64:	602b      	str	r3, [r5, #0]
 8009d66:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009d6a:	81a3      	strh	r3, [r4, #12]
 8009d6c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d70:	e034      	b.n	8009ddc <__swsetup_r+0x9c>
 8009d72:	0758      	lsls	r0, r3, #29
 8009d74:	d512      	bpl.n	8009d9c <__swsetup_r+0x5c>
 8009d76:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d78:	b141      	cbz	r1, 8009d8c <__swsetup_r+0x4c>
 8009d7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d7e:	4299      	cmp	r1, r3
 8009d80:	d002      	beq.n	8009d88 <__swsetup_r+0x48>
 8009d82:	4628      	mov	r0, r5
 8009d84:	f7ff f8a6 	bl	8008ed4 <_free_r>
 8009d88:	2300      	movs	r3, #0
 8009d8a:	6363      	str	r3, [r4, #52]	; 0x34
 8009d8c:	89a3      	ldrh	r3, [r4, #12]
 8009d8e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009d92:	81a3      	strh	r3, [r4, #12]
 8009d94:	2300      	movs	r3, #0
 8009d96:	6063      	str	r3, [r4, #4]
 8009d98:	6923      	ldr	r3, [r4, #16]
 8009d9a:	6023      	str	r3, [r4, #0]
 8009d9c:	89a3      	ldrh	r3, [r4, #12]
 8009d9e:	f043 0308 	orr.w	r3, r3, #8
 8009da2:	81a3      	strh	r3, [r4, #12]
 8009da4:	6923      	ldr	r3, [r4, #16]
 8009da6:	b94b      	cbnz	r3, 8009dbc <__swsetup_r+0x7c>
 8009da8:	89a3      	ldrh	r3, [r4, #12]
 8009daa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009dae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009db2:	d003      	beq.n	8009dbc <__swsetup_r+0x7c>
 8009db4:	4621      	mov	r1, r4
 8009db6:	4628      	mov	r0, r5
 8009db8:	f000 f884 	bl	8009ec4 <__smakebuf_r>
 8009dbc:	89a0      	ldrh	r0, [r4, #12]
 8009dbe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009dc2:	f010 0301 	ands.w	r3, r0, #1
 8009dc6:	d00a      	beq.n	8009dde <__swsetup_r+0x9e>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	60a3      	str	r3, [r4, #8]
 8009dcc:	6963      	ldr	r3, [r4, #20]
 8009dce:	425b      	negs	r3, r3
 8009dd0:	61a3      	str	r3, [r4, #24]
 8009dd2:	6923      	ldr	r3, [r4, #16]
 8009dd4:	b943      	cbnz	r3, 8009de8 <__swsetup_r+0xa8>
 8009dd6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009dda:	d1c4      	bne.n	8009d66 <__swsetup_r+0x26>
 8009ddc:	bd38      	pop	{r3, r4, r5, pc}
 8009dde:	0781      	lsls	r1, r0, #30
 8009de0:	bf58      	it	pl
 8009de2:	6963      	ldrpl	r3, [r4, #20]
 8009de4:	60a3      	str	r3, [r4, #8]
 8009de6:	e7f4      	b.n	8009dd2 <__swsetup_r+0x92>
 8009de8:	2000      	movs	r0, #0
 8009dea:	e7f7      	b.n	8009ddc <__swsetup_r+0x9c>
 8009dec:	200000fc 	.word	0x200000fc

08009df0 <_raise_r>:
 8009df0:	291f      	cmp	r1, #31
 8009df2:	b538      	push	{r3, r4, r5, lr}
 8009df4:	4604      	mov	r4, r0
 8009df6:	460d      	mov	r5, r1
 8009df8:	d904      	bls.n	8009e04 <_raise_r+0x14>
 8009dfa:	2316      	movs	r3, #22
 8009dfc:	6003      	str	r3, [r0, #0]
 8009dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009e02:	bd38      	pop	{r3, r4, r5, pc}
 8009e04:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009e06:	b112      	cbz	r2, 8009e0e <_raise_r+0x1e>
 8009e08:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009e0c:	b94b      	cbnz	r3, 8009e22 <_raise_r+0x32>
 8009e0e:	4620      	mov	r0, r4
 8009e10:	f000 f830 	bl	8009e74 <_getpid_r>
 8009e14:	462a      	mov	r2, r5
 8009e16:	4601      	mov	r1, r0
 8009e18:	4620      	mov	r0, r4
 8009e1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e1e:	f000 b817 	b.w	8009e50 <_kill_r>
 8009e22:	2b01      	cmp	r3, #1
 8009e24:	d00a      	beq.n	8009e3c <_raise_r+0x4c>
 8009e26:	1c59      	adds	r1, r3, #1
 8009e28:	d103      	bne.n	8009e32 <_raise_r+0x42>
 8009e2a:	2316      	movs	r3, #22
 8009e2c:	6003      	str	r3, [r0, #0]
 8009e2e:	2001      	movs	r0, #1
 8009e30:	e7e7      	b.n	8009e02 <_raise_r+0x12>
 8009e32:	2400      	movs	r4, #0
 8009e34:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009e38:	4628      	mov	r0, r5
 8009e3a:	4798      	blx	r3
 8009e3c:	2000      	movs	r0, #0
 8009e3e:	e7e0      	b.n	8009e02 <_raise_r+0x12>

08009e40 <raise>:
 8009e40:	4b02      	ldr	r3, [pc, #8]	; (8009e4c <raise+0xc>)
 8009e42:	4601      	mov	r1, r0
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	f7ff bfd3 	b.w	8009df0 <_raise_r>
 8009e4a:	bf00      	nop
 8009e4c:	200000fc 	.word	0x200000fc

08009e50 <_kill_r>:
 8009e50:	b538      	push	{r3, r4, r5, lr}
 8009e52:	4d07      	ldr	r5, [pc, #28]	; (8009e70 <_kill_r+0x20>)
 8009e54:	2300      	movs	r3, #0
 8009e56:	4604      	mov	r4, r0
 8009e58:	4608      	mov	r0, r1
 8009e5a:	4611      	mov	r1, r2
 8009e5c:	602b      	str	r3, [r5, #0]
 8009e5e:	f7f7 ff9f 	bl	8001da0 <_kill>
 8009e62:	1c43      	adds	r3, r0, #1
 8009e64:	d102      	bne.n	8009e6c <_kill_r+0x1c>
 8009e66:	682b      	ldr	r3, [r5, #0]
 8009e68:	b103      	cbz	r3, 8009e6c <_kill_r+0x1c>
 8009e6a:	6023      	str	r3, [r4, #0]
 8009e6c:	bd38      	pop	{r3, r4, r5, pc}
 8009e6e:	bf00      	nop
 8009e70:	20000814 	.word	0x20000814

08009e74 <_getpid_r>:
 8009e74:	f7f7 bf8c 	b.w	8001d90 <_getpid>

08009e78 <__swhatbuf_r>:
 8009e78:	b570      	push	{r4, r5, r6, lr}
 8009e7a:	460c      	mov	r4, r1
 8009e7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e80:	2900      	cmp	r1, #0
 8009e82:	b096      	sub	sp, #88	; 0x58
 8009e84:	4615      	mov	r5, r2
 8009e86:	461e      	mov	r6, r3
 8009e88:	da0d      	bge.n	8009ea6 <__swhatbuf_r+0x2e>
 8009e8a:	89a3      	ldrh	r3, [r4, #12]
 8009e8c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009e90:	f04f 0100 	mov.w	r1, #0
 8009e94:	bf0c      	ite	eq
 8009e96:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009e9a:	2340      	movne	r3, #64	; 0x40
 8009e9c:	2000      	movs	r0, #0
 8009e9e:	6031      	str	r1, [r6, #0]
 8009ea0:	602b      	str	r3, [r5, #0]
 8009ea2:	b016      	add	sp, #88	; 0x58
 8009ea4:	bd70      	pop	{r4, r5, r6, pc}
 8009ea6:	466a      	mov	r2, sp
 8009ea8:	f000 f848 	bl	8009f3c <_fstat_r>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	dbec      	blt.n	8009e8a <__swhatbuf_r+0x12>
 8009eb0:	9901      	ldr	r1, [sp, #4]
 8009eb2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009eb6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009eba:	4259      	negs	r1, r3
 8009ebc:	4159      	adcs	r1, r3
 8009ebe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ec2:	e7eb      	b.n	8009e9c <__swhatbuf_r+0x24>

08009ec4 <__smakebuf_r>:
 8009ec4:	898b      	ldrh	r3, [r1, #12]
 8009ec6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ec8:	079d      	lsls	r5, r3, #30
 8009eca:	4606      	mov	r6, r0
 8009ecc:	460c      	mov	r4, r1
 8009ece:	d507      	bpl.n	8009ee0 <__smakebuf_r+0x1c>
 8009ed0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ed4:	6023      	str	r3, [r4, #0]
 8009ed6:	6123      	str	r3, [r4, #16]
 8009ed8:	2301      	movs	r3, #1
 8009eda:	6163      	str	r3, [r4, #20]
 8009edc:	b002      	add	sp, #8
 8009ede:	bd70      	pop	{r4, r5, r6, pc}
 8009ee0:	ab01      	add	r3, sp, #4
 8009ee2:	466a      	mov	r2, sp
 8009ee4:	f7ff ffc8 	bl	8009e78 <__swhatbuf_r>
 8009ee8:	9900      	ldr	r1, [sp, #0]
 8009eea:	4605      	mov	r5, r0
 8009eec:	4630      	mov	r0, r6
 8009eee:	f7ff f865 	bl	8008fbc <_malloc_r>
 8009ef2:	b948      	cbnz	r0, 8009f08 <__smakebuf_r+0x44>
 8009ef4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ef8:	059a      	lsls	r2, r3, #22
 8009efa:	d4ef      	bmi.n	8009edc <__smakebuf_r+0x18>
 8009efc:	f023 0303 	bic.w	r3, r3, #3
 8009f00:	f043 0302 	orr.w	r3, r3, #2
 8009f04:	81a3      	strh	r3, [r4, #12]
 8009f06:	e7e3      	b.n	8009ed0 <__smakebuf_r+0xc>
 8009f08:	89a3      	ldrh	r3, [r4, #12]
 8009f0a:	6020      	str	r0, [r4, #0]
 8009f0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f10:	81a3      	strh	r3, [r4, #12]
 8009f12:	9b00      	ldr	r3, [sp, #0]
 8009f14:	6163      	str	r3, [r4, #20]
 8009f16:	9b01      	ldr	r3, [sp, #4]
 8009f18:	6120      	str	r0, [r4, #16]
 8009f1a:	b15b      	cbz	r3, 8009f34 <__smakebuf_r+0x70>
 8009f1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f20:	4630      	mov	r0, r6
 8009f22:	f000 f81d 	bl	8009f60 <_isatty_r>
 8009f26:	b128      	cbz	r0, 8009f34 <__smakebuf_r+0x70>
 8009f28:	89a3      	ldrh	r3, [r4, #12]
 8009f2a:	f023 0303 	bic.w	r3, r3, #3
 8009f2e:	f043 0301 	orr.w	r3, r3, #1
 8009f32:	81a3      	strh	r3, [r4, #12]
 8009f34:	89a3      	ldrh	r3, [r4, #12]
 8009f36:	431d      	orrs	r5, r3
 8009f38:	81a5      	strh	r5, [r4, #12]
 8009f3a:	e7cf      	b.n	8009edc <__smakebuf_r+0x18>

08009f3c <_fstat_r>:
 8009f3c:	b538      	push	{r3, r4, r5, lr}
 8009f3e:	4d07      	ldr	r5, [pc, #28]	; (8009f5c <_fstat_r+0x20>)
 8009f40:	2300      	movs	r3, #0
 8009f42:	4604      	mov	r4, r0
 8009f44:	4608      	mov	r0, r1
 8009f46:	4611      	mov	r1, r2
 8009f48:	602b      	str	r3, [r5, #0]
 8009f4a:	f7f7 ff88 	bl	8001e5e <_fstat>
 8009f4e:	1c43      	adds	r3, r0, #1
 8009f50:	d102      	bne.n	8009f58 <_fstat_r+0x1c>
 8009f52:	682b      	ldr	r3, [r5, #0]
 8009f54:	b103      	cbz	r3, 8009f58 <_fstat_r+0x1c>
 8009f56:	6023      	str	r3, [r4, #0]
 8009f58:	bd38      	pop	{r3, r4, r5, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20000814 	.word	0x20000814

08009f60 <_isatty_r>:
 8009f60:	b538      	push	{r3, r4, r5, lr}
 8009f62:	4d06      	ldr	r5, [pc, #24]	; (8009f7c <_isatty_r+0x1c>)
 8009f64:	2300      	movs	r3, #0
 8009f66:	4604      	mov	r4, r0
 8009f68:	4608      	mov	r0, r1
 8009f6a:	602b      	str	r3, [r5, #0]
 8009f6c:	f7f7 ff87 	bl	8001e7e <_isatty>
 8009f70:	1c43      	adds	r3, r0, #1
 8009f72:	d102      	bne.n	8009f7a <_isatty_r+0x1a>
 8009f74:	682b      	ldr	r3, [r5, #0]
 8009f76:	b103      	cbz	r3, 8009f7a <_isatty_r+0x1a>
 8009f78:	6023      	str	r3, [r4, #0]
 8009f7a:	bd38      	pop	{r3, r4, r5, pc}
 8009f7c:	20000814 	.word	0x20000814

08009f80 <_init>:
 8009f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f82:	bf00      	nop
 8009f84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f86:	bc08      	pop	{r3}
 8009f88:	469e      	mov	lr, r3
 8009f8a:	4770      	bx	lr

08009f8c <_fini>:
 8009f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f8e:	bf00      	nop
 8009f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f92:	bc08      	pop	{r3}
 8009f94:	469e      	mov	lr, r3
 8009f96:	4770      	bx	lr
