# Verilog-Implementation-of-D-Flip-Flops
In this project, 8 distinct Verilog HDL implementations of D flip-flops (DFFs), encompassing rising and falling edge triggers, synchronous and asynchronous resets are designed. 
