{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 10 01:41:28 2013 " "Info: Processing started: Sat Aug 10 01:41:28 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_4 -c clock_4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off clock_4 -c clock_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg1 SEG1 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg1\" differs only in case from object \"SEG1\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg2 SEG2 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg2\" differs only in case from object \"SEG2\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg3 SEG3 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg3\" differs only in case from object \"SEG3\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "seg4 SEG4 clock_4.v(4) " "Info (10281): Verilog HDL Declaration information at clock_4.v(4): object \"seg4\" differs only in case from object \"SEG4\" in the same scope" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clock_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_4 " "Info: Found entity 1: clock_4" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 6 6 " "Info: Found 6 design units, including 6 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Info: Found entity 1: counter6" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 counter10 " "Info: Found entity 2: counter10" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 counter60 " "Info: Found entity 3: counter60" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 counter60_2 " "Info: Found entity 4: counter60_2" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 counter24 " "Info: Found entity 5: counter24" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 counter12 " "Info: Found entity 6: counter12" {  } { { "counter.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Info: Found entity 1: display" {  } { { "display.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Info: Found entity 1: stopwatch" {  } { { "stopwatch.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/stopwatch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_Freq.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file div_Freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 Freq_div1 " "Info: Found entity 1: Freq_div1" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Freq_div500 " "Info: Found entity 2: Freq_div500" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Freq_div10 " "Info: Found entity 3: Freq_div10" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Freq_div100 " "Info: Found entity 4: Freq_div100" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 64 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Freq_div1k " "Info: Found entity 5: Freq_div1k" {  } { { "div_Freq.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/div_Freq.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Radio.v(19) " "Warning (10229): Verilog HDL Expression warning at Radio.v(19): truncated literal to match 5 bits" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Radio.v(20) " "Warning (10229): Verilog HDL Expression warning at Radio.v(20): truncated literal to match 5 bits" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Radio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Radio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALARM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALARM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alarm " "Info: Found entity 1: Alarm" {  } { { "ALARM.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/ALARM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/key.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_4 " "Info: Elaborating entity \"clock_4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(78) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(78): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(79) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(79): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock_4.v(80) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(80): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Sec clock_4.v(81) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(81): variable \"Sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(82) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(82): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(83) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(83): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(88) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(88): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(89) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(89): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(90) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(90): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(91) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(91): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock_4.v(92) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(92): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr clock_4.v(93) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(93): variable \"Hr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjMin clock_4.v(98) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(98): variable \"adjMin\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "adjHr clock_4.v(99) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(99): variable \"adjHr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(100) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(100): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min clock_4.v(101) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(101): variable \"Min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_12 clock_4.v(102) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(102): variable \"Hr_12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_12 clock_4.v(103) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(103): variable \"Hr_12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SimSec clock_4.v(109) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(109): variable \"SimSec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SimSec clock_4.v(110) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(110): variable \"SimSec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecS clock_4.v(111) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(111): variable \"SecS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SecS clock_4.v(112) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(112): variable \"SecS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min_Set clock_4.v(116) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(116): variable \"Min_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Min_Set clock_4.v(117) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(117): variable \"Min_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_Set clock_4.v(118) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(118): variable \"Hr_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Hr_Set clock_4.v(119) " "Warning (10235): Verilog HDL Always Construct warning at clock_4.v(119): variable \"Hr_Set\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjMin_0 clock_4.v(73) " "Warning (10240): Verilog HDL Always Construct warning at clock_4.v(73): inferring latch(es) for variable \"adjMin_0\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjHr_0 clock_4.v(73) " "Warning (10240): Verilog HDL Always Construct warning at clock_4.v(73): inferring latch(es) for variable \"adjHr_0\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adjHr_0 clock_4.v(73) " "Info (10041): Inferred latch for \"adjHr_0\" at clock_4.v(73)" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adjMin_0 clock_4.v(73) " "Info (10041): Inferred latch for \"adjMin_0\" at clock_4.v(73)" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:K1 " "Info: Elaborating entity \"key\" for hierarchy \"key:K1\"" {  } { { "clock_4.v" "K1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div1 Freq_div1:F1 " "Info: Elaborating entity \"Freq_div1\" for hierarchy \"Freq_div1:F1\"" {  } { { "clock_4.v" "F1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div500 Freq_div500:F2 " "Info: Elaborating entity \"Freq_div500\" for hierarchy \"Freq_div500:F2\"" {  } { { "clock_4.v" "F2" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div10 Freq_div10:F3 " "Info: Elaborating entity \"Freq_div10\" for hierarchy \"Freq_div10:F3\"" {  } { { "clock_4.v" "F3" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div100 Freq_div100:F4 " "Info: Elaborating entity \"Freq_div100\" for hierarchy \"Freq_div100:F4\"" {  } { { "clock_4.v" "F4" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freq_div1k Freq_div1k:F5 " "Info: Elaborating entity \"Freq_div1k\" for hierarchy \"Freq_div1k:F5\"" {  } { { "clock_4.v" "F5" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 counter60:C1 " "Info: Elaborating entity \"counter60\" for hierarchy \"counter60:C1\"" {  } { { "clock_4.v" "C1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 counter60:C1\|counter10:U1 " "Info: Elaborating entity \"counter10\" for hierarchy \"counter60:C1\|counter10:U1\"" {  } { { "counter.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 counter60:C1\|counter6:U2 " "Info: Elaborating entity \"counter6\" for hierarchy \"counter60:C1\|counter6:U2\"" {  } { { "counter.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/counter.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 counter24:C3 " "Info: Elaborating entity \"counter24\" for hierarchy \"counter24:C3\"" {  } { { "clock_4.v" "C3" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter12 counter12:C4 " "Info: Elaborating entity \"counter12\" for hierarchy \"counter12:C4\"" {  } { { "clock_4.v" "C4" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:R0 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:R0\"" {  } { { "clock_4.v" "R0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarm Alarm:A0 " "Info: Elaborating entity \"Alarm\" for hierarchy \"Alarm:A0\"" {  } { { "clock_4.v" "A0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 64 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:S0 " "Info: Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:S0\"" {  } { { "clock_4.v" "S0" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:SEG1 " "Info: Elaborating entity \"display\" for hierarchy \"display:SEG1\"" {  } { { "clock_4.v" "SEG1" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "HrCP " "Warning: Found clock multiplexer HrCP" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 29 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MinCP " "Warning: Found clock multiplexer MinCP" {  } { { "clock_4.v" "" { Text "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.v" 29 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.map.smsg " "Info: Generated suppressed messages file D:/WORKPLACE/VerilogPRJ/CLOCK_4/CLOCK_4/clock_4.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "540 " "Info: Implemented 540 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Info: Implemented 30 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Info: Implemented 501 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 10 01:41:33 2013 " "Info: Processing ended: Sat Aug 10 01:41:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
