module adder_behavior_reg (s, co, a, b, ci,clk);
parameter width = 32;
output [width-1:0] s;
output co;
input [width-1:0] a, b;
input ci,clk;
reg [width-1:0] s; 
reg co;
always @ (posedge clk)
begin
 {co,s}=a+b+ci;
end
endmodule
