--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml OutPort2X8bit.twx OutPort2X8bit.ncd -o OutPort2X8bit.twr
OutPort2X8bit.pcf

Design file:              OutPort2X8bit.ncd
Physical constraint file: OutPort2X8bit.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A_IN<0>     |   -0.240(R)|    1.401(R)|CLK_BUFGP         |   0.000|
A_IN<1>     |   -0.259(R)|    1.410(R)|CLK_BUFGP         |   0.000|
A_IN<2>     |    3.947(R)|   -0.792(R)|CLK_BUFGP         |   0.000|
A_IN<3>     |    3.943(R)|   -0.788(R)|CLK_BUFGP         |   0.000|
A_IN<4>     |    3.943(R)|   -0.788(R)|CLK_BUFGP         |   0.000|
A_IN<5>     |    3.943(R)|   -0.788(R)|CLK_BUFGP         |   0.000|
A_IN<6>     |    3.944(R)|   -0.790(R)|CLK_BUFGP         |   0.000|
A_IN<7>     |    3.957(R)|   -0.804(R)|CLK_BUFGP         |   0.000|
B_IN<0>     |    3.930(R)|   -0.772(R)|CLK_BUFGP         |   0.000|
B_IN<1>     |    3.942(R)|   -0.787(R)|CLK_BUFGP         |   0.000|
B_IN<2>     |    3.942(R)|   -0.787(R)|CLK_BUFGP         |   0.000|
B_IN<3>     |    3.950(R)|   -0.795(R)|CLK_BUFGP         |   0.000|
B_IN<4>     |   -0.217(R)|    1.376(R)|CLK_BUFGP         |   0.000|
B_IN<5>     |   -0.004(R)|    1.208(R)|CLK_BUFGP         |   0.000|
B_IN<6>     |    0.084(R)|    1.135(R)|CLK_BUFGP         |   0.000|
B_IN<7>     |   -0.269(R)|    1.422(R)|CLK_BUFGP         |   0.000|
ENABLE_A_OUT|    0.749(R)|    1.175(R)|CLK_BUFGP         |   0.000|
ENABLE_B_OUT|    2.266(R)|    0.004(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A_OUT<0>    |    5.604(R)|CLK_BUFGP         |   0.000|
A_OUT<1>    |    5.589(R)|CLK_BUFGP         |   0.000|
A_OUT<2>    |    6.780(R)|CLK_BUFGP         |   0.000|
A_OUT<3>    |    6.534(R)|CLK_BUFGP         |   0.000|
A_OUT<4>    |    7.033(R)|CLK_BUFGP         |   0.000|
A_OUT<5>    |    6.533(R)|CLK_BUFGP         |   0.000|
A_OUT<6>    |    6.531(R)|CLK_BUFGP         |   0.000|
A_OUT<7>    |    6.764(R)|CLK_BUFGP         |   0.000|
B_OUT<0>    |    6.549(R)|CLK_BUFGP         |   0.000|
B_OUT<1>    |    6.535(R)|CLK_BUFGP         |   0.000|
B_OUT<2>    |    6.534(R)|CLK_BUFGP         |   0.000|
B_OUT<3>    |    7.038(R)|CLK_BUFGP         |   0.000|
B_OUT<4>    |    5.586(R)|CLK_BUFGP         |   0.000|
B_OUT<5>    |    5.595(R)|CLK_BUFGP         |   0.000|
B_OUT<6>    |    5.586(R)|CLK_BUFGP         |   0.000|
B_OUT<7>    |    5.601(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Oct 26 06:56:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



