// Seed: 2547799371
module module_0 (
    input logic id_0,
    input id_1,
    output id_2
);
  wire id_3;
  assign id_3[1] = 1;
  logic id_4;
endmodule
