Analysis & Synthesis report for pluto_spi_stepper
Wed Nov 06 19:39:40 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pluto_spi_stepper|stepgen:s3|state
 11. State Machine - |pluto_spi_stepper|stepgen:s2|state
 12. State Machine - |pluto_spi_stepper|stepgen:s1|state
 13. State Machine - |pluto_spi_stepper|stepgen:s0|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: Top-level Entity: |pluto_spi_stepper
 20. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: stepgen:s0
 22. Parameter Settings for User Entity Instance: stepgen:s1
 23. Parameter Settings for User Entity Instance: stepgen:s2
 24. Parameter Settings for User Entity Instance: stepgen:s3
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. altpll Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "stepgen:s3"
 28. Port Connectivity Checks: "stepgen:s2"
 29. Port Connectivity Checks: "stepgen:s1"
 30. Port Connectivity Checks: "stepgen:s0"
 31. Signal Tap Logic Analyzer Settings
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Connections to In-System Debugging Instance "auto_signaltap_0"
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 06 19:39:40 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; pluto_spi_stepper                           ;
; Top-level Entity Name              ; pluto_spi_stepper                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,415                                       ;
;     Total combinational functions  ; 912                                         ;
;     Dedicated logic registers      ; 1,032                                       ;
; Total registers                    ; 1032                                        ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,528                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SCM153C8G     ;                    ;
; Top-level entity name                                            ; pluto_spi_stepper  ; pluto_spi_stepper  ;
; Family name                                                      ; MAX 10             ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Intel FPGA IP Evaluation Mode                                    ; Disable            ; Enable             ;
; Power-Up Don't Care                                              ; Off                ; On                 ;
; Remove Redundant Logic Cells                                     ; On                 ; Off                ;
; Ignore CASCADE Buffers                                           ; On                 ; Off                ;
; Ignore LCELL Buffers                                             ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                               ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; Off                ; Off                ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+
; spi_main.v                                                         ; yes             ; User Verilog HDL File                        ; E:/wq-step-pluto_spi_stepper_firmware/spi_main.v                                                         ;             ;
; stepgen.v                                                          ; yes             ; User Verilog HDL File                        ; E:/wq-step-pluto_spi_stepper_firmware/stepgen.v                                                          ;             ;
; wdt.v                                                              ; yes             ; User Verilog HDL File                        ; E:/wq-step-pluto_spi_stepper_firmware/wdt.v                                                              ;             ;
; pll.v                                                              ; yes             ; User Wizard-Generated File                   ; E:/wq-step-pluto_spi_stepper_firmware/pll.v                                                              ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                        ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                      ;             ;
; db/altsyncram_6m14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/altsyncram_6m14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                      ;             ;
; db/mux_t4c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/mux_t4c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                   ;             ;
; db/decode_b7f.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/decode_b7f.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                           ;             ;
; db/cntr_7rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cntr_7rh.tdf                                                    ;             ;
; db/cmpr_irb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_irb.tdf                                                    ;             ;
; db/cntr_eki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cntr_eki.tdf                                                    ;             ;
; db/cntr_8rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cntr_8rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                       ; altera_sld  ;
; db/ip/sld58049efc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 1,415         ;
;                                             ;               ;
; Total combinational functions               ; 912           ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 358           ;
;     -- 3 input functions                    ; 351           ;
;     -- <=2 input functions                  ; 203           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 713           ;
;     -- arithmetic mode                      ; 199           ;
;                                             ;               ;
; Total registers                             ; 1032          ;
;     -- Dedicated logic registers            ; 1032          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 48            ;
; Total memory bits                           ; 278528        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; div2048[6]~20 ;
; Maximum fan-out                             ; 439           ;
; Total fan-out                               ; 7086          ;
; Average fan-out                             ; 3.40          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |pluto_spi_stepper                                                                                                                      ; 912 (133)           ; 1032 (151)                ; 278528      ; 0          ; 0            ; 0       ; 0         ; 48   ; 0            ; 0          ; |pluto_spi_stepper                                                                                                                                                                                                                                                                                                                                            ; pluto_spi_stepper                 ; work         ;
;    |pll:pll_inst|                                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|pll:pll_inst                                                                                                                                                                                                                                                                                                                               ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|pll:pll_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                       ; altpll                            ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                             ; pll_altpll                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 411 (2)             ; 662 (35)                  ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 409 (0)             ; 627 (0)                   ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 409 (89)            ; 627 (286)                 ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_b7f:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_b7f:auto_generated                                                                                                                   ; decode_b7f                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_t4c:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_t4c:auto_generated                                                                                                                              ; mux_t4c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6m14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated                                                                                                                                                 ; altsyncram_6m14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 97 (97)             ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 129 (10)            ; 113 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_7rh:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7rh:auto_generated                                                             ; cntr_7rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                      ; cntr_eki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8rh:auto_generated                                                                            ; cntr_8rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 34 (34)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |stepgen:s0|                                                                                                                         ; 56 (56)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|stepgen:s0                                                                                                                                                                                                                                                                                                                                 ; stepgen                           ; work         ;
;    |stepgen:s1|                                                                                                                         ; 56 (56)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|stepgen:s1                                                                                                                                                                                                                                                                                                                                 ; stepgen                           ; work         ;
;    |stepgen:s2|                                                                                                                         ; 56 (56)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|stepgen:s2                                                                                                                                                                                                                                                                                                                                 ; stepgen                           ; work         ;
;    |stepgen:s3|                                                                                                                         ; 57 (57)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|stepgen:s3                                                                                                                                                                                                                                                                                                                                 ; stepgen                           ; work         ;
;    |wdt:w|                                                                                                                              ; 15 (15)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pluto_spi_stepper|wdt:w                                                                                                                                                                                                                                                                                                                                      ; wdt                               ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 34           ; 8192         ; 34           ; 278528 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |pluto_spi_stepper|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |pluto_spi_stepper|pll:pll_inst                                                                                                                                                                                                                                                        ; pll.v           ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |pluto_spi_stepper|stepgen:s3|state ;
+----------+----------+----------+--------------------+
; Name     ; state.00 ; state.10 ; state.01           ;
+----------+----------+----------+--------------------+
; state.00 ; 0        ; 0        ; 0                  ;
; state.01 ; 1        ; 0        ; 1                  ;
; state.10 ; 1        ; 1        ; 0                  ;
+----------+----------+----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |pluto_spi_stepper|stepgen:s2|state ;
+----------+----------+----------+--------------------+
; Name     ; state.00 ; state.10 ; state.01           ;
+----------+----------+----------+--------------------+
; state.00 ; 0        ; 0        ; 0                  ;
; state.01 ; 1        ; 0        ; 1                  ;
; state.10 ; 1        ; 1        ; 0                  ;
+----------+----------+----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |pluto_spi_stepper|stepgen:s1|state ;
+----------+----------+----------+--------------------+
; Name     ; state.00 ; state.10 ; state.01           ;
+----------+----------+----------+--------------------+
; state.00 ; 0        ; 0        ; 0                  ;
; state.01 ; 1        ; 0        ; 1                  ;
; state.10 ; 1        ; 1        ; 0                  ;
+----------+----------+----------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------+
; State Machine - |pluto_spi_stepper|stepgen:s0|state ;
+----------+----------+----------+--------------------+
; Name     ; state.00 ; state.10 ; state.01           ;
+----------+----------+----------+--------------------+
; state.00 ; 0        ; 0        ; 0                  ;
; state.01 ; 1        ; 0        ; 1                  ;
; state.10 ; 1        ; 1        ; 0                  ;
+----------+----------+----------+--------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; stepgen:s3|state.00                   ; Lost fanout        ;
; stepgen:s2|state.00                   ; Lost fanout        ;
; stepgen:s1|state.00                   ; Lost fanout        ;
; stepgen:s0|state.00                   ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1032  ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 87    ;
; Number of registers using Asynchronous Clear ; 220   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 574   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pluto_spi_stepper|data_sent[2]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pluto_spi_stepper|data_inbuf[2]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |pluto_spi_stepper|bitcnt[1]           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pluto_spi_stepper|spibytecnt[0]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pluto_spi_stepper|wdt:w|timer[2]      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pluto_spi_stepper|stepgen:s3|timer[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pluto_spi_stepper|stepgen:s2|timer[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pluto_spi_stepper|stepgen:s1|timer[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |pluto_spi_stepper|stepgen:s0|timer[3] ;
; 8:1                ; 20 bits   ; 100 LEs       ; 40 LEs               ; 60 LEs                 ; Yes        ; |pluto_spi_stepper|pos_tmp[14]         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |pluto_spi_stepper|data_outbuf[6]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |pluto_spi_stepper|data_outbuf[4]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pluto_spi_stepper|stepgen:s0|pbit     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pluto_spi_stepper ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 10    ; Signed Integer                                           ;
; F              ; 11    ; Signed Integer                                           ;
; T              ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 10                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 3                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; ON                    ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: stepgen:s0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 10    ; Signed Integer                 ;
; F              ; 11    ; Signed Integer                 ;
; T              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: stepgen:s1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 10    ; Signed Integer                 ;
; F              ; 11    ; Signed Integer                 ;
; T              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: stepgen:s2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 10    ; Signed Integer                 ;
; F              ; 11    ; Signed Integer                 ;
; T              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: stepgen:s3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; W              ; 10    ; Signed Integer                 ;
; F              ; 11    ; Signed Integer                 ;
; T              ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                   ;
+-------------------------------------------------+--------------------------------+----------------+
; Parameter Name                                  ; Value                          ; Type           ;
+-------------------------------------------------+--------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                  ; String         ;
; sld_node_info                                   ; 805334528                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                ; String         ;
; SLD_IP_VERSION                                  ; 6                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                              ; Signed Integer ;
; sld_data_bits                                   ; 34                             ; Untyped        ;
; sld_trigger_bits                                ; 1                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                              ; Untyped        ;
; sld_sample_depth                                ; 8192                           ; Untyped        ;
; sld_segment_size                                ; 8192                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                           ; Untyped        ;
; sld_state_bits                                  ; 11                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                              ; Signed Integer ;
; sld_trigger_level                               ; 1                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                              ; Untyped        ;
; sld_ram_pipeline                                ; 1                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                           ; String         ;
; sld_inversion_mask_length                       ; 30                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd      ; String         ;
; sld_state_flow_use_generated                    ; 0                              ; Untyped        ;
; sld_current_resource_width                      ; 1                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 70                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stepgen:s3"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; position[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stepgen:s2"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; position[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stepgen:s1"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; position[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stepgen:s0"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; position[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 34               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 81                          ;
; cycloneiii_ff         ; 279                         ;
;     ENA               ; 210                         ;
;     ENA SCLR          ; 15                          ;
;     SLD               ; 16                          ;
;     plain             ; 38                          ;
; cycloneiii_io_obuf    ; 23                          ;
; cycloneiii_lcell_comb ; 374                         ;
;     arith             ; 99                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 81                          ;
;     normal            ; 275                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 77                          ;
;         4 data inputs ; 173                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.68                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; stepgen:s0|position[0]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[0]              ; N/A     ;
; stepgen:s0|position[10]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[10]             ; N/A     ;
; stepgen:s0|position[11]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[11]             ; N/A     ;
; stepgen:s0|position[12]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[12]             ; N/A     ;
; stepgen:s0|position[13]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[13]             ; N/A     ;
; stepgen:s0|position[14]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[14]             ; N/A     ;
; stepgen:s0|position[15]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[15]             ; N/A     ;
; stepgen:s0|position[16]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[16]             ; N/A     ;
; stepgen:s0|position[17]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[17]             ; N/A     ;
; stepgen:s0|position[18]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[18]             ; N/A     ;
; stepgen:s0|position[19]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[19]             ; N/A     ;
; stepgen:s0|position[1]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[1]              ; N/A     ;
; stepgen:s0|position[20]~reg0 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[20]             ; N/A     ;
; stepgen:s0|position[2]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[2]              ; N/A     ;
; stepgen:s0|position[3]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[3]              ; N/A     ;
; stepgen:s0|position[4]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[4]              ; N/A     ;
; stepgen:s0|position[5]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[5]              ; N/A     ;
; stepgen:s0|position[6]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[6]              ; N/A     ;
; stepgen:s0|position[7]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[7]              ; N/A     ;
; stepgen:s0|position[8]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[8]              ; N/A     ;
; stepgen:s0|position[9]~reg0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; stepgen:s0|position[9]              ; N/A     ;
; vel0[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[0]                             ; N/A     ;
; vel0[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[10]                            ; N/A     ;
; vel0[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[11]                            ; N/A     ;
; vel0[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[1]                             ; N/A     ;
; vel0[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[2]                             ; N/A     ;
; vel0[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[3]                             ; N/A     ;
; vel0[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[4]                             ; N/A     ;
; vel0[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[5]                             ; N/A     ;
; vel0[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[6]                             ; N/A     ;
; vel0[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[7]                             ; N/A     ;
; vel0[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[8]                             ; N/A     ;
; vel0[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; vel0[9]                             ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; div2048[6]~20                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div2048[6]~20                       ; N/A     ;
; stepgen:s0|dir               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; stepgen:s0|dir                      ; N/A     ;
; stepgen:s0|dir               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; stepgen:s0|dir                      ; N/A     ;
+------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 06 19:38:42 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pluto_spi_stepper -c pluto_spi_stepper
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi_main.v
    Info (12023): Found entity 1: pluto_spi_stepper File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file stepgen.v
    Info (12023): Found entity 1: stepgen File: E:/wq-step-pluto_spi_stepper_firmware/stepgen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file wdt.v
    Info (12023): Found entity 1: wdt File: E:/wq-step-pluto_spi_stepper_firmware/wdt.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: E:/wq-step-pluto_spi_stepper_firmware/pll.v Line: 39
Info (12127): Elaborating entity "pluto_spi_stepper" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at spi_main.v(76): object "SCK_high" assigned a value but never read File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at spi_main.v(83): object "SSEL_endmessage" assigned a value but never read File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 83
Warning (10230): Verilog HDL assignment warning at spi_main.v(135): truncated value with size 16 to match size of target (12) File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 135
Warning (10230): Verilog HDL assignment warning at spi_main.v(145): truncated value with size 16 to match size of target (12) File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 145
Warning (10230): Verilog HDL assignment warning at spi_main.v(157): truncated value with size 16 to match size of target (12) File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 157
Warning (10230): Verilog HDL assignment warning at spi_main.v(167): truncated value with size 16 to match size of target (12) File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 167
Warning (10030): Net "pos_tmp[0]" at spi_main.v(94) has no driver or initial value, using a default initial value '0' File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 94
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 41
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: E:/wq-step-pluto_spi_stepper_firmware/pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: E:/wq-step-pluto_spi_stepper_firmware/pll.v Line: 90
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: E:/wq-step-pluto_spi_stepper_firmware/pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: E:/wq-step-pluto_spi_stepper_firmware/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "wdt" for hierarchy "wdt:w" File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 61
Info (12128): Elaborating entity "stepgen" for hierarchy "stepgen:s0" File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6m14.tdf
    Info (12023): Found entity 1: altsyncram_6m14 File: E:/wq-step-pluto_spi_stepper_firmware/db/altsyncram_6m14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_t4c.tdf
    Info (12023): Found entity 1: mux_t4c File: E:/wq-step-pluto_spi_stepper_firmware/db/mux_t4c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_b7f.tdf
    Info (12023): Found entity 1: decode_b7f File: E:/wq-step-pluto_spi_stepper_firmware/db/decode_b7f.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf
    Info (12023): Found entity 1: cntr_7rh File: E:/wq-step-pluto_spi_stepper_firmware/db/cntr_7rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf
    Info (12023): Found entity 1: cmpr_irb File: E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_irb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf
    Info (12023): Found entity 1: cntr_eki File: E:/wq-step-pluto_spi_stepper_firmware/db/cntr_eki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf
    Info (12023): Found entity 1: cntr_8rh File: E:/wq-step-pluto_spi_stepper_firmware/db/cntr_8rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: E:/wq-step-pluto_spi_stepper_firmware/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: E:/wq-step-pluto_spi_stepper_firmware/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.11.06.19:39:14 Progress: Loading sld58049efc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/wq-step-pluto_spi_stepper_firmware/db/ip/sld58049efc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (19014): Pin "clk_i" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 24
Warning (19014): Pin "MOSI" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 26
Warning (19014): Pin "nRESET" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 26
Warning (19014): Pin "din[0]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[1]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[2]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[3]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[4]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[5]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[6]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[7]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[8]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[9]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[10]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[11]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[12]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[13]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[14]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "din[15]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 29
Warning (19014): Pin "clk_o" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 25
Warning (19014): Pin "MISO" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Warning (19014): Pin "nPE" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Warning (19014): Pin "LED" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 28
Warning (19014): Pin "nConfig" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Warning (19014): Pin "dout[0]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[1]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[2]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[3]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[4]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[5]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[6]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[7]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[8]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[9]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[10]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[11]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[12]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "dout[13]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 44
Warning (19014): Pin "step[0]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 45
Warning (19014): Pin "step[1]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 45
Warning (19014): Pin "step[2]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 45
Warning (19014): Pin "step[3]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 45
Warning (19014): Pin "dir[0]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 46
Warning (19014): Pin "dir[1]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 46
Warning (19014): Pin "dir[2]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 46
Warning (19014): Pin "dir[3]" has no register for Power-Up Level option File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 46
Warning (19014): Pin "pre_syn.bp.s0_position_0_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_10_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_11_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_12_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_13_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_14_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_15_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_16_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_17_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_18_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_19_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_1_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_20_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_2_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_3_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_4_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_5_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_6_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_7_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_8_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.s0_position_9_~reg0" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_0_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_10_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_11_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_1_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_2_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_3_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_4_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_5_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_6_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_7_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_8_" has no register for Power-Up Level option
Warning (19014): Pin "pre_syn.bp.vel0_9_" has no register for Power-Up Level option
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_clk" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 125
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[10]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[11]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[12]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[13]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[14]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[15]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[16]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[17]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[18]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[19]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[20]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[21]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[22]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[23]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[24]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[25]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[26]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[27]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[28]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[29]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[30]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[31]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[32]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[33]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[34]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[35]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[36]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[37]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[38]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[39]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[40]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[41]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[42]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[43]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[44]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[45]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[46]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[47]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[48]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[49]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[50]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[51]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[52]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[53]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[54]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[55]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[56]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[57]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[58]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[59]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[60]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[61]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[62]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[63]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[64]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[65]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[66]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[67]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[68]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_storage_qualifier_in[69]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 128
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|trigger_in" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 129
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[10]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[11]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[12]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[13]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[14]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[15]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[16]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[17]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[18]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[19]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[20]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[21]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[22]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[23]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[24]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[25]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[26]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[27]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[28]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[29]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[30]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|crc[31]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 130
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|storage_enable" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 131
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|raw_tck" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 132
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|usr1" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 134
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_cdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 135
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_sdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 136
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_e1dr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 137
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_udr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 138
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_uir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 139
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|clr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 140
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ena" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 141
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_in[9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 142
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_tlr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 146
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_rti" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 147
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_sdrs" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 148
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_pdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 149
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_e2dr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 150
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_sirs" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 151
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_cir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 152
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_sir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 153
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_e1ir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 154
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_pir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 155
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|jtag_state_e2ir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 156
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|tms" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 157
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|clrn" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 158
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|vir_tdi" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 160
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|irq" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 159
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|vcc" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 163
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|gnd" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 164
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|ir_out[9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 166
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|tdo" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 167
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[10]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[11]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[12]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[13]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[14]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[15]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[16]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[17]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[18]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[19]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[20]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[21]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[22]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[23]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[24]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[25]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[26]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[27]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[28]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[29]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[30]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[31]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[32]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_data_out[33]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 169
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|acq_trigger_out[0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 170
Warning (19014): Pin "sld_signaltap:auto_signaltap_0|trigger_out" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd Line: 171
Warning (19014): Pin "sld_hub:auto_hub|jsm_tck" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 380
Warning (19014): Pin "sld_hub:auto_hub|jsm_tms" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 381
Warning (19014): Pin "sld_hub:auto_hub|hub_tck" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 385
Warning (19014): Pin "sld_hub:auto_hub|hub_usr1" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 386
Warning (19014): Pin "sld_hub:auto_hub|hub_rti" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 387
Warning (19014): Pin "sld_hub:auto_hub|hub_shift" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 388
Warning (19014): Pin "sld_hub:auto_hub|hub_update" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 389
Warning (19014): Pin "sld_hub:auto_hub|node_ir_in[1][0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 395
Warning (19014): Pin "sld_hub:auto_hub|node_tdo[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 396
Warning (19014): Pin "sld_hub:auto_hub|node_irq[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 397
Warning (19014): Pin "sld_hub:auto_hub|reserved_reset_sequencer_clock_input" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 432
Warning (19014): Pin "sld_hub:auto_hub|send[0][0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][10]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][11]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][12]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][13]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][14]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][15]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][16]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][17]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][18]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][19]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][20]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][21]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][22]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][23]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][24]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][25]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][26]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][27]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][28]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][29]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][30]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][31]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|send[0][32]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 435
Warning (19014): Pin "sld_hub:auto_hub|node_raw_tck" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 400
Warning (19014): Pin "sld_hub:auto_hub|node_raw_tms" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 401
Warning (19014): Pin "sld_hub:auto_hub|node_tdi" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 402
Warning (19014): Pin "sld_hub:auto_hub|node_ir_out[1][0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 403
Warning (19014): Pin "sld_hub:auto_hub|node_ena[1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 404
Warning (19014): Pin "sld_hub:auto_hub|node_clr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 405
Warning (19014): Pin "sld_hub:auto_hub|node_clrn" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 406
Warning (19014): Pin "sld_hub:auto_hub|node_usr1" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 407
Warning (19014): Pin "sld_hub:auto_hub|node_tck" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 408
Warning (19014): Pin "sld_hub:auto_hub|node_rti" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 409
Warning (19014): Pin "sld_hub:auto_hub|node_shift" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 410
Warning (19014): Pin "sld_hub:auto_hub|node_update" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 411
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_tlr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 414
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_rti" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 415
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_sdrs" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 416
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_cdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 417
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_sdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 418
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_e1dr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 419
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_pdr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 420
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_e2dr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 421
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_udr" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 422
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_sirs" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 423
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_cir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 424
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_sir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 425
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_e1ir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 426
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_pir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 427
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_e2ir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 428
Warning (19014): Pin "sld_hub:auto_hub|node_jtag_state_uir" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 429
Warning (19014): Pin "sld_hub:auto_hub|receive[0][0]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][1]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][2]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][3]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][4]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][5]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][6]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][7]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][8]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][9]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][10]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][11]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][12]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][13]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][14]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][15]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][16]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][17]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][18]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][19]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][20]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][21]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][22]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][23]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][24]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][25]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][26]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][27]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][28]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][29]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][30]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][31]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (19014): Pin "sld_hub:auto_hub|receive[0][32]" has no register for Power-Up Level option File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd Line: 436
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "nConfig" and its non-tri-state driver. File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "nConfig" to the node "nConfig" File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "nPE" is stuck at VCC File: E:/wq-step-pluto_spi_stepper_firmware/spi_main.v Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 68 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1523 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 1435 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 385 warnings
    Info: Peak virtual memory: 4872 megabytes
    Info: Processing ended: Wed Nov 06 19:39:40 2019
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/wq-step-pluto_spi_stepper_firmware/pluto_spi_stepper.map.smsg.


