Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 19 01:52:52 2023
| Host         : unbound-phoenix running 64-bit unknown
| Command      : report_control_sets -verbose -file interface_bd_wrapper_control_sets_placed.rpt
| Design       : interface_bd_wrapper
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     4 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             238 |           63 |
| No           | No                    | Yes                    |               5 |            2 |
| No           | Yes                   | No                     |             114 |           43 |
| Yes          | No                    | No                     |              90 |           18 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |             198 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                 Enable Signal                                                |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx0                                                          | interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg_n_0                                                                                               |                1 |              1 |         1.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0                              |                                                                                                                                                          |                1 |              4 |         4.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_2_n_0         | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/cntr[3]_i_1_n_0                                                     |                2 |              4 |         2.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                       |                3 |              4 |         1.33 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/jstk_x_reg[7]_i_1_n_0                                                     |                                                                                                                                                          |                1 |              5 |         5.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/jstk_y_reg[7]_i_1_n_0                                                     |                                                                                                                                                          |                1 |              5 |         5.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/state_cmd0                                                                |                                                                                                                                                          |                1 |              6 |         6.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                            | interface_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |              6 |         6.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/write_reg[7]_i_1_n_0    |                                                                                                                                                          |                1 |              7 |         7.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/miso_data_o[7]_i_1_n_0  |                                                                                                                                                          |                1 |              7 |         7.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                              | interface_bd_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                         | interface_bd_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata0                                                           |                                                                                                                                                          |                2 |              8 |         4.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx0                                                          |                                                                                                                                                          |                1 |              8 |         8.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/led_r_reg0                                                              |                                                                                                                                                          |                1 |              8 |         8.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/m_axis_tdata0                                                             |                                                                                                                                                          |                3 |              8 |         2.67 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_2_n_0     | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/read_reg[7]_i_1_n_0                                                 |                1 |              8 |         8.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/led_g_reg0                                                              |                                                                                                                                                          |                2 |              8 |         4.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                     | interface_bd_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                3 |             10 |         3.33 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                             | interface_bd_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |                3 |             11 |         3.67 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |         3.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             15 |         2.50 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/tx_delay_counter0                                                         | interface_bd_i/digilent_jstk2_0/U0/tx_delay_counter[14]_i_1_n_0                                                                                          |                5 |             15 |         3.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             15 |         2.14 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/axi4stream_spi_master_0/U0/inst_axis_lw_spi_master/inst_lw_spi_master/edgecntr[13]_i_1_n_0                                                |                3 |             15 |         5.00 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/digilent_jstk2_0/U0/jstk_x0                                                                   |                                                                                                                                                          |                3 |             16 |         5.33 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/jstk_uart_bridge_0/U0/counter_delay0                                                          | interface_bd_i/jstk_uart_bridge_0/U0/counter_delay[19]_i_1_n_0                                                                                           |                5 |             19 |         3.80 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg_n_0 |                                                                                                              |                                                                                                                                                          |                9 |             24 |         2.67 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |         3.78 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              | interface_bd_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                   |               13 |             38 |         2.92 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             45 |         3.75 |
|  interface_bd_i/clk_wiz_0/inst/clk_out1                     |                                                                                                              |                                                                                                                                                          |               55 |            215 |         3.91 |
+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


