SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] Removing directory '/TVLSI_WORK/Ginisha/testing_file/check/check'.
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] Copy '/TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/32_bit_register_file.v' to '/TVLSI_WORK/Ginisha/testing_file/check/check/src/32_bit_register_file.v'.
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] Copy '/TVLSI_WORK/Ginisha/testing_file/Modules_FV/zero_shot_int4_llama3_8b/32_bit_register_file_converted.v' to '/TVLSI_WORK/Ginisha/testing_file/check/check/src/32_bit_register_file_converted.v'.
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] engine_0: smtbmc
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] base: starting process "cd /TVLSI_WORK/Ginisha/testing_file/check/check/src; yosys -ql ../model/design.log ../model/design.ys"
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] base: /TVLSI_WORK/Ginisha/testing_file/Modules_Design/zero_shot_int4_llama3_8b/32_bit_register_file.v:2: ERROR: Module port `\clk' is not declared in module header.
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] base: finished (returncode=1)
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] base: task failed. ERROR.
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] summary: engine_0 (smtbmc) did not return a status
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] summary: engine_0 did not produce any traces
SBY 11:41:42 [/TVLSI_WORK/Ginisha/testing_file/check/check] DONE (ERROR, rc=16)
