// Seed: 1913297731
module module_0;
  wire id_2, id_3;
  wor id_4 = -1;
  supply0 id_5;
  supply0 id_6, id_7;
  generate
    assign id_5 = id_6;
    begin : LABEL_0
      assign id_4 = id_5;
    end
  endgenerate
  wire id_8;
  wire id_9;
  always id_6 = ~&1;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    input wor id_2
);
  tri0 id_4, id_5;
  assign id_4 = (1);
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
module module_2 (
    output logic id_0,
    output tri0 id_1,
    input supply0 id_2,
    input wire id_3,
    input tri id_4,
    input wire id_5,
    input tri id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wire id_15
);
  initial id_0 <= -1;
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
endmodule
