--------------------------------------------------------------------------------
--               a file header
-- with a
-- variable test_rtl.vhd
-- This is a VHDL architecture
--
-- empty line
--------------------------------------------------------------------------------
-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.12
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  component a
    port (
          clk : in std_logic
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk);

end rtl;
