
Arduino.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000142  00800200  00001b5c  00001bf0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000039  00800342  00800342  00001d32  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d32  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000318  00000000  00000000  00001d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000028af  00000000  00000000  000020a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000012b6  00000000  00000000  00004955  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000018ec  00000000  00000000  00005c0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000007b0  00000000  00000000  000074f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000092b  00000000  00000000  00007ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001879  00000000  00000000  000085d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002c0  00000000  00000000  00009e4c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	8e c1       	rjmp	.+796    	; 0x32a <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	b0 c3       	rjmp	.+1888   	; 0x79e <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	c1 c5       	rjmp	.+2946   	; 0xc20 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	2b 06       	cpc	r2, r27
      e6:	7d 06       	cpc	r7, r29
      e8:	7d 06       	cpc	r7, r29
      ea:	7d 06       	cpc	r7, r29
      ec:	7d 06       	cpc	r7, r29
      ee:	7d 06       	cpc	r7, r29
      f0:	7d 06       	cpc	r7, r29
      f2:	7d 06       	cpc	r7, r29
      f4:	2b 06       	cpc	r2, r27
      f6:	7d 06       	cpc	r7, r29
      f8:	7d 06       	cpc	r7, r29
      fa:	7d 06       	cpc	r7, r29
      fc:	7d 06       	cpc	r7, r29
      fe:	7d 06       	cpc	r7, r29
     100:	7d 06       	cpc	r7, r29
     102:	7d 06       	cpc	r7, r29
     104:	2d 06       	cpc	r2, r29
     106:	7d 06       	cpc	r7, r29
     108:	7d 06       	cpc	r7, r29
     10a:	7d 06       	cpc	r7, r29
     10c:	7d 06       	cpc	r7, r29
     10e:	7d 06       	cpc	r7, r29
     110:	7d 06       	cpc	r7, r29
     112:	7d 06       	cpc	r7, r29
     114:	7d 06       	cpc	r7, r29
     116:	7d 06       	cpc	r7, r29
     118:	7d 06       	cpc	r7, r29
     11a:	7d 06       	cpc	r7, r29
     11c:	7d 06       	cpc	r7, r29
     11e:	7d 06       	cpc	r7, r29
     120:	7d 06       	cpc	r7, r29
     122:	7d 06       	cpc	r7, r29
     124:	2d 06       	cpc	r2, r29
     126:	7d 06       	cpc	r7, r29
     128:	7d 06       	cpc	r7, r29
     12a:	7d 06       	cpc	r7, r29
     12c:	7d 06       	cpc	r7, r29
     12e:	7d 06       	cpc	r7, r29
     130:	7d 06       	cpc	r7, r29
     132:	7d 06       	cpc	r7, r29
     134:	7d 06       	cpc	r7, r29
     136:	7d 06       	cpc	r7, r29
     138:	7d 06       	cpc	r7, r29
     13a:	7d 06       	cpc	r7, r29
     13c:	7d 06       	cpc	r7, r29
     13e:	7d 06       	cpc	r7, r29
     140:	7d 06       	cpc	r7, r29
     142:	7d 06       	cpc	r7, r29
     144:	79 06       	cpc	r7, r25
     146:	7d 06       	cpc	r7, r29
     148:	7d 06       	cpc	r7, r29
     14a:	7d 06       	cpc	r7, r29
     14c:	7d 06       	cpc	r7, r29
     14e:	7d 06       	cpc	r7, r29
     150:	7d 06       	cpc	r7, r29
     152:	7d 06       	cpc	r7, r29
     154:	56 06       	cpc	r5, r22
     156:	7d 06       	cpc	r7, r29
     158:	7d 06       	cpc	r7, r29
     15a:	7d 06       	cpc	r7, r29
     15c:	7d 06       	cpc	r7, r29
     15e:	7d 06       	cpc	r7, r29
     160:	7d 06       	cpc	r7, r29
     162:	7d 06       	cpc	r7, r29
     164:	7d 06       	cpc	r7, r29
     166:	7d 06       	cpc	r7, r29
     168:	7d 06       	cpc	r7, r29
     16a:	7d 06       	cpc	r7, r29
     16c:	7d 06       	cpc	r7, r29
     16e:	7d 06       	cpc	r7, r29
     170:	7d 06       	cpc	r7, r29
     172:	7d 06       	cpc	r7, r29
     174:	4a 06       	cpc	r4, r26
     176:	7d 06       	cpc	r7, r29
     178:	7d 06       	cpc	r7, r29
     17a:	7d 06       	cpc	r7, r29
     17c:	7d 06       	cpc	r7, r29
     17e:	7d 06       	cpc	r7, r29
     180:	7d 06       	cpc	r7, r29
     182:	7d 06       	cpc	r7, r29
     184:	68 06       	cpc	r6, r24

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ec e5       	ldi	r30, 0x5C	; 92
     19e:	fb e1       	ldi	r31, 0x1B	; 27
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a2 34       	cpi	r26, 0x42	; 66
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a2 e4       	ldi	r26, 0x42	; 66
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ab 37       	cpi	r26, 0x7B	; 123
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	33 d0       	rcall	.+102    	; 0x228 <main>
     1c2:	0c 94 ac 0d 	jmp	0x1b58	; 0x1b58 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <ADC_read>:

uint16_t ADC_read() {
	
	uint16_t data = 0;
	//Read from ADC2
	set_bit(ADMUX, MUX1);
     1c8:	ec e7       	ldi	r30, 0x7C	; 124
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	82 60       	ori	r24, 0x02	; 2
     1d0:	80 83       	st	Z, r24
	// Start conversion
	set_bit(ADCSRA,ADSC);
     1d2:	ea e7       	ldi	r30, 0x7A	; 122
     1d4:	f0 e0       	ldi	r31, 0x00	; 0
     1d6:	80 81       	ld	r24, Z
     1d8:	80 64       	ori	r24, 0x40	; 64
     1da:	80 83       	st	Z, r24
	// Wait for conversion complete
	loop_until_bit_is_set(ADCSRA,ADIF);
     1dc:	80 81       	ld	r24, Z
     1de:	84 ff       	sbrs	r24, 4
     1e0:	fd cf       	rjmp	.-6      	; 0x1dc <ADC_read+0x14>
	// Read data
	uint8_t data_low = ADCL;
     1e2:	20 91 78 00 	lds	r18, 0x0078
	uint16_t data_high = ADCH;
     1e6:	80 91 79 00 	lds	r24, 0x0079
     1ea:	90 e0       	ldi	r25, 0x00	; 0
	data = data_low + data_high*0b100000000;
     1ec:	98 2f       	mov	r25, r24
     1ee:	88 27       	eor	r24, r24
	
	return data;
     1f0:	82 0f       	add	r24, r18
     1f2:	91 1d       	adc	r25, r1
     1f4:	08 95       	ret

000001f6 <ADC_init>:
#include "bit_macros.h"
#include "ADC.h"

void ADC_init() {
	// Set pin A2 to input
	clear_bit(DDRF, PF2);
     1f6:	82 98       	cbi	0x10, 2	; 16
	
	// Enable ADC
	set_bit(ADCSRA, ADEN);
     1f8:	ea e7       	ldi	r30, 0x7A	; 122
     1fa:	f0 e0       	ldi	r31, 0x00	; 0
     1fc:	80 81       	ld	r24, Z
     1fe:	80 68       	ori	r24, 0x80	; 128
     200:	80 83       	st	Z, r24
	// Set prescaler to 128
	set_bit(ADCSRA, ADPS0);
     202:	80 81       	ld	r24, Z
     204:	81 60       	ori	r24, 0x01	; 1
     206:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     208:	80 81       	ld	r24, Z
     20a:	82 60       	ori	r24, 0x02	; 2
     20c:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS2);
     20e:	80 81       	ld	r24, Z
     210:	84 60       	ori	r24, 0x04	; 4
     212:	80 83       	st	Z, r24
	// Set voltage reference to 2.56V
	set_bit(ADMUX,REFS1);
     214:	ec e7       	ldi	r30, 0x7C	; 124
     216:	f0 e0       	ldi	r31, 0x00	; 0
     218:	80 81       	ld	r24, Z
     21a:	80 68       	ori	r24, 0x80	; 128
     21c:	80 83       	st	Z, r24
	set_bit(ADMUX,REFS0);
     21e:	80 81       	ld	r24, Z
     220:	80 64       	ori	r24, 0x40	; 64
     222:	80 83       	st	Z, r24
	
	ADC_read();
     224:	d1 cf       	rjmp	.-94     	; 0x1c8 <ADC_read>
     226:	08 95       	ret

00000228 <main>:
		printf("\r \n");
		
	}
}
int main(void)
{
     228:	cf 93       	push	r28
     22a:	df 93       	push	r29
     22c:	cd b7       	in	r28, 0x3d	; 61
     22e:	de b7       	in	r29, 0x3e	; 62
     230:	2d 97       	sbiw	r28, 0x0d	; 13
     232:	0f b6       	in	r0, 0x3f	; 63
     234:	f8 94       	cli
     236:	de bf       	out	0x3e, r29	; 62
     238:	0f be       	out	0x3f, r0	; 63
     23a:	cd bf       	out	0x3d, r28	; 61
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     23c:	87 e8       	ldi	r24, 0x87	; 135
     23e:	93 e1       	ldi	r25, 0x13	; 19
     240:	01 97       	sbiw	r24, 0x01	; 1
     242:	f1 f7       	brne	.-4      	; 0x240 <main+0x18>
     244:	00 c0       	rjmp	.+0      	; 0x246 <main+0x1e>
     246:	00 00       	nop
	unsigned long clockspeed = F_CPU;
	_delay_ms(20);
	UART_init(clockspeed);
     248:	60 e0       	ldi	r22, 0x00	; 0
     24a:	74 e2       	ldi	r23, 0x24	; 36
     24c:	84 ef       	ldi	r24, 0xF4	; 244
     24e:	90 e0       	ldi	r25, 0x00	; 0
     250:	7d d5       	rcall	.+2810   	; 0xd4c <UART_init>
	
	can_init(MODE_NORMAL);
     252:	80 e0       	ldi	r24, 0x00	; 0
     254:	7e d0       	rcall	.+252    	; 0x352 <can_init>
	PWM_init(0.02, clockspeed);
     256:	20 e0       	ldi	r18, 0x00	; 0
     258:	34 e2       	ldi	r19, 0x24	; 36
     25a:	44 ef       	ldi	r20, 0xF4	; 244
     25c:	50 e0       	ldi	r21, 0x00	; 0
     25e:	6a e0       	ldi	r22, 0x0A	; 10
     260:	77 ed       	ldi	r23, 0xD7	; 215
     262:	83 ea       	ldi	r24, 0xA3	; 163
     264:	9c e3       	ldi	r25, 0x3C	; 60
     266:	5b d4       	rcall	.+2230   	; 0xb1e <PWM_init>
	printf("NY START!!!!!\r\n");
     268:	89 e5       	ldi	r24, 0x59	; 89
     26a:	92 e0       	ldi	r25, 0x02	; 2
     26c:	0e 94 a3 09 	call	0x1346	; 0x1346 <puts>
	servo_init(clockspeed);
     270:	60 e0       	ldi	r22, 0x00	; 0
     272:	74 e2       	ldi	r23, 0x24	; 36
     274:	84 ef       	ldi	r24, 0xF4	; 244
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	9a d4       	rcall	.+2356   	; 0xbae <servo_init>
	IR_init();
     27a:	c3 d1       	rcall	.+902    	; 0x602 <IR_init>
	ADC_init();
     27c:	bc df       	rcall	.-136    	; 0x1f6 <ADC_init>
	DAC_init();
     27e:	ab d1       	rcall	.+854    	; 0x5d6 <DAC_init>
	motor_init();
     280:	5b d2       	rcall	.+1206   	; 0x738 <motor_init>
	motor_calibrate();
     282:	39 d2       	rcall	.+1138   	; 0x6f6 <motor_calibrate>
	PID_init();
     284:	14 d4       	rcall	.+2088   	; 0xaae <PID_init>
     286:	9f eb       	ldi	r25, 0xBF	; 191
     288:	27 e2       	ldi	r18, 0x27	; 39
     28a:	89 e0       	ldi	r24, 0x09	; 9
     28c:	91 50       	subi	r25, 0x01	; 1
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	80 40       	sbci	r24, 0x00	; 0
     292:	e1 f7       	brne	.-8      	; 0x28c <main+0x64>
     294:	00 c0       	rjmp	.+0      	; 0x296 <main+0x6e>
     296:	00 00       	nop
	}
    
}
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     298:	0f 2e       	mov	r0, r31
     29a:	f8 ec       	ldi	r31, 0xC8	; 200
     29c:	cf 2e       	mov	r12, r31
     29e:	d1 2c       	mov	r13, r1
     2a0:	e1 2c       	mov	r14, r1
     2a2:	f1 2c       	mov	r15, r1
     2a4:	f0 2d       	mov	r31, r0
	can_message hei;
	int yout;
	while(1)
	{
		
		if (can_interrupt()){
     2a6:	65 d0       	rcall	.+202    	; 0x372 <can_interrupt>
     2a8:	88 23       	and	r24, r24
     2aa:	99 f0       	breq	.+38     	; 0x2d2 <main+0xaa>
			
			hei = can_handle_messages();
     2ac:	ce 01       	movw	r24, r28
     2ae:	03 96       	adiw	r24, 0x03	; 3
     2b0:	b3 d0       	rcall	.+358    	; 0x418 <can_handle_messages>
			xout = map(hei.data[0],0,200,-100,100);
     2b2:	2e 81       	ldd	r18, Y+6	; 0x06
	}
    
}
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     2b4:	30 e0       	ldi	r19, 0x00	; 0
     2b6:	a8 ec       	ldi	r26, 0xC8	; 200
     2b8:	b0 e0       	ldi	r27, 0x00	; 0
     2ba:	d1 d7       	rcall	.+4002   	; 0x125e <__umulhisi3>
     2bc:	a7 01       	movw	r20, r14
     2be:	96 01       	movw	r18, r12
     2c0:	ac d7       	rcall	.+3928   	; 0x121a <__divmodsi4>
     2c2:	da 01       	movw	r26, r20
     2c4:	c9 01       	movw	r24, r18
     2c6:	84 56       	subi	r24, 0x64	; 100
     2c8:	91 09       	sbc	r25, r1
     2ca:	a1 09       	sbc	r26, r1
     2cc:	b1 09       	sbc	r27, r1
	{
		
		if (can_interrupt()){
			
			hei = can_handle_messages();
			xout = map(hei.data[0],0,200,-100,100);
     2ce:	9a 83       	std	Y+2, r25	; 0x02
     2d0:	89 83       	std	Y+1, r24	; 0x01
			//}
			//printf("\r \n");
			
		}
		
		xout = map(xout,-100,100,0,8000);
     2d2:	29 81       	ldd	r18, Y+1	; 0x01
     2d4:	3a 81       	ldd	r19, Y+2	; 0x02
     2d6:	c9 01       	movw	r24, r18
     2d8:	aa 27       	eor	r26, r26
     2da:	97 fd       	sbrc	r25, 7
     2dc:	a0 95       	com	r26
     2de:	ba 2f       	mov	r27, r26
	}
    
}
long map(long x, long in_min, long in_max, long out_min, long out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     2e0:	9c 01       	movw	r18, r24
     2e2:	ad 01       	movw	r20, r26
     2e4:	2c 59       	subi	r18, 0x9C	; 156
     2e6:	3f 4f       	sbci	r19, 0xFF	; 255
     2e8:	4f 4f       	sbci	r20, 0xFF	; 255
     2ea:	5f 4f       	sbci	r21, 0xFF	; 255
     2ec:	a0 e4       	ldi	r26, 0x40	; 64
     2ee:	bf e1       	ldi	r27, 0x1F	; 31
     2f0:	c5 d7       	rcall	.+3978   	; 0x127c <__muluhisi3>
     2f2:	a7 01       	movw	r20, r14
     2f4:	96 01       	movw	r18, r12
     2f6:	91 d7       	rcall	.+3874   	; 0x121a <__divmodsi4>
			//}
			//printf("\r \n");
			
		}
		
		xout = map(xout,-100,100,0,8000);
     2f8:	3a 83       	std	Y+2, r19	; 0x02
     2fa:	29 83       	std	Y+1, r18	; 0x01
		
		if(xout >0 && xout < 8000){
     2fc:	89 81       	ldd	r24, Y+1	; 0x01
     2fe:	9a 81       	ldd	r25, Y+2	; 0x02
     300:	18 16       	cp	r1, r24
     302:	19 06       	cpc	r1, r25
     304:	44 f4       	brge	.+16     	; 0x316 <main+0xee>
     306:	89 81       	ldd	r24, Y+1	; 0x01
     308:	9a 81       	ldd	r25, Y+2	; 0x02
     30a:	80 34       	cpi	r24, 0x40	; 64
     30c:	9f 41       	sbci	r25, 0x1F	; 31
     30e:	1c f4       	brge	.+6      	; 0x316 <main+0xee>
			
			PID_setpos(xout);
     310:	89 81       	ldd	r24, Y+1	; 0x01
     312:	9a 81       	ldd	r25, Y+2	; 0x02
     314:	d5 d3       	rcall	.+1962   	; 0xac0 <PID_setpos>
     316:	8f e3       	ldi	r24, 0x3F	; 63
     318:	9d e0       	ldi	r25, 0x0D	; 13
     31a:	23 e0       	ldi	r18, 0x03	; 3
     31c:	81 50       	subi	r24, 0x01	; 1
     31e:	90 40       	sbci	r25, 0x00	; 0
     320:	20 40       	sbci	r18, 0x00	; 0
     322:	e1 f7       	brne	.-8      	; 0x31c <main+0xf4>
     324:	00 c0       	rjmp	.+0      	; 0x326 <main+0xfe>
     326:	00 00       	nop
     328:	be cf       	rjmp	.-132    	; 0x2a6 <main+0x7e>

0000032a <__vector_3>:
     32a:	1f 92       	push	r1
     32c:	0f 92       	push	r0
     32e:	0f b6       	in	r0, 0x3f	; 63
     330:	0f 92       	push	r0
     332:	11 24       	eor	r1, r1
     334:	8f 93       	push	r24
     336:	9f 93       	push	r25
     338:	81 e0       	ldi	r24, 0x01	; 1
     33a:	90 e0       	ldi	r25, 0x00	; 0
     33c:	90 93 43 03 	sts	0x0343, r25
     340:	80 93 42 03 	sts	0x0342, r24
     344:	9f 91       	pop	r25
     346:	8f 91       	pop	r24
     348:	0f 90       	pop	r0
     34a:	0f be       	out	0x3f, r0	; 63
     34c:	0f 90       	pop	r0
     34e:	1f 90       	pop	r1
     350:	18 95       	reti

00000352 <can_init>:
     352:	fd d0       	rcall	.+506    	; 0x54e <mcp_2515_init>
     354:	63 e0       	ldi	r22, 0x03	; 3
     356:	8b e2       	ldi	r24, 0x2B	; 43
     358:	e7 d0       	rcall	.+462    	; 0x528 <mcp_2515_write>
     35a:	f8 94       	cli
     35c:	e9 e6       	ldi	r30, 0x69	; 105
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	80 62       	ori	r24, 0x20	; 32
     364:	80 83       	st	Z, r24
     366:	80 81       	ld	r24, Z
     368:	8f 7e       	andi	r24, 0xEF	; 239
     36a:	80 83       	st	Z, r24
     36c:	ea 9a       	sbi	0x1d, 2	; 29
     36e:	78 94       	sei
     370:	08 95       	ret

00000372 <can_interrupt>:
     372:	80 91 42 03 	lds	r24, 0x0342
     376:	90 91 43 03 	lds	r25, 0x0343
     37a:	89 2b       	or	r24, r25
     37c:	31 f0       	breq	.+12     	; 0x38a <can_interrupt+0x18>
     37e:	10 92 43 03 	sts	0x0343, r1
     382:	10 92 42 03 	sts	0x0342, r1
     386:	81 e0       	ldi	r24, 0x01	; 1
     388:	08 95       	ret
     38a:	80 e0       	ldi	r24, 0x00	; 0
     38c:	08 95       	ret

0000038e <can_message_receive>:
     38e:	0f 93       	push	r16
     390:	1f 93       	push	r17
     392:	cf 93       	push	r28
     394:	df 93       	push	r29
     396:	eb 01       	movw	r28, r22
     398:	18 2f       	mov	r17, r24
     39a:	12 95       	swap	r17
     39c:	10 7f       	andi	r17, 0xF0	; 240
     39e:	81 e6       	ldi	r24, 0x61	; 97
     3a0:	81 0f       	add	r24, r17
     3a2:	b5 d0       	rcall	.+362    	; 0x50e <mcp_2515_read>
     3a4:	08 2f       	mov	r16, r24
     3a6:	82 e6       	ldi	r24, 0x62	; 98
     3a8:	81 0f       	add	r24, r17
     3aa:	b1 d0       	rcall	.+354    	; 0x50e <mcp_2515_read>
     3ac:	20 2f       	mov	r18, r16
     3ae:	30 e0       	ldi	r19, 0x00	; 0
     3b0:	22 0f       	add	r18, r18
     3b2:	33 1f       	adc	r19, r19
     3b4:	22 0f       	add	r18, r18
     3b6:	33 1f       	adc	r19, r19
     3b8:	22 0f       	add	r18, r18
     3ba:	33 1f       	adc	r19, r19
     3bc:	82 95       	swap	r24
     3be:	86 95       	lsr	r24
     3c0:	87 70       	andi	r24, 0x07	; 7
     3c2:	28 0f       	add	r18, r24
     3c4:	31 1d       	adc	r19, r1
     3c6:	39 83       	std	Y+1, r19	; 0x01
     3c8:	28 83       	st	Y, r18
     3ca:	85 e6       	ldi	r24, 0x65	; 101
     3cc:	81 0f       	add	r24, r17
     3ce:	9f d0       	rcall	.+318    	; 0x50e <mcp_2515_read>
     3d0:	98 2f       	mov	r25, r24
     3d2:	9f 70       	andi	r25, 0x0F	; 15
     3d4:	9a 83       	std	Y+2, r25	; 0x02
     3d6:	88 23       	and	r24, r24
     3d8:	51 f0       	breq	.+20     	; 0x3ee <can_message_receive+0x60>
     3da:	1a 59       	subi	r17, 0x9A	; 154
     3dc:	23 96       	adiw	r28, 0x03	; 3
     3de:	08 2f       	mov	r16, r24
     3e0:	01 0f       	add	r16, r17
     3e2:	81 2f       	mov	r24, r17
     3e4:	94 d0       	rcall	.+296    	; 0x50e <mcp_2515_read>
     3e6:	89 93       	st	Y+, r24
     3e8:	1f 5f       	subi	r17, 0xFF	; 255
     3ea:	10 13       	cpse	r17, r16
     3ec:	fa cf       	rjmp	.-12     	; 0x3e2 <can_message_receive+0x54>
     3ee:	df 91       	pop	r29
     3f0:	cf 91       	pop	r28
     3f2:	1f 91       	pop	r17
     3f4:	0f 91       	pop	r16
     3f6:	08 95       	ret

000003f8 <can_int_vect>:
     3f8:	cf 93       	push	r28
     3fa:	df 93       	push	r29
     3fc:	ec 01       	movw	r28, r24
     3fe:	8c e2       	ldi	r24, 0x2C	; 44
     400:	86 d0       	rcall	.+268    	; 0x50e <mcp_2515_read>
     402:	98 2f       	mov	r25, r24
     404:	91 70       	andi	r25, 0x01	; 1
     406:	98 83       	st	Y, r25
     408:	19 82       	std	Y+1, r1	; 0x01
     40a:	82 70       	andi	r24, 0x02	; 2
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	9b 83       	std	Y+3, r25	; 0x03
     410:	8a 83       	std	Y+2, r24	; 0x02
     412:	df 91       	pop	r29
     414:	cf 91       	pop	r28
     416:	08 95       	ret

00000418 <can_handle_messages>:
     418:	0f 93       	push	r16
     41a:	1f 93       	push	r17
     41c:	cf 93       	push	r28
     41e:	df 93       	push	r29
     420:	cd b7       	in	r28, 0x3d	; 61
     422:	de b7       	in	r29, 0x3e	; 62
     424:	68 97       	sbiw	r28, 0x18	; 24
     426:	0f b6       	in	r0, 0x3f	; 63
     428:	f8 94       	cli
     42a:	de bf       	out	0x3e, r29	; 62
     42c:	0f be       	out	0x3f, r0	; 63
     42e:	cd bf       	out	0x3d, r28	; 61
     430:	8c 01       	movw	r16, r24
     432:	1a 82       	std	Y+2, r1	; 0x02
     434:	19 82       	std	Y+1, r1	; 0x01
     436:	ce 01       	movw	r24, r28
     438:	01 96       	adiw	r24, 0x01	; 1
     43a:	de df       	rcall	.-68     	; 0x3f8 <can_int_vect>
     43c:	89 81       	ldd	r24, Y+1	; 0x01
     43e:	88 23       	and	r24, r24
     440:	01 f1       	breq	.+64     	; 0x482 <can_handle_messages+0x6a>
     442:	be 01       	movw	r22, r28
     444:	6d 5f       	subi	r22, 0xFD	; 253
     446:	7f 4f       	sbci	r23, 0xFF	; 255
     448:	80 e0       	ldi	r24, 0x00	; 0
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	a0 df       	rcall	.-192    	; 0x38e <can_message_receive>
     44e:	60 e0       	ldi	r22, 0x00	; 0
     450:	8c e2       	ldi	r24, 0x2C	; 44
     452:	6a d0       	rcall	.+212    	; 0x528 <mcp_2515_write>
     454:	40 e0       	ldi	r20, 0x00	; 0
     456:	61 e0       	ldi	r22, 0x01	; 1
     458:	8c e2       	ldi	r24, 0x2C	; 44
     45a:	a9 d0       	rcall	.+338    	; 0x5ae <mcp_2515_bit_modify>
     45c:	ce 01       	movw	r24, r28
     45e:	01 96       	adiw	r24, 0x01	; 1
     460:	cb df       	rcall	.-106    	; 0x3f8 <can_int_vect>
     462:	8a 81       	ldd	r24, Y+2	; 0x02
     464:	81 11       	cpse	r24, r1
     466:	04 c0       	rjmp	.+8      	; 0x470 <can_handle_messages+0x58>
     468:	10 92 43 03 	sts	0x0343, r1
     46c:	10 92 42 03 	sts	0x0342, r1
     470:	8b e0       	ldi	r24, 0x0B	; 11
     472:	fe 01       	movw	r30, r28
     474:	33 96       	adiw	r30, 0x03	; 3
     476:	d8 01       	movw	r26, r16
     478:	01 90       	ld	r0, Z+
     47a:	0d 92       	st	X+, r0
     47c:	8a 95       	dec	r24
     47e:	e1 f7       	brne	.-8      	; 0x478 <can_handle_messages+0x60>
     480:	2b c0       	rjmp	.+86     	; 0x4d8 <can_handle_messages+0xc0>
     482:	8a 81       	ldd	r24, Y+2	; 0x02
     484:	88 23       	and	r24, r24
     486:	01 f1       	breq	.+64     	; 0x4c8 <can_handle_messages+0xb0>
     488:	be 01       	movw	r22, r28
     48a:	62 5f       	subi	r22, 0xF2	; 242
     48c:	7f 4f       	sbci	r23, 0xFF	; 255
     48e:	81 e0       	ldi	r24, 0x01	; 1
     490:	90 e0       	ldi	r25, 0x00	; 0
     492:	7d df       	rcall	.-262    	; 0x38e <can_message_receive>
     494:	60 e0       	ldi	r22, 0x00	; 0
     496:	8c e2       	ldi	r24, 0x2C	; 44
     498:	47 d0       	rcall	.+142    	; 0x528 <mcp_2515_write>
     49a:	40 e0       	ldi	r20, 0x00	; 0
     49c:	62 e0       	ldi	r22, 0x02	; 2
     49e:	8c e2       	ldi	r24, 0x2C	; 44
     4a0:	86 d0       	rcall	.+268    	; 0x5ae <mcp_2515_bit_modify>
     4a2:	ce 01       	movw	r24, r28
     4a4:	01 96       	adiw	r24, 0x01	; 1
     4a6:	a8 df       	rcall	.-176    	; 0x3f8 <can_int_vect>
     4a8:	89 81       	ldd	r24, Y+1	; 0x01
     4aa:	81 11       	cpse	r24, r1
     4ac:	04 c0       	rjmp	.+8      	; 0x4b6 <can_handle_messages+0x9e>
     4ae:	10 92 43 03 	sts	0x0343, r1
     4b2:	10 92 42 03 	sts	0x0342, r1
     4b6:	8b e0       	ldi	r24, 0x0B	; 11
     4b8:	fe 01       	movw	r30, r28
     4ba:	3e 96       	adiw	r30, 0x0e	; 14
     4bc:	d8 01       	movw	r26, r16
     4be:	01 90       	ld	r0, Z+
     4c0:	0d 92       	st	X+, r0
     4c2:	8a 95       	dec	r24
     4c4:	e1 f7       	brne	.-8      	; 0x4be <can_handle_messages+0xa6>
     4c6:	08 c0       	rjmp	.+16     	; 0x4d8 <can_handle_messages+0xc0>
     4c8:	8b e0       	ldi	r24, 0x0B	; 11
     4ca:	fe 01       	movw	r30, r28
     4cc:	33 96       	adiw	r30, 0x03	; 3
     4ce:	d8 01       	movw	r26, r16
     4d0:	01 90       	ld	r0, Z+
     4d2:	0d 92       	st	X+, r0
     4d4:	8a 95       	dec	r24
     4d6:	e1 f7       	brne	.-8      	; 0x4d0 <can_handle_messages+0xb8>
     4d8:	c8 01       	movw	r24, r16
     4da:	68 96       	adiw	r28, 0x18	; 24
     4dc:	0f b6       	in	r0, 0x3f	; 63
     4de:	f8 94       	cli
     4e0:	de bf       	out	0x3e, r29	; 62
     4e2:	0f be       	out	0x3f, r0	; 63
     4e4:	cd bf       	out	0x3d, r28	; 61
     4e6:	df 91       	pop	r29
     4e8:	cf 91       	pop	r28
     4ea:	1f 91       	pop	r17
     4ec:	0f 91       	pop	r16
     4ee:	08 95       	ret

000004f0 <mcp_activate_slave>:
     4f0:	2f 98       	cbi	0x05, 7	; 5
     4f2:	08 95       	ret

000004f4 <mcp_deactivate_slave>:
     4f4:	2f 9a       	sbi	0x05, 7	; 5
     4f6:	08 95       	ret

000004f8 <mcp_2515_reset>:
     4f8:	fb df       	rcall	.-10     	; 0x4f0 <mcp_activate_slave>
     4fa:	80 ec       	ldi	r24, 0xC0	; 192
     4fc:	4b d4       	rcall	.+2198   	; 0xd94 <SPI_write>
     4fe:	fa df       	rcall	.-12     	; 0x4f4 <mcp_deactivate_slave>
     500:	83 ec       	ldi	r24, 0xC3	; 195
     502:	99 e0       	ldi	r25, 0x09	; 9
     504:	01 97       	sbiw	r24, 0x01	; 1
     506:	f1 f7       	brne	.-4      	; 0x504 <mcp_2515_reset+0xc>
     508:	00 c0       	rjmp	.+0      	; 0x50a <mcp_2515_reset+0x12>
     50a:	00 00       	nop
     50c:	08 95       	ret

0000050e <mcp_2515_read>:
     50e:	cf 93       	push	r28
     510:	c8 2f       	mov	r28, r24
     512:	ee df       	rcall	.-36     	; 0x4f0 <mcp_activate_slave>
     514:	83 e0       	ldi	r24, 0x03	; 3
     516:	3e d4       	rcall	.+2172   	; 0xd94 <SPI_write>
     518:	8c 2f       	mov	r24, r28
     51a:	3c d4       	rcall	.+2168   	; 0xd94 <SPI_write>
     51c:	40 d4       	rcall	.+2176   	; 0xd9e <SPI_read>
     51e:	c8 2f       	mov	r28, r24
     520:	e9 df       	rcall	.-46     	; 0x4f4 <mcp_deactivate_slave>
     522:	8c 2f       	mov	r24, r28
     524:	cf 91       	pop	r28
     526:	08 95       	ret

00000528 <mcp_2515_write>:
     528:	cf 93       	push	r28
     52a:	df 93       	push	r29
     52c:	d8 2f       	mov	r29, r24
     52e:	c6 2f       	mov	r28, r22
     530:	df df       	rcall	.-66     	; 0x4f0 <mcp_activate_slave>
     532:	82 e0       	ldi	r24, 0x02	; 2
     534:	2f d4       	rcall	.+2142   	; 0xd94 <SPI_write>
     536:	8d 2f       	mov	r24, r29
     538:	2d d4       	rcall	.+2138   	; 0xd94 <SPI_write>
     53a:	8c 2f       	mov	r24, r28
     53c:	2b d4       	rcall	.+2134   	; 0xd94 <SPI_write>
     53e:	da df       	rcall	.-76     	; 0x4f4 <mcp_deactivate_slave>
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	08 95       	ret

00000546 <mcp_2515_set_mode>:
     546:	68 2f       	mov	r22, r24
     548:	8f e0       	ldi	r24, 0x0F	; 15
     54a:	ee cf       	rjmp	.-36     	; 0x528 <mcp_2515_write>
     54c:	08 95       	ret

0000054e <mcp_2515_init>:
     54e:	cf 93       	push	r28
     550:	c8 2f       	mov	r28, r24
     552:	1a d4       	rcall	.+2100   	; 0xd88 <SPI_init>
     554:	d1 df       	rcall	.-94     	; 0x4f8 <mcp_2515_reset>
     556:	8e e0       	ldi	r24, 0x0E	; 14
     558:	da df       	rcall	.-76     	; 0x50e <mcp_2515_read>
     55a:	80 7e       	andi	r24, 0xE0	; 224
     55c:	80 38       	cpi	r24, 0x80	; 128
     55e:	69 f0       	breq	.+26     	; 0x57a <mcp_2515_init+0x2c>
     560:	1f 92       	push	r1
     562:	8f 93       	push	r24
     564:	88 e6       	ldi	r24, 0x68	; 104
     566:	92 e0       	ldi	r25, 0x02	; 2
     568:	9f 93       	push	r25
     56a:	8f 93       	push	r24
     56c:	db d6       	rcall	.+3510   	; 0x1324 <printf>
     56e:	0f 90       	pop	r0
     570:	0f 90       	pop	r0
     572:	0f 90       	pop	r0
     574:	0f 90       	pop	r0
     576:	81 e0       	ldi	r24, 0x01	; 1
     578:	18 c0       	rjmp	.+48     	; 0x5aa <mcp_2515_init+0x5c>
     57a:	8c 2f       	mov	r24, r28
     57c:	e4 df       	rcall	.-56     	; 0x546 <mcp_2515_set_mode>
     57e:	8e e0       	ldi	r24, 0x0E	; 14
     580:	c6 df       	rcall	.-116    	; 0x50e <mcp_2515_read>
     582:	80 7e       	andi	r24, 0xE0	; 224
     584:	8c 17       	cp	r24, r28
     586:	81 f0       	breq	.+32     	; 0x5a8 <mcp_2515_init+0x5a>
     588:	1f 92       	push	r1
     58a:	8f 93       	push	r24
     58c:	82 eb       	ldi	r24, 0xB2	; 178
     58e:	92 e0       	ldi	r25, 0x02	; 2
     590:	9f 93       	push	r25
     592:	8f 93       	push	r24
     594:	c7 d6       	rcall	.+3470   	; 0x1324 <printf>
     596:	86 ef       	ldi	r24, 0xF6	; 246
     598:	92 e0       	ldi	r25, 0x02	; 2
     59a:	d5 d6       	rcall	.+3498   	; 0x1346 <puts>
     59c:	0f 90       	pop	r0
     59e:	0f 90       	pop	r0
     5a0:	0f 90       	pop	r0
     5a2:	0f 90       	pop	r0
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	01 c0       	rjmp	.+2      	; 0x5aa <mcp_2515_init+0x5c>
     5a8:	80 e0       	ldi	r24, 0x00	; 0
     5aa:	cf 91       	pop	r28
     5ac:	08 95       	ret

000005ae <mcp_2515_bit_modify>:
     5ae:	1f 93       	push	r17
     5b0:	cf 93       	push	r28
     5b2:	df 93       	push	r29
     5b4:	18 2f       	mov	r17, r24
     5b6:	d6 2f       	mov	r29, r22
     5b8:	c4 2f       	mov	r28, r20
     5ba:	9a df       	rcall	.-204    	; 0x4f0 <mcp_activate_slave>
     5bc:	85 e0       	ldi	r24, 0x05	; 5
     5be:	ea d3       	rcall	.+2004   	; 0xd94 <SPI_write>
     5c0:	81 2f       	mov	r24, r17
     5c2:	e8 d3       	rcall	.+2000   	; 0xd94 <SPI_write>
     5c4:	8d 2f       	mov	r24, r29
     5c6:	e6 d3       	rcall	.+1996   	; 0xd94 <SPI_write>
     5c8:	8c 2f       	mov	r24, r28
     5ca:	e4 d3       	rcall	.+1992   	; 0xd94 <SPI_write>
     5cc:	93 df       	rcall	.-218    	; 0x4f4 <mcp_deactivate_slave>
     5ce:	df 91       	pop	r29
     5d0:	cf 91       	pop	r28
     5d2:	1f 91       	pop	r17
     5d4:	08 95       	ret

000005d6 <DAC_init>:
#include <stdint.h>
#include <avr/interrupt.h>
#include "TWI_Master.h"

void DAC_init() {
	sei();
     5d6:	78 94       	sei
	TWI_Master_Initialise();
     5d8:	f7 c2       	rjmp	.+1518   	; 0xbc8 <TWI_Master_Initialise>
     5da:	08 95       	ret

000005dc <DAC_send>:
}

void DAC_send(uint8_t data) {
     5dc:	cf 93       	push	r28
     5de:	df 93       	push	r29
     5e0:	00 d0       	rcall	.+0      	; 0x5e2 <DAC_send+0x6>
     5e2:	cd b7       	in	r28, 0x3d	; 61
     5e4:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01010000;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     5e6:	90 e5       	ldi	r25, 0x50	; 80
     5e8:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     5ea:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     5ec:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     5ee:	63 e0       	ldi	r22, 0x03	; 3
     5f0:	ce 01       	movw	r24, r28
     5f2:	01 96       	adiw	r24, 0x01	; 1
     5f4:	f3 d2       	rcall	.+1510   	; 0xbdc <TWI_Start_Transceiver_With_Data>
}
     5f6:	0f 90       	pop	r0
     5f8:	0f 90       	pop	r0
     5fa:	0f 90       	pop	r0
     5fc:	df 91       	pop	r29
     5fe:	cf 91       	pop	r28
     600:	08 95       	ret

00000602 <IR_init>:
uint8_t read_index = 0;
uint16_t total = 0;
static uint8_t enemys;
bool hasBeen0 = false;

void IR_init() {
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
	ADC_init();
     606:	f7 dd       	rcall	.-1042   	; 0x1f6 <ADC_init>
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     608:	90 91 06 02 	lds	r25, 0x0206
     60c:	99 23       	and	r25, r25
     60e:	41 f0       	breq	.+16     	; 0x620 <IR_init+0x1e>
     610:	ef e5       	ldi	r30, 0x5F	; 95
     612:	f3 e0       	ldi	r31, 0x03	; 3
     614:	80 e0       	ldi	r24, 0x00	; 0
		readings[this_reading] = 0;
     616:	11 92       	st	Z+, r1
     618:	11 92       	st	Z+, r1
bool hasBeen0 = false;

void IR_init() {
	ADC_init();
	
	for (uint8_t this_reading = 0; this_reading < num_readings; this_reading++) {
     61a:	8f 5f       	subi	r24, 0xFF	; 255
     61c:	89 17       	cp	r24, r25
     61e:	d8 f3       	brcs	.-10     	; 0x616 <IR_init+0x14>
		readings[this_reading] = 0;
	}
	
	readings[read_index] = ADC_read();
     620:	c0 91 47 03 	lds	r28, 0x0347
     624:	d0 e0       	ldi	r29, 0x00	; 0
     626:	d0 dd       	rcall	.-1120   	; 0x1c8 <ADC_read>
     628:	cc 0f       	add	r28, r28
     62a:	dd 1f       	adc	r29, r29
     62c:	c1 5a       	subi	r28, 0xA1	; 161
     62e:	dc 4f       	sbci	r29, 0xFC	; 252
     630:	99 83       	std	Y+1, r25	; 0x01
     632:	88 83       	st	Y, r24
	total = readings[read_index];
     634:	e0 91 47 03 	lds	r30, 0x0347
     638:	f0 e0       	ldi	r31, 0x00	; 0
     63a:	ee 0f       	add	r30, r30
     63c:	ff 1f       	adc	r31, r31
     63e:	e1 5a       	subi	r30, 0xA1	; 161
     640:	fc 4f       	sbci	r31, 0xFC	; 252
     642:	80 81       	ld	r24, Z
     644:	91 81       	ldd	r25, Z+1	; 0x01
     646:	90 93 46 03 	sts	0x0346, r25
     64a:	80 93 45 03 	sts	0x0345, r24
	enemys = 0;
     64e:	10 92 44 03 	sts	0x0344, r1
}
     652:	df 91       	pop	r29
     654:	cf 91       	pop	r28
     656:	08 95       	ret

00000658 <motor_reset_encoder>:
	
	motor_calibrate();
}

void motor_reset_encoder() {
	clear_bit(PORTH, PH6);
     658:	e2 e0       	ldi	r30, 0x02	; 2
     65a:	f1 e0       	ldi	r31, 0x01	; 1
     65c:	80 81       	ld	r24, Z
     65e:	8f 7b       	andi	r24, 0xBF	; 191
     660:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     662:	8f e1       	ldi	r24, 0x1F	; 31
     664:	93 e0       	ldi	r25, 0x03	; 3
     666:	01 97       	sbiw	r24, 0x01	; 1
     668:	f1 f7       	brne	.-4      	; 0x666 <motor_reset_encoder+0xe>
     66a:	00 c0       	rjmp	.+0      	; 0x66c <motor_reset_encoder+0x14>
     66c:	00 00       	nop
	_delay_us(200);
	set_bit(PORTH, PH6);
     66e:	80 81       	ld	r24, Z
     670:	80 64       	ori	r24, 0x40	; 64
     672:	80 83       	st	Z, r24
     674:	08 95       	ret

00000676 <motor_set_direction>:
}


void motor_set_direction(motor_direction_t direction){
	switch (direction){
     676:	88 23       	and	r24, r24
     678:	19 f0       	breq	.+6      	; 0x680 <motor_set_direction+0xa>
     67a:	81 30       	cpi	r24, 0x01	; 1
     67c:	39 f0       	breq	.+14     	; 0x68c <motor_set_direction+0x16>
     67e:	08 95       	ret
		case(LEFT):
			clear_bit(PORTH, PH1);
     680:	e2 e0       	ldi	r30, 0x02	; 2
     682:	f1 e0       	ldi	r31, 0x01	; 1
     684:	80 81       	ld	r24, Z
     686:	8d 7f       	andi	r24, 0xFD	; 253
     688:	80 83       	st	Z, r24
			break;
     68a:	08 95       	ret
		case(RIGHT):
			set_bit(PORTH, PH1);
     68c:	e2 e0       	ldi	r30, 0x02	; 2
     68e:	f1 e0       	ldi	r31, 0x01	; 1
     690:	80 81       	ld	r24, Z
     692:	82 60       	ori	r24, 0x02	; 2
     694:	80 83       	st	Z, r24
     696:	08 95       	ret

00000698 <motor_set_speed>:
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	a0 cf       	rjmp	.-192    	; 0x5dc <DAC_send>
     69c:	08 95       	ret

0000069e <motor_encoder>:
}

int16_t motor_encoder(uint8_t reset_flag){
     69e:	cf 93       	push	r28
     6a0:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     6a2:	e2 e0       	ldi	r30, 0x02	; 2
     6a4:	f1 e0       	ldi	r31, 0x01	; 1
     6a6:	90 81       	ld	r25, Z
     6a8:	9f 7d       	andi	r25, 0xDF	; 223
     6aa:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     6ac:	90 81       	ld	r25, Z
     6ae:	98 60       	ori	r25, 0x08	; 8
     6b0:	90 83       	st	Z, r25
     6b2:	ef ee       	ldi	r30, 0xEF	; 239
     6b4:	f0 e0       	ldi	r31, 0x00	; 0
     6b6:	31 97       	sbiw	r30, 0x01	; 1
     6b8:	f1 f7       	brne	.-4      	; 0x6b6 <motor_encoder+0x18>
     6ba:	00 c0       	rjmp	.+0      	; 0x6bc <motor_encoder+0x1e>
     6bc:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     6be:	d0 91 06 01 	lds	r29, 0x0106
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     6c2:	e2 e0       	ldi	r30, 0x02	; 2
     6c4:	f1 e0       	ldi	r31, 0x01	; 1
     6c6:	90 81       	ld	r25, Z
     6c8:	97 7f       	andi	r25, 0xF7	; 247
     6ca:	90 83       	st	Z, r25
     6cc:	ef ee       	ldi	r30, 0xEF	; 239
     6ce:	f0 e0       	ldi	r31, 0x00	; 0
     6d0:	31 97       	sbiw	r30, 0x01	; 1
     6d2:	f1 f7       	brne	.-4      	; 0x6d0 <motor_encoder+0x32>
     6d4:	00 c0       	rjmp	.+0      	; 0x6d6 <motor_encoder+0x38>
     6d6:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     6d8:	c0 91 06 01 	lds	r28, 0x0106
	if (reset_flag) {
     6dc:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     6de:	bc df       	rcall	.-136    	; 0x658 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     6e0:	e2 e0       	ldi	r30, 0x02	; 2
     6e2:	f1 e0       	ldi	r31, 0x01	; 1
     6e4:	80 81       	ld	r24, Z
     6e6:	80 62       	ori	r24, 0x20	; 32
     6e8:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
     6ea:	8d 2f       	mov	r24, r29
     6ec:	90 e0       	ldi	r25, 0x00	; 0
	
	return rot;
}
     6ee:	9c 2b       	or	r25, r28
     6f0:	df 91       	pop	r29
     6f2:	cf 91       	pop	r28
     6f4:	08 95       	ret

000006f6 <motor_calibrate>:

void motor_calibrate() {
     6f6:	cf 93       	push	r28
     6f8:	df 93       	push	r29
	motor_set_direction(RIGHT);
     6fa:	81 e0       	ldi	r24, 0x01	; 1
     6fc:	bc df       	rcall	.-136    	; 0x676 <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     6fe:	82 e3       	ldi	r24, 0x32	; 50
     700:	90 e0       	ldi	r25, 0x00	; 0
     702:	6c df       	rcall	.-296    	; 0x5dc <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	cb df       	rcall	.-106    	; 0x69e <motor_encoder>
     708:	ec 01       	movw	r28, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     70a:	2f ef       	ldi	r18, 0xFF	; 255
     70c:	83 ef       	ldi	r24, 0xF3	; 243
     70e:	91 e0       	ldi	r25, 0x01	; 1
     710:	21 50       	subi	r18, 0x01	; 1
     712:	80 40       	sbci	r24, 0x00	; 0
     714:	90 40       	sbci	r25, 0x00	; 0
     716:	e1 f7       	brne	.-8      	; 0x710 <motor_calibrate+0x1a>
     718:	00 c0       	rjmp	.+0      	; 0x71a <motor_calibrate+0x24>
     71a:	00 00       	nop
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     71c:	80 e0       	ldi	r24, 0x00	; 0
     71e:	bf df       	rcall	.-130    	; 0x69e <motor_encoder>
void motor_calibrate() {
	motor_set_direction(RIGHT);
	motor_set_speed(50);
	int16_t cur_rot = motor_encoder(0);
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     720:	8c 17       	cp	r24, r28
     722:	9d 07       	cpc	r25, r29
     724:	11 f0       	breq	.+4      	; 0x72a <motor_calibrate+0x34>
		prev_rot = cur_rot;
		_delay_ms(40);
		cur_rot = motor_encoder(0);
     726:	ec 01       	movw	r28, r24
     728:	f0 cf       	rjmp	.-32     	; 0x70a <motor_calibrate+0x14>
	}
	motor_reset_encoder();
     72a:	96 df       	rcall	.-212    	; 0x658 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     72c:	80 e0       	ldi	r24, 0x00	; 0
     72e:	90 e0       	ldi	r25, 0x00	; 0
     730:	55 df       	rcall	.-342    	; 0x5dc <DAC_send>
		_delay_ms(40);
		cur_rot = motor_encoder(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     732:	df 91       	pop	r29
     734:	cf 91       	pop	r28
     736:	08 95       	ret

00000738 <motor_init>:
#include "ADC.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     738:	e1 e0       	ldi	r30, 0x01	; 1
     73a:	f1 e0       	ldi	r31, 0x01	; 1
     73c:	80 81       	ld	r24, Z
     73e:	80 61       	ori	r24, 0x10	; 16
     740:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     742:	a2 e0       	ldi	r26, 0x02	; 2
     744:	b1 e0       	ldi	r27, 0x01	; 1
     746:	8c 91       	ld	r24, X
     748:	80 61       	ori	r24, 0x10	; 16
     74a:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     74c:	80 81       	ld	r24, Z
     74e:	82 60       	ori	r24, 0x02	; 2
     750:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     752:	80 81       	ld	r24, Z
     754:	80 62       	ori	r24, 0x20	; 32
     756:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     758:	80 81       	ld	r24, Z
     75a:	88 60       	ori	r24, 0x08	; 8
     75c:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     75e:	80 81       	ld	r24, Z
     760:	80 64       	ori	r24, 0x40	; 64
     762:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     764:	79 df       	rcall	.-270    	; 0x658 <motor_reset_encoder>
	
	// Set data bits to input:
	clear_bit(DDRK, PK0);
     766:	e7 e0       	ldi	r30, 0x07	; 7
     768:	f1 e0       	ldi	r31, 0x01	; 1
     76a:	80 81       	ld	r24, Z
     76c:	8e 7f       	andi	r24, 0xFE	; 254
     76e:	80 83       	st	Z, r24
	clear_bit(DDRK, PK1);
     770:	80 81       	ld	r24, Z
     772:	8d 7f       	andi	r24, 0xFD	; 253
     774:	80 83       	st	Z, r24
	clear_bit(DDRK, PK2);
     776:	80 81       	ld	r24, Z
     778:	8b 7f       	andi	r24, 0xFB	; 251
     77a:	80 83       	st	Z, r24
	clear_bit(DDRK, PK3);
     77c:	80 81       	ld	r24, Z
     77e:	87 7f       	andi	r24, 0xF7	; 247
     780:	80 83       	st	Z, r24
	clear_bit(DDRK, PK4);
     782:	80 81       	ld	r24, Z
     784:	8f 7e       	andi	r24, 0xEF	; 239
     786:	80 83       	st	Z, r24
	clear_bit(DDRK, PK5);
     788:	80 81       	ld	r24, Z
     78a:	8f 7d       	andi	r24, 0xDF	; 223
     78c:	80 83       	st	Z, r24
	clear_bit(DDRK, PK6);
     78e:	80 81       	ld	r24, Z
     790:	8f 7b       	andi	r24, 0xBF	; 191
     792:	80 83       	st	Z, r24
	clear_bit(DDRK, PK7);
     794:	80 81       	ld	r24, Z
     796:	8f 77       	andi	r24, 0x7F	; 127
     798:	80 83       	st	Z, r24
	
	motor_calibrate();
     79a:	ad cf       	rjmp	.-166    	; 0x6f6 <motor_calibrate>
     79c:	08 95       	ret

0000079e <__vector_15>:
double integral = 0;
double eprev = 0;
double deriv = 0;
int16_t speed;
volatile int count = 0;
ISR(TIMER2_OVF_vect){
     79e:	1f 92       	push	r1
     7a0:	0f 92       	push	r0
     7a2:	0f b6       	in	r0, 0x3f	; 63
     7a4:	0f 92       	push	r0
     7a6:	11 24       	eor	r1, r1
     7a8:	0b b6       	in	r0, 0x3b	; 59
     7aa:	0f 92       	push	r0
     7ac:	8f 92       	push	r8
     7ae:	9f 92       	push	r9
     7b0:	af 92       	push	r10
     7b2:	bf 92       	push	r11
     7b4:	cf 92       	push	r12
     7b6:	df 92       	push	r13
     7b8:	ef 92       	push	r14
     7ba:	ff 92       	push	r15
     7bc:	2f 93       	push	r18
     7be:	3f 93       	push	r19
     7c0:	4f 93       	push	r20
     7c2:	5f 93       	push	r21
     7c4:	6f 93       	push	r22
     7c6:	7f 93       	push	r23
     7c8:	8f 93       	push	r24
     7ca:	9f 93       	push	r25
     7cc:	af 93       	push	r26
     7ce:	bf 93       	push	r27
     7d0:	cf 93       	push	r28
     7d2:	df 93       	push	r29
     7d4:	ef 93       	push	r30
     7d6:	ff 93       	push	r31
	count++;
     7d8:	80 91 48 03 	lds	r24, 0x0348
     7dc:	90 91 49 03 	lds	r25, 0x0349
     7e0:	01 96       	adiw	r24, 0x01	; 1
     7e2:	90 93 49 03 	sts	0x0349, r25
     7e6:	80 93 48 03 	sts	0x0348, r24
	if(count > 1){
     7ea:	80 91 48 03 	lds	r24, 0x0348
     7ee:	90 91 49 03 	lds	r25, 0x0349
     7f2:	02 97       	sbiw	r24, 0x02	; 2
     7f4:	0c f4       	brge	.+2      	; 0x7f8 <__vector_15+0x5a>
     7f6:	3e c1       	rjmp	.+636    	; 0xa74 <__vector_15+0x2d6>
	pos = motor_encoder(0);
     7f8:	80 e0       	ldi	r24, 0x00	; 0
     7fa:	90 e0       	ldi	r25, 0x00	; 0
     7fc:	50 df       	rcall	.-352    	; 0x69e <motor_encoder>
     7fe:	90 93 68 03 	sts	0x0368, r25
     802:	80 93 67 03 	sts	0x0367, r24
	e = posd - pos;
     806:	80 91 69 03 	lds	r24, 0x0369
     80a:	90 91 6a 03 	lds	r25, 0x036A
     80e:	20 91 67 03 	lds	r18, 0x0367
     812:	30 91 68 03 	lds	r19, 0x0368
     816:	82 1b       	sub	r24, r18
     818:	93 0b       	sbc	r25, r19
     81a:	90 93 6e 03 	sts	0x036E, r25
     81e:	80 93 6d 03 	sts	0x036D, r24
	printf("posd: %d  ", posd);
     822:	80 91 69 03 	lds	r24, 0x0369
     826:	90 91 6a 03 	lds	r25, 0x036A
     82a:	9f 93       	push	r25
     82c:	8f 93       	push	r24
     82e:	89 ef       	ldi	r24, 0xF9	; 249
     830:	92 e0       	ldi	r25, 0x02	; 2
     832:	9f 93       	push	r25
     834:	8f 93       	push	r24
     836:	76 d5       	rcall	.+2796   	; 0x1324 <printf>
	printf("pos: %d  ", pos);
     838:	80 91 67 03 	lds	r24, 0x0367
     83c:	90 91 68 03 	lds	r25, 0x0368
     840:	9f 93       	push	r25
     842:	8f 93       	push	r24
     844:	84 e0       	ldi	r24, 0x04	; 4
     846:	93 e0       	ldi	r25, 0x03	; 3
     848:	9f 93       	push	r25
     84a:	8f 93       	push	r24
     84c:	6b d5       	rcall	.+2774   	; 0x1324 <printf>
	printf("e: %d  ", e);
     84e:	80 91 6e 03 	lds	r24, 0x036E
     852:	8f 93       	push	r24
     854:	80 91 6d 03 	lds	r24, 0x036D
     858:	8f 93       	push	r24
     85a:	8e e0       	ldi	r24, 0x0E	; 14
     85c:	93 e0       	ldi	r25, 0x03	; 3
     85e:	9f 93       	push	r25
     860:	8f 93       	push	r24
     862:	60 d5       	rcall	.+2752   	; 0x1324 <printf>
	
	
	integral = integral + e*timestep;
     864:	c0 91 6d 03 	lds	r28, 0x036D
     868:	d0 91 6e 03 	lds	r29, 0x036E
     86c:	be 01       	movw	r22, r28
     86e:	88 27       	eor	r24, r24
     870:	77 fd       	sbrc	r23, 7
     872:	80 95       	com	r24
     874:	98 2f       	mov	r25, r24
     876:	99 d3       	rcall	.+1842   	; 0xfaa <__floatsisf>
     878:	6b 01       	movw	r12, r22
     87a:	7c 01       	movw	r14, r24
     87c:	80 90 13 02 	lds	r8, 0x0213
     880:	90 90 14 02 	lds	r9, 0x0214
     884:	a0 90 15 02 	lds	r10, 0x0215
     888:	b0 90 16 02 	lds	r11, 0x0216
     88c:	a5 01       	movw	r20, r10
     88e:	94 01       	movw	r18, r8
     890:	18 d4       	rcall	.+2096   	; 0x10c2 <__mulsf3>
     892:	9b 01       	movw	r18, r22
     894:	ac 01       	movw	r20, r24
     896:	60 91 52 03 	lds	r22, 0x0352
     89a:	70 91 53 03 	lds	r23, 0x0353
     89e:	80 91 54 03 	lds	r24, 0x0354
     8a2:	90 91 55 03 	lds	r25, 0x0355
     8a6:	82 d2       	rcall	.+1284   	; 0xdac <__addsf3>
     8a8:	60 93 52 03 	sts	0x0352, r22
     8ac:	70 93 53 03 	sts	0x0353, r23
     8b0:	80 93 54 03 	sts	0x0354, r24
     8b4:	90 93 55 03 	sts	0x0355, r25
	deriv = (e-eprev)/timestep;
     8b8:	20 91 4e 03 	lds	r18, 0x034E
     8bc:	30 91 4f 03 	lds	r19, 0x034F
     8c0:	40 91 50 03 	lds	r20, 0x0350
     8c4:	50 91 51 03 	lds	r21, 0x0351
     8c8:	c7 01       	movw	r24, r14
     8ca:	b6 01       	movw	r22, r12
     8cc:	6e d2       	rcall	.+1244   	; 0xdaa <__subsf3>
     8ce:	a5 01       	movw	r20, r10
     8d0:	94 01       	movw	r18, r8
     8d2:	d0 d2       	rcall	.+1440   	; 0xe74 <__divsf3>
     8d4:	4b 01       	movw	r8, r22
     8d6:	5c 01       	movw	r10, r24
     8d8:	60 93 4a 03 	sts	0x034A, r22
     8dc:	70 93 4b 03 	sts	0x034B, r23
     8e0:	80 93 4c 03 	sts	0x034C, r24
     8e4:	90 93 4d 03 	sts	0x034D, r25
	eprev = e;
     8e8:	c0 92 4e 03 	sts	0x034E, r12
     8ec:	d0 92 4f 03 	sts	0x034F, r13
     8f0:	e0 92 50 03 	sts	0x0350, r14
     8f4:	f0 92 51 03 	sts	0x0351, r15
	if(e < 2){
     8f8:	8d b7       	in	r24, 0x3d	; 61
     8fa:	9e b7       	in	r25, 0x3e	; 62
     8fc:	0c 96       	adiw	r24, 0x0c	; 12
     8fe:	0f b6       	in	r0, 0x3f	; 63
     900:	f8 94       	cli
     902:	9e bf       	out	0x3e, r25	; 62
     904:	0f be       	out	0x3f, r0	; 63
     906:	8d bf       	out	0x3d, r24	; 61
     908:	22 97       	sbiw	r28, 0x02	; 2
     90a:	44 f4       	brge	.+16     	; 0x91c <__vector_15+0x17e>
		integral = 0;
     90c:	10 92 52 03 	sts	0x0352, r1
     910:	10 92 53 03 	sts	0x0353, r1
     914:	10 92 54 03 	sts	0x0354, r1
     918:	10 92 55 03 	sts	0x0355, r1
	}
	
	
	speed = Kp*e +  Kd * deriv + Ki * integral;
     91c:	20 91 0f 02 	lds	r18, 0x020F
     920:	30 91 10 02 	lds	r19, 0x0210
     924:	40 91 11 02 	lds	r20, 0x0211
     928:	50 91 12 02 	lds	r21, 0x0212
     92c:	c7 01       	movw	r24, r14
     92e:	b6 01       	movw	r22, r12
     930:	c8 d3       	rcall	.+1936   	; 0x10c2 <__mulsf3>
     932:	6b 01       	movw	r12, r22
     934:	7c 01       	movw	r14, r24
     936:	20 91 07 02 	lds	r18, 0x0207
     93a:	30 91 08 02 	lds	r19, 0x0208
     93e:	40 91 09 02 	lds	r20, 0x0209
     942:	50 91 0a 02 	lds	r21, 0x020A
     946:	c5 01       	movw	r24, r10
     948:	b4 01       	movw	r22, r8
     94a:	bb d3       	rcall	.+1910   	; 0x10c2 <__mulsf3>
     94c:	9b 01       	movw	r18, r22
     94e:	ac 01       	movw	r20, r24
     950:	c7 01       	movw	r24, r14
     952:	b6 01       	movw	r22, r12
     954:	2b d2       	rcall	.+1110   	; 0xdac <__addsf3>
     956:	6b 01       	movw	r12, r22
     958:	7c 01       	movw	r14, r24
     95a:	20 91 52 03 	lds	r18, 0x0352
     95e:	30 91 53 03 	lds	r19, 0x0353
     962:	40 91 54 03 	lds	r20, 0x0354
     966:	50 91 55 03 	lds	r21, 0x0355
     96a:	60 91 0b 02 	lds	r22, 0x020B
     96e:	70 91 0c 02 	lds	r23, 0x020C
     972:	80 91 0d 02 	lds	r24, 0x020D
     976:	90 91 0e 02 	lds	r25, 0x020E
     97a:	a3 d3       	rcall	.+1862   	; 0x10c2 <__mulsf3>
     97c:	9b 01       	movw	r18, r22
     97e:	ac 01       	movw	r20, r24
     980:	c7 01       	movw	r24, r14
     982:	b6 01       	movw	r22, r12
     984:	13 d2       	rcall	.+1062   	; 0xdac <__addsf3>
     986:	de d2       	rcall	.+1468   	; 0xf44 <__fixsfsi>
     988:	60 93 6b 03 	sts	0x036B, r22
     98c:	70 93 6c 03 	sts	0x036C, r23
	printf("speed: %d  ", speed);
     990:	7f 93       	push	r23
     992:	6f 93       	push	r22
     994:	86 e1       	ldi	r24, 0x16	; 22
     996:	93 e0       	ldi	r25, 0x03	; 3
     998:	9f 93       	push	r25
     99a:	8f 93       	push	r24
     99c:	c3 d4       	rcall	.+2438   	; 0x1324 <printf>
	uint8_t speedout;
	if(speed > 300){
     99e:	0f 90       	pop	r0
     9a0:	0f 90       	pop	r0
     9a2:	0f 90       	pop	r0
     9a4:	0f 90       	pop	r0
     9a6:	80 91 6b 03 	lds	r24, 0x036B
     9aa:	90 91 6c 03 	lds	r25, 0x036C
     9ae:	8d 32       	cpi	r24, 0x2D	; 45
     9b0:	91 40       	sbci	r25, 0x01	; 1
     9b2:	44 f0       	brlt	.+16     	; 0x9c4 <__vector_15+0x226>
		speed = 300;
     9b4:	8c e2       	ldi	r24, 0x2C	; 44
     9b6:	91 e0       	ldi	r25, 0x01	; 1
     9b8:	90 93 6c 03 	sts	0x036C, r25
     9bc:	80 93 6b 03 	sts	0x036B, r24
		motor_set_direction(LEFT);
     9c0:	80 e0       	ldi	r24, 0x00	; 0
     9c2:	59 de       	rcall	.-846    	; 0x676 <motor_set_direction>
	}
	if(speed < -300){
     9c4:	80 91 6b 03 	lds	r24, 0x036B
     9c8:	90 91 6c 03 	lds	r25, 0x036C
     9cc:	84 3d       	cpi	r24, 0xD4	; 212
     9ce:	9e 4f       	sbci	r25, 0xFE	; 254
     9d0:	44 f4       	brge	.+16     	; 0x9e2 <__vector_15+0x244>
		speed = -300;
     9d2:	84 ed       	ldi	r24, 0xD4	; 212
     9d4:	9e ef       	ldi	r25, 0xFE	; 254
     9d6:	90 93 6c 03 	sts	0x036C, r25
     9da:	80 93 6b 03 	sts	0x036B, r24
		motor_set_direction(RIGHT);
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	4a de       	rcall	.-876    	; 0x676 <motor_set_direction>
	}
	if(speed < 0){
     9e2:	20 91 6b 03 	lds	r18, 0x036B
     9e6:	30 91 6c 03 	lds	r19, 0x036C
     9ea:	33 23       	and	r19, r19
     9ec:	84 f4       	brge	.+32     	; 0xa0e <__vector_15+0x270>
void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
}
int16_t mapspeed(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     9ee:	2f 5f       	subi	r18, 0xFF	; 255
     9f0:	3f 4f       	sbci	r19, 0xFF	; 255
     9f2:	40 e5       	ldi	r20, 0x50	; 80
     9f4:	42 9f       	mul	r20, r18
     9f6:	c0 01       	movw	r24, r0
     9f8:	43 9f       	mul	r20, r19
     9fa:	90 0d       	add	r25, r0
     9fc:	11 24       	eor	r1, r1
     9fe:	65 ed       	ldi	r22, 0xD5	; 213
     a00:	7e ef       	ldi	r23, 0xFE	; 254
     a02:	d6 d3       	rcall	.+1964   	; 0x11b0 <__divmodhi4>
	if(speed < -300){
		speed = -300;
		motor_set_direction(RIGHT);
	}
	if(speed < 0){
		speed = mapspeed(speed,-1,-300,0,80);
     a04:	70 93 6c 03 	sts	0x036C, r23
     a08:	60 93 6b 03 	sts	0x036B, r22
     a0c:	0d c0       	rjmp	.+26     	; 0xa28 <__vector_15+0x28a>
void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
}
int16_t mapspeed(int16_t x, int16_t in_min, int16_t in_max, int16_t out_min, int16_t out_max)
{
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
     a0e:	40 e5       	ldi	r20, 0x50	; 80
     a10:	42 9f       	mul	r20, r18
     a12:	c0 01       	movw	r24, r0
     a14:	43 9f       	mul	r20, r19
     a16:	90 0d       	add	r25, r0
     a18:	11 24       	eor	r1, r1
     a1a:	6c e2       	ldi	r22, 0x2C	; 44
     a1c:	71 e0       	ldi	r23, 0x01	; 1
     a1e:	c8 d3       	rcall	.+1936   	; 0x11b0 <__divmodhi4>
	}
	if(speed < 0){
		speed = mapspeed(speed,-1,-300,0,80);
	}
	else{
		speed = mapspeed(speed,0,300,0,80);
     a20:	70 93 6c 03 	sts	0x036C, r23
     a24:	60 93 6b 03 	sts	0x036B, r22
	}
	printf("speed: %d   ", speed);
     a28:	80 91 6c 03 	lds	r24, 0x036C
     a2c:	8f 93       	push	r24
     a2e:	80 91 6b 03 	lds	r24, 0x036B
     a32:	8f 93       	push	r24
     a34:	82 e2       	ldi	r24, 0x22	; 34
     a36:	93 e0       	ldi	r25, 0x03	; 3
     a38:	9f 93       	push	r25
     a3a:	8f 93       	push	r24
     a3c:	73 d4       	rcall	.+2278   	; 0x1324 <printf>
	speedout = speed;
     a3e:	e0 90 6b 03 	lds	r14, 0x036B
     a42:	f0 90 6c 03 	lds	r15, 0x036C
	printf("speedout: %d  \r\n ", speedout);
     a46:	c7 01       	movw	r24, r14
     a48:	99 27       	eor	r25, r25
     a4a:	9f 93       	push	r25
     a4c:	8f 93       	push	r24
     a4e:	8f e2       	ldi	r24, 0x2F	; 47
     a50:	93 e0       	ldi	r25, 0x03	; 3
     a52:	9f 93       	push	r25
     a54:	8f 93       	push	r24
     a56:	66 d4       	rcall	.+2252   	; 0x1324 <printf>
	
	motor_set_speed(speedout);
     a58:	8e 2d       	mov	r24, r14
     a5a:	1e de       	rcall	.-964    	; 0x698 <motor_set_speed>
	
	count = 0;
     a5c:	10 92 49 03 	sts	0x0349, r1
     a60:	10 92 48 03 	sts	0x0348, r1
     a64:	8d b7       	in	r24, 0x3d	; 61
     a66:	9e b7       	in	r25, 0x3e	; 62
     a68:	08 96       	adiw	r24, 0x08	; 8
     a6a:	0f b6       	in	r0, 0x3f	; 63
     a6c:	f8 94       	cli
     a6e:	9e bf       	out	0x3e, r25	; 62
     a70:	0f be       	out	0x3f, r0	; 63
     a72:	8d bf       	out	0x3d, r24	; 61
	}
	
}
     a74:	ff 91       	pop	r31
     a76:	ef 91       	pop	r30
     a78:	df 91       	pop	r29
     a7a:	cf 91       	pop	r28
     a7c:	bf 91       	pop	r27
     a7e:	af 91       	pop	r26
     a80:	9f 91       	pop	r25
     a82:	8f 91       	pop	r24
     a84:	7f 91       	pop	r23
     a86:	6f 91       	pop	r22
     a88:	5f 91       	pop	r21
     a8a:	4f 91       	pop	r20
     a8c:	3f 91       	pop	r19
     a8e:	2f 91       	pop	r18
     a90:	ff 90       	pop	r15
     a92:	ef 90       	pop	r14
     a94:	df 90       	pop	r13
     a96:	cf 90       	pop	r12
     a98:	bf 90       	pop	r11
     a9a:	af 90       	pop	r10
     a9c:	9f 90       	pop	r9
     a9e:	8f 90       	pop	r8
     aa0:	0f 90       	pop	r0
     aa2:	0b be       	out	0x3b, r0	; 59
     aa4:	0f 90       	pop	r0
     aa6:	0f be       	out	0x3f, r0	; 63
     aa8:	0f 90       	pop	r0
     aaa:	1f 90       	pop	r1
     aac:	18 95       	reti

00000aae <PID_init>:

void PID_init(){
	
	cli();
     aae:	f8 94       	cli
	
	// enable timer 2
	TIMSK2 = (1<<TOIE2);
     ab0:	81 e0       	ldi	r24, 0x01	; 1
     ab2:	80 93 70 00 	sts	0x0070, r24
	
	// start timer 2
	
	TCCR2B = (1<<CS20) | (1<<CS21) | (1<<CS22);
     ab6:	87 e0       	ldi	r24, 0x07	; 7
     ab8:	80 93 b1 00 	sts	0x00B1, r24
	
	sei();
     abc:	78 94       	sei
     abe:	08 95       	ret

00000ac0 <PID_setpos>:
	
}

void PID_setpos(int16_t SETPUNKT){
	posd = SETPUNKT;
     ac0:	90 93 6a 03 	sts	0x036A, r25
     ac4:	80 93 69 03 	sts	0x0369, r24
     ac8:	08 95       	ret

00000aca <PWM_set_period>:

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
}

void PWM_set_period(float sec){
     aca:	cf 92       	push	r12
     acc:	df 92       	push	r13
     ace:	ef 92       	push	r14
     ad0:	ff 92       	push	r15
     ad2:	6b 01       	movw	r12, r22
     ad4:	7c 01       	movw	r14, r24
	
	// Set prescaler 256
	set_bit(TCCR1B, CS12);
     ad6:	e1 e8       	ldi	r30, 0x81	; 129
     ad8:	f0 e0       	ldi	r31, 0x00	; 0
     ada:	80 81       	ld	r24, Z
     adc:	84 60       	ori	r24, 0x04	; 4
     ade:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS11);
     ae0:	80 81       	ld	r24, Z
     ae2:	8d 7f       	andi	r24, 0xFD	; 253
     ae4:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     ae6:	80 81       	ld	r24, Z
     ae8:	8e 7f       	andi	r24, 0xFE	; 254
     aea:	80 83       	st	Z, r24
	
	// Set period to 20 ms (prescaler 256)
	uint16_t period = pwm_timer_freq*sec - 0.5;
     aec:	60 91 56 03 	lds	r22, 0x0356
     af0:	70 91 57 03 	lds	r23, 0x0357
     af4:	80 e0       	ldi	r24, 0x00	; 0
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	56 d2       	rcall	.+1196   	; 0xfa6 <__floatunsisf>
     afa:	a7 01       	movw	r20, r14
     afc:	96 01       	movw	r18, r12
     afe:	e1 d2       	rcall	.+1474   	; 0x10c2 <__mulsf3>
     b00:	20 e0       	ldi	r18, 0x00	; 0
     b02:	30 e0       	ldi	r19, 0x00	; 0
     b04:	40 e0       	ldi	r20, 0x00	; 0
     b06:	5f e3       	ldi	r21, 0x3F	; 63
     b08:	50 d1       	rcall	.+672    	; 0xdaa <__subsf3>
     b0a:	21 d2       	rcall	.+1090   	; 0xf4e <__fixunssfsi>
	ICR1 = period;
     b0c:	70 93 87 00 	sts	0x0087, r23
     b10:	60 93 86 00 	sts	0x0086, r22
	
}
     b14:	ff 90       	pop	r15
     b16:	ef 90       	pop	r14
     b18:	df 90       	pop	r13
     b1a:	cf 90       	pop	r12
     b1c:	08 95       	ret

00000b1e <PWM_init>:
static uint16_t pwm_timer_freq;

uint16_t pulse;


void PWM_init(float period_sec, unsigned long clock_frequency){
     b1e:	0f 93       	push	r16
     b20:	1f 93       	push	r17
	
	uint16_t prescaler = 256;
	
	//Fast PWM-MODE (mode 14, table 17-2)
	set_bit(TCCR1B, WGM13);
     b22:	e1 e8       	ldi	r30, 0x81	; 129
     b24:	f0 e0       	ldi	r31, 0x00	; 0
     b26:	a0 81       	ld	r26, Z
     b28:	a0 61       	ori	r26, 0x10	; 16
     b2a:	a0 83       	st	Z, r26
	set_bit(TCCR1B, WGM12);
     b2c:	a0 81       	ld	r26, Z
     b2e:	a8 60       	ori	r26, 0x08	; 8
     b30:	a0 83       	st	Z, r26
	set_bit(TCCR1A, WGM11);
     b32:	e0 e8       	ldi	r30, 0x80	; 128
     b34:	f0 e0       	ldi	r31, 0x00	; 0
     b36:	a0 81       	ld	r26, Z
     b38:	a2 60       	ori	r26, 0x02	; 2
     b3a:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, WGM10);
     b3c:	a0 81       	ld	r26, Z
     b3e:	ae 7f       	andi	r26, 0xFE	; 254
     b40:	a0 83       	st	Z, r26
	
	//Set compare output on PB5 (OC1A)
	set_bit(TCCR1A, COM1A1);
     b42:	a0 81       	ld	r26, Z
     b44:	a0 68       	ori	r26, 0x80	; 128
     b46:	a0 83       	st	Z, r26
	clear_bit(TCCR1A, COM1A0);
     b48:	a0 81       	ld	r26, Z
     b4a:	af 7b       	andi	r26, 0xBF	; 191
     b4c:	a0 83       	st	Z, r26
	pwm_timer_freq = (uint32_t)clock_frequency/prescaler;
     b4e:	03 2f       	mov	r16, r19
     b50:	14 2f       	mov	r17, r20
     b52:	25 2f       	mov	r18, r21
     b54:	33 27       	eor	r19, r19
     b56:	10 93 57 03 	sts	0x0357, r17
     b5a:	00 93 56 03 	sts	0x0356, r16
	PWM_set_period(period_sec);
     b5e:	b5 df       	rcall	.-150    	; 0xaca <PWM_set_period>
	

	// Set PB5 to output mode
	set_bit(DDRB, PB5);
     b60:	25 9a       	sbi	0x04, 5	; 4
}
     b62:	1f 91       	pop	r17
     b64:	0f 91       	pop	r16
     b66:	08 95       	ret

00000b68 <PWM_pulse_set>:
	uint16_t period = pwm_timer_freq*sec - 0.5;
	ICR1 = period;
	
}

void PWM_pulse_set(float sec) {
     b68:	cf 92       	push	r12
     b6a:	df 92       	push	r13
     b6c:	ef 92       	push	r14
     b6e:	ff 92       	push	r15
     b70:	6b 01       	movw	r12, r22
     b72:	7c 01       	movw	r14, r24
	
	pulse = pwm_timer_freq*sec - 0.5;
     b74:	60 91 56 03 	lds	r22, 0x0356
     b78:	70 91 57 03 	lds	r23, 0x0357
     b7c:	80 e0       	ldi	r24, 0x00	; 0
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	12 d2       	rcall	.+1060   	; 0xfa6 <__floatunsisf>
     b82:	a7 01       	movw	r20, r14
     b84:	96 01       	movw	r18, r12
     b86:	9d d2       	rcall	.+1338   	; 0x10c2 <__mulsf3>
     b88:	20 e0       	ldi	r18, 0x00	; 0
     b8a:	30 e0       	ldi	r19, 0x00	; 0
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	5f e3       	ldi	r21, 0x3F	; 63
     b90:	0c d1       	rcall	.+536    	; 0xdaa <__subsf3>
     b92:	dd d1       	rcall	.+954    	; 0xf4e <__fixunssfsi>
     b94:	70 93 70 03 	sts	0x0370, r23
     b98:	60 93 6f 03 	sts	0x036F, r22
	OCR1A = pulse;
     b9c:	70 93 89 00 	sts	0x0089, r23
     ba0:	60 93 88 00 	sts	0x0088, r22
}
     ba4:	ff 90       	pop	r15
     ba6:	ef 90       	pop	r14
     ba8:	df 90       	pop	r13
     baa:	cf 90       	pop	r12
     bac:	08 95       	ret

00000bae <servo_init>:

#include "PWM_servo_driver.h"
#include "PWM_driver.h"
#include <avr/io.h>

void servo_init(unsigned long clock_speed){
     bae:	9b 01       	movw	r18, r22
     bb0:	ac 01       	movw	r20, r24
	
	float period_sec = 0.02;
	PWM_init(period_sec, clock_speed);
     bb2:	6a e0       	ldi	r22, 0x0A	; 10
     bb4:	77 ed       	ldi	r23, 0xD7	; 215
     bb6:	83 ea       	ldi	r24, 0xA3	; 163
     bb8:	9c e3       	ldi	r25, 0x3C	; 60
     bba:	b1 df       	rcall	.-158    	; 0xb1e <PWM_init>
	PWM_pulse_set(0.0015);
     bbc:	66 ea       	ldi	r22, 0xA6	; 166
     bbe:	7b e9       	ldi	r23, 0x9B	; 155
     bc0:	84 ec       	ldi	r24, 0xC4	; 196
     bc2:	9a e3       	ldi	r25, 0x3A	; 58
     bc4:	d1 cf       	rjmp	.-94     	; 0xb68 <PWM_pulse_set>
     bc6:	08 95       	ret

00000bc8 <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     bc8:	8c e0       	ldi	r24, 0x0C	; 12
     bca:	80 93 b8 00 	sts	0x00B8, r24
     bce:	8f ef       	ldi	r24, 0xFF	; 255
     bd0:	80 93 bb 00 	sts	0x00BB, r24
     bd4:	84 e0       	ldi	r24, 0x04	; 4
     bd6:	80 93 bc 00 	sts	0x00BC, r24
     bda:	08 95       	ret

00000bdc <TWI_Start_Transceiver_With_Data>:
     bdc:	ec eb       	ldi	r30, 0xBC	; 188
     bde:	f0 e0       	ldi	r31, 0x00	; 0
     be0:	20 81       	ld	r18, Z
     be2:	20 fd       	sbrc	r18, 0
     be4:	fd cf       	rjmp	.-6      	; 0xbe0 <TWI_Start_Transceiver_With_Data+0x4>
     be6:	60 93 5a 03 	sts	0x035A, r22
     bea:	fc 01       	movw	r30, r24
     bec:	20 81       	ld	r18, Z
     bee:	20 93 5b 03 	sts	0x035B, r18
     bf2:	20 fd       	sbrc	r18, 0
     bf4:	0c c0       	rjmp	.+24     	; 0xc0e <TWI_Start_Transceiver_With_Data+0x32>
     bf6:	62 30       	cpi	r22, 0x02	; 2
     bf8:	50 f0       	brcs	.+20     	; 0xc0e <TWI_Start_Transceiver_With_Data+0x32>
     bfa:	dc 01       	movw	r26, r24
     bfc:	11 96       	adiw	r26, 0x01	; 1
     bfe:	ec e5       	ldi	r30, 0x5C	; 92
     c00:	f3 e0       	ldi	r31, 0x03	; 3
     c02:	81 e0       	ldi	r24, 0x01	; 1
     c04:	9d 91       	ld	r25, X+
     c06:	91 93       	st	Z+, r25
     c08:	8f 5f       	subi	r24, 0xFF	; 255
     c0a:	86 13       	cpse	r24, r22
     c0c:	fb cf       	rjmp	.-10     	; 0xc04 <TWI_Start_Transceiver_With_Data+0x28>
     c0e:	10 92 59 03 	sts	0x0359, r1
     c12:	88 ef       	ldi	r24, 0xF8	; 248
     c14:	80 93 17 02 	sts	0x0217, r24
     c18:	85 ea       	ldi	r24, 0xA5	; 165
     c1a:	80 93 bc 00 	sts	0x00BC, r24
     c1e:	08 95       	ret

00000c20 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c20:	1f 92       	push	r1
     c22:	0f 92       	push	r0
     c24:	0f b6       	in	r0, 0x3f	; 63
     c26:	0f 92       	push	r0
     c28:	11 24       	eor	r1, r1
     c2a:	0b b6       	in	r0, 0x3b	; 59
     c2c:	0f 92       	push	r0
     c2e:	2f 93       	push	r18
     c30:	3f 93       	push	r19
     c32:	8f 93       	push	r24
     c34:	9f 93       	push	r25
     c36:	af 93       	push	r26
     c38:	bf 93       	push	r27
     c3a:	ef 93       	push	r30
     c3c:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     c3e:	80 91 b9 00 	lds	r24, 0x00B9
     c42:	90 e0       	ldi	r25, 0x00	; 0
     c44:	fc 01       	movw	r30, r24
     c46:	38 97       	sbiw	r30, 0x08	; 8
     c48:	e1 35       	cpi	r30, 0x51	; 81
     c4a:	f1 05       	cpc	r31, r1
     c4c:	08 f0       	brcs	.+2      	; 0xc50 <__vector_39+0x30>
     c4e:	55 c0       	rjmp	.+170    	; 0xcfa <__vector_39+0xda>
     c50:	ee 58       	subi	r30, 0x8E	; 142
     c52:	ff 4f       	sbci	r31, 0xFF	; 255
     c54:	fe c2       	rjmp	.+1532   	; 0x1252 <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c56:	10 92 58 03 	sts	0x0358, r1
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     c5a:	e0 91 58 03 	lds	r30, 0x0358
     c5e:	80 91 5a 03 	lds	r24, 0x035A
     c62:	e8 17       	cp	r30, r24
     c64:	70 f4       	brcc	.+28     	; 0xc82 <__vector_39+0x62>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     c66:	81 e0       	ldi	r24, 0x01	; 1
     c68:	8e 0f       	add	r24, r30
     c6a:	80 93 58 03 	sts	0x0358, r24
     c6e:	f0 e0       	ldi	r31, 0x00	; 0
     c70:	e5 5a       	subi	r30, 0xA5	; 165
     c72:	fc 4f       	sbci	r31, 0xFC	; 252
     c74:	80 81       	ld	r24, Z
     c76:	80 93 bb 00 	sts	0x00BB, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c7a:	85 e8       	ldi	r24, 0x85	; 133
     c7c:	80 93 bc 00 	sts	0x00BC, r24
     c80:	43 c0       	rjmp	.+134    	; 0xd08 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     c82:	80 91 59 03 	lds	r24, 0x0359
     c86:	81 60       	ori	r24, 0x01	; 1
     c88:	80 93 59 03 	sts	0x0359, r24
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c8c:	84 e9       	ldi	r24, 0x94	; 148
     c8e:	80 93 bc 00 	sts	0x00BC, r24
     c92:	3a c0       	rjmp	.+116    	; 0xd08 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     c94:	e0 91 58 03 	lds	r30, 0x0358
     c98:	81 e0       	ldi	r24, 0x01	; 1
     c9a:	8e 0f       	add	r24, r30
     c9c:	80 93 58 03 	sts	0x0358, r24
     ca0:	80 91 bb 00 	lds	r24, 0x00BB
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	e5 5a       	subi	r30, 0xA5	; 165
     ca8:	fc 4f       	sbci	r31, 0xFC	; 252
     caa:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     cac:	20 91 58 03 	lds	r18, 0x0358
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	80 91 5a 03 	lds	r24, 0x035A
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	01 97       	sbiw	r24, 0x01	; 1
     cba:	28 17       	cp	r18, r24
     cbc:	39 07       	cpc	r19, r25
     cbe:	24 f4       	brge	.+8      	; 0xcc8 <__vector_39+0xa8>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cc0:	85 ec       	ldi	r24, 0xC5	; 197
     cc2:	80 93 bc 00 	sts	0x00BC, r24
     cc6:	20 c0       	rjmp	.+64     	; 0xd08 <__vector_39+0xe8>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cc8:	85 e8       	ldi	r24, 0x85	; 133
     cca:	80 93 bc 00 	sts	0x00BC, r24
     cce:	1c c0       	rjmp	.+56     	; 0xd08 <__vector_39+0xe8>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     cd0:	80 91 bb 00 	lds	r24, 0x00BB
     cd4:	e0 91 58 03 	lds	r30, 0x0358
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	e5 5a       	subi	r30, 0xA5	; 165
     cdc:	fc 4f       	sbci	r31, 0xFC	; 252
     cde:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     ce0:	80 91 59 03 	lds	r24, 0x0359
     ce4:	81 60       	ori	r24, 0x01	; 1
     ce6:	80 93 59 03 	sts	0x0359, r24
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cea:	84 e9       	ldi	r24, 0x94	; 148
     cec:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     cf0:	0b c0       	rjmp	.+22     	; 0xd08 <__vector_39+0xe8>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cf2:	85 ea       	ldi	r24, 0xA5	; 165
     cf4:	80 93 bc 00 	sts	0x00BC, r24
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     cf8:	07 c0       	rjmp	.+14     	; 0xd08 <__vector_39+0xe8>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     cfa:	80 91 b9 00 	lds	r24, 0x00B9
     cfe:	80 93 17 02 	sts	0x0217, r24
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     d02:	84 e0       	ldi	r24, 0x04	; 4
     d04:	80 93 bc 00 	sts	0x00BC, r24
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
}
     d08:	ff 91       	pop	r31
     d0a:	ef 91       	pop	r30
     d0c:	bf 91       	pop	r27
     d0e:	af 91       	pop	r26
     d10:	9f 91       	pop	r25
     d12:	8f 91       	pop	r24
     d14:	3f 91       	pop	r19
     d16:	2f 91       	pop	r18
     d18:	0f 90       	pop	r0
     d1a:	0b be       	out	0x3b, r0	; 59
     d1c:	0f 90       	pop	r0
     d1e:	0f be       	out	0x3f, r0	; 63
     d20:	0f 90       	pop	r0
     d22:	1f 90       	pop	r1
     d24:	18 95       	reti

00000d26 <put_char>:
     d26:	e0 ec       	ldi	r30, 0xC0	; 192
     d28:	f0 e0       	ldi	r31, 0x00	; 0
     d2a:	90 81       	ld	r25, Z
     d2c:	95 ff       	sbrs	r25, 5
     d2e:	fd cf       	rjmp	.-6      	; 0xd2a <put_char+0x4>
     d30:	80 93 c6 00 	sts	0x00C6, r24
     d34:	80 e0       	ldi	r24, 0x00	; 0
     d36:	90 e0       	ldi	r25, 0x00	; 0
     d38:	08 95       	ret

00000d3a <get_char>:
     d3a:	e0 ec       	ldi	r30, 0xC0	; 192
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	88 23       	and	r24, r24
     d42:	ec f7       	brge	.-6      	; 0xd3e <get_char+0x4>
     d44:	80 91 c6 00 	lds	r24, 0x00C6
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	08 95       	ret

00000d4c <UART_init>:
     d4c:	20 e0       	ldi	r18, 0x00	; 0
     d4e:	38 e5       	ldi	r19, 0x58	; 88
     d50:	42 e0       	ldi	r20, 0x02	; 2
     d52:	50 e0       	ldi	r21, 0x00	; 0
     d54:	40 d2       	rcall	.+1152   	; 0x11d6 <__udivmodsi4>
     d56:	21 50       	subi	r18, 0x01	; 1
     d58:	10 92 c5 00 	sts	0x00C5, r1
     d5c:	20 93 c4 00 	sts	0x00C4, r18
     d60:	e2 ec       	ldi	r30, 0xC2	; 194
     d62:	f0 e0       	ldi	r31, 0x00	; 0
     d64:	88 e0       	ldi	r24, 0x08	; 8
     d66:	80 83       	st	Z, r24
     d68:	86 e0       	ldi	r24, 0x06	; 6
     d6a:	80 83       	st	Z, r24
     d6c:	e1 ec       	ldi	r30, 0xC1	; 193
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
     d72:	80 61       	ori	r24, 0x10	; 16
     d74:	80 83       	st	Z, r24
     d76:	80 81       	ld	r24, Z
     d78:	88 60       	ori	r24, 0x08	; 8
     d7a:	80 83       	st	Z, r24
     d7c:	6d e9       	ldi	r22, 0x9D	; 157
     d7e:	76 e0       	ldi	r23, 0x06	; 6
     d80:	83 e9       	ldi	r24, 0x93	; 147
     d82:	96 e0       	ldi	r25, 0x06	; 6
     d84:	85 c2       	rjmp	.+1290   	; 0x1290 <fdevopen>
     d86:	08 95       	ret

00000d88 <SPI_init>:
     d88:	87 e8       	ldi	r24, 0x87	; 135
     d8a:	84 b9       	out	0x04, r24	; 4
     d8c:	81 e5       	ldi	r24, 0x51	; 81
     d8e:	8c bd       	out	0x2c, r24	; 44
     d90:	2f 9a       	sbi	0x05, 7	; 5
     d92:	08 95       	ret

00000d94 <SPI_write>:
     d94:	8e bd       	out	0x2e, r24	; 46
     d96:	0d b4       	in	r0, 0x2d	; 45
     d98:	07 fe       	sbrs	r0, 7
     d9a:	fd cf       	rjmp	.-6      	; 0xd96 <SPI_write+0x2>
     d9c:	08 95       	ret

00000d9e <SPI_read>:
     d9e:	1e bc       	out	0x2e, r1	; 46
     da0:	0d b4       	in	r0, 0x2d	; 45
     da2:	07 fe       	sbrs	r0, 7
     da4:	fd cf       	rjmp	.-6      	; 0xda0 <SPI_read+0x2>
     da6:	8e b5       	in	r24, 0x2e	; 46
     da8:	08 95       	ret

00000daa <__subsf3>:
     daa:	50 58       	subi	r21, 0x80	; 128

00000dac <__addsf3>:
     dac:	bb 27       	eor	r27, r27
     dae:	aa 27       	eor	r26, r26
     db0:	0e d0       	rcall	.+28     	; 0xdce <__addsf3x>
     db2:	4d c1       	rjmp	.+666    	; 0x104e <__fp_round>
     db4:	3e d1       	rcall	.+636    	; 0x1032 <__fp_pscA>
     db6:	30 f0       	brcs	.+12     	; 0xdc4 <__addsf3+0x18>
     db8:	43 d1       	rcall	.+646    	; 0x1040 <__fp_pscB>
     dba:	20 f0       	brcs	.+8      	; 0xdc4 <__addsf3+0x18>
     dbc:	31 f4       	brne	.+12     	; 0xdca <__addsf3+0x1e>
     dbe:	9f 3f       	cpi	r25, 0xFF	; 255
     dc0:	11 f4       	brne	.+4      	; 0xdc6 <__addsf3+0x1a>
     dc2:	1e f4       	brtc	.+6      	; 0xdca <__addsf3+0x1e>
     dc4:	33 c1       	rjmp	.+614    	; 0x102c <__fp_nan>
     dc6:	0e f4       	brtc	.+2      	; 0xdca <__addsf3+0x1e>
     dc8:	e0 95       	com	r30
     dca:	e7 fb       	bst	r30, 7
     dcc:	29 c1       	rjmp	.+594    	; 0x1020 <__fp_inf>

00000dce <__addsf3x>:
     dce:	e9 2f       	mov	r30, r25
     dd0:	4f d1       	rcall	.+670    	; 0x1070 <__fp_split3>
     dd2:	80 f3       	brcs	.-32     	; 0xdb4 <__addsf3+0x8>
     dd4:	ba 17       	cp	r27, r26
     dd6:	62 07       	cpc	r22, r18
     dd8:	73 07       	cpc	r23, r19
     dda:	84 07       	cpc	r24, r20
     ddc:	95 07       	cpc	r25, r21
     dde:	18 f0       	brcs	.+6      	; 0xde6 <__addsf3x+0x18>
     de0:	71 f4       	brne	.+28     	; 0xdfe <__addsf3x+0x30>
     de2:	9e f5       	brtc	.+102    	; 0xe4a <__addsf3x+0x7c>
     de4:	67 c1       	rjmp	.+718    	; 0x10b4 <__fp_zero>
     de6:	0e f4       	brtc	.+2      	; 0xdea <__addsf3x+0x1c>
     de8:	e0 95       	com	r30
     dea:	0b 2e       	mov	r0, r27
     dec:	ba 2f       	mov	r27, r26
     dee:	a0 2d       	mov	r26, r0
     df0:	0b 01       	movw	r0, r22
     df2:	b9 01       	movw	r22, r18
     df4:	90 01       	movw	r18, r0
     df6:	0c 01       	movw	r0, r24
     df8:	ca 01       	movw	r24, r20
     dfa:	a0 01       	movw	r20, r0
     dfc:	11 24       	eor	r1, r1
     dfe:	ff 27       	eor	r31, r31
     e00:	59 1b       	sub	r21, r25
     e02:	99 f0       	breq	.+38     	; 0xe2a <__addsf3x+0x5c>
     e04:	59 3f       	cpi	r21, 0xF9	; 249
     e06:	50 f4       	brcc	.+20     	; 0xe1c <__addsf3x+0x4e>
     e08:	50 3e       	cpi	r21, 0xE0	; 224
     e0a:	68 f1       	brcs	.+90     	; 0xe66 <__addsf3x+0x98>
     e0c:	1a 16       	cp	r1, r26
     e0e:	f0 40       	sbci	r31, 0x00	; 0
     e10:	a2 2f       	mov	r26, r18
     e12:	23 2f       	mov	r18, r19
     e14:	34 2f       	mov	r19, r20
     e16:	44 27       	eor	r20, r20
     e18:	58 5f       	subi	r21, 0xF8	; 248
     e1a:	f3 cf       	rjmp	.-26     	; 0xe02 <__addsf3x+0x34>
     e1c:	46 95       	lsr	r20
     e1e:	37 95       	ror	r19
     e20:	27 95       	ror	r18
     e22:	a7 95       	ror	r26
     e24:	f0 40       	sbci	r31, 0x00	; 0
     e26:	53 95       	inc	r21
     e28:	c9 f7       	brne	.-14     	; 0xe1c <__addsf3x+0x4e>
     e2a:	7e f4       	brtc	.+30     	; 0xe4a <__addsf3x+0x7c>
     e2c:	1f 16       	cp	r1, r31
     e2e:	ba 0b       	sbc	r27, r26
     e30:	62 0b       	sbc	r22, r18
     e32:	73 0b       	sbc	r23, r19
     e34:	84 0b       	sbc	r24, r20
     e36:	ba f0       	brmi	.+46     	; 0xe66 <__addsf3x+0x98>
     e38:	91 50       	subi	r25, 0x01	; 1
     e3a:	a1 f0       	breq	.+40     	; 0xe64 <__addsf3x+0x96>
     e3c:	ff 0f       	add	r31, r31
     e3e:	bb 1f       	adc	r27, r27
     e40:	66 1f       	adc	r22, r22
     e42:	77 1f       	adc	r23, r23
     e44:	88 1f       	adc	r24, r24
     e46:	c2 f7       	brpl	.-16     	; 0xe38 <__addsf3x+0x6a>
     e48:	0e c0       	rjmp	.+28     	; 0xe66 <__addsf3x+0x98>
     e4a:	ba 0f       	add	r27, r26
     e4c:	62 1f       	adc	r22, r18
     e4e:	73 1f       	adc	r23, r19
     e50:	84 1f       	adc	r24, r20
     e52:	48 f4       	brcc	.+18     	; 0xe66 <__addsf3x+0x98>
     e54:	87 95       	ror	r24
     e56:	77 95       	ror	r23
     e58:	67 95       	ror	r22
     e5a:	b7 95       	ror	r27
     e5c:	f7 95       	ror	r31
     e5e:	9e 3f       	cpi	r25, 0xFE	; 254
     e60:	08 f0       	brcs	.+2      	; 0xe64 <__addsf3x+0x96>
     e62:	b3 cf       	rjmp	.-154    	; 0xdca <__addsf3+0x1e>
     e64:	93 95       	inc	r25
     e66:	88 0f       	add	r24, r24
     e68:	08 f0       	brcs	.+2      	; 0xe6c <__addsf3x+0x9e>
     e6a:	99 27       	eor	r25, r25
     e6c:	ee 0f       	add	r30, r30
     e6e:	97 95       	ror	r25
     e70:	87 95       	ror	r24
     e72:	08 95       	ret

00000e74 <__divsf3>:
     e74:	0c d0       	rcall	.+24     	; 0xe8e <__divsf3x>
     e76:	eb c0       	rjmp	.+470    	; 0x104e <__fp_round>
     e78:	e3 d0       	rcall	.+454    	; 0x1040 <__fp_pscB>
     e7a:	40 f0       	brcs	.+16     	; 0xe8c <__divsf3+0x18>
     e7c:	da d0       	rcall	.+436    	; 0x1032 <__fp_pscA>
     e7e:	30 f0       	brcs	.+12     	; 0xe8c <__divsf3+0x18>
     e80:	21 f4       	brne	.+8      	; 0xe8a <__divsf3+0x16>
     e82:	5f 3f       	cpi	r21, 0xFF	; 255
     e84:	19 f0       	breq	.+6      	; 0xe8c <__divsf3+0x18>
     e86:	cc c0       	rjmp	.+408    	; 0x1020 <__fp_inf>
     e88:	51 11       	cpse	r21, r1
     e8a:	15 c1       	rjmp	.+554    	; 0x10b6 <__fp_szero>
     e8c:	cf c0       	rjmp	.+414    	; 0x102c <__fp_nan>

00000e8e <__divsf3x>:
     e8e:	f0 d0       	rcall	.+480    	; 0x1070 <__fp_split3>
     e90:	98 f3       	brcs	.-26     	; 0xe78 <__divsf3+0x4>

00000e92 <__divsf3_pse>:
     e92:	99 23       	and	r25, r25
     e94:	c9 f3       	breq	.-14     	; 0xe88 <__divsf3+0x14>
     e96:	55 23       	and	r21, r21
     e98:	b1 f3       	breq	.-20     	; 0xe86 <__divsf3+0x12>
     e9a:	95 1b       	sub	r25, r21
     e9c:	55 0b       	sbc	r21, r21
     e9e:	bb 27       	eor	r27, r27
     ea0:	aa 27       	eor	r26, r26
     ea2:	62 17       	cp	r22, r18
     ea4:	73 07       	cpc	r23, r19
     ea6:	84 07       	cpc	r24, r20
     ea8:	38 f0       	brcs	.+14     	; 0xeb8 <__divsf3_pse+0x26>
     eaa:	9f 5f       	subi	r25, 0xFF	; 255
     eac:	5f 4f       	sbci	r21, 0xFF	; 255
     eae:	22 0f       	add	r18, r18
     eb0:	33 1f       	adc	r19, r19
     eb2:	44 1f       	adc	r20, r20
     eb4:	aa 1f       	adc	r26, r26
     eb6:	a9 f3       	breq	.-22     	; 0xea2 <__divsf3_pse+0x10>
     eb8:	33 d0       	rcall	.+102    	; 0xf20 <__divsf3_pse+0x8e>
     eba:	0e 2e       	mov	r0, r30
     ebc:	3a f0       	brmi	.+14     	; 0xecc <__divsf3_pse+0x3a>
     ebe:	e0 e8       	ldi	r30, 0x80	; 128
     ec0:	30 d0       	rcall	.+96     	; 0xf22 <__divsf3_pse+0x90>
     ec2:	91 50       	subi	r25, 0x01	; 1
     ec4:	50 40       	sbci	r21, 0x00	; 0
     ec6:	e6 95       	lsr	r30
     ec8:	00 1c       	adc	r0, r0
     eca:	ca f7       	brpl	.-14     	; 0xebe <__divsf3_pse+0x2c>
     ecc:	29 d0       	rcall	.+82     	; 0xf20 <__divsf3_pse+0x8e>
     ece:	fe 2f       	mov	r31, r30
     ed0:	27 d0       	rcall	.+78     	; 0xf20 <__divsf3_pse+0x8e>
     ed2:	66 0f       	add	r22, r22
     ed4:	77 1f       	adc	r23, r23
     ed6:	88 1f       	adc	r24, r24
     ed8:	bb 1f       	adc	r27, r27
     eda:	26 17       	cp	r18, r22
     edc:	37 07       	cpc	r19, r23
     ede:	48 07       	cpc	r20, r24
     ee0:	ab 07       	cpc	r26, r27
     ee2:	b0 e8       	ldi	r27, 0x80	; 128
     ee4:	09 f0       	breq	.+2      	; 0xee8 <__divsf3_pse+0x56>
     ee6:	bb 0b       	sbc	r27, r27
     ee8:	80 2d       	mov	r24, r0
     eea:	bf 01       	movw	r22, r30
     eec:	ff 27       	eor	r31, r31
     eee:	93 58       	subi	r25, 0x83	; 131
     ef0:	5f 4f       	sbci	r21, 0xFF	; 255
     ef2:	2a f0       	brmi	.+10     	; 0xefe <__divsf3_pse+0x6c>
     ef4:	9e 3f       	cpi	r25, 0xFE	; 254
     ef6:	51 05       	cpc	r21, r1
     ef8:	68 f0       	brcs	.+26     	; 0xf14 <__divsf3_pse+0x82>
     efa:	92 c0       	rjmp	.+292    	; 0x1020 <__fp_inf>
     efc:	dc c0       	rjmp	.+440    	; 0x10b6 <__fp_szero>
     efe:	5f 3f       	cpi	r21, 0xFF	; 255
     f00:	ec f3       	brlt	.-6      	; 0xefc <__divsf3_pse+0x6a>
     f02:	98 3e       	cpi	r25, 0xE8	; 232
     f04:	dc f3       	brlt	.-10     	; 0xefc <__divsf3_pse+0x6a>
     f06:	86 95       	lsr	r24
     f08:	77 95       	ror	r23
     f0a:	67 95       	ror	r22
     f0c:	b7 95       	ror	r27
     f0e:	f7 95       	ror	r31
     f10:	9f 5f       	subi	r25, 0xFF	; 255
     f12:	c9 f7       	brne	.-14     	; 0xf06 <__divsf3_pse+0x74>
     f14:	88 0f       	add	r24, r24
     f16:	91 1d       	adc	r25, r1
     f18:	96 95       	lsr	r25
     f1a:	87 95       	ror	r24
     f1c:	97 f9       	bld	r25, 7
     f1e:	08 95       	ret
     f20:	e1 e0       	ldi	r30, 0x01	; 1
     f22:	66 0f       	add	r22, r22
     f24:	77 1f       	adc	r23, r23
     f26:	88 1f       	adc	r24, r24
     f28:	bb 1f       	adc	r27, r27
     f2a:	62 17       	cp	r22, r18
     f2c:	73 07       	cpc	r23, r19
     f2e:	84 07       	cpc	r24, r20
     f30:	ba 07       	cpc	r27, r26
     f32:	20 f0       	brcs	.+8      	; 0xf3c <__divsf3_pse+0xaa>
     f34:	62 1b       	sub	r22, r18
     f36:	73 0b       	sbc	r23, r19
     f38:	84 0b       	sbc	r24, r20
     f3a:	ba 0b       	sbc	r27, r26
     f3c:	ee 1f       	adc	r30, r30
     f3e:	88 f7       	brcc	.-30     	; 0xf22 <__divsf3_pse+0x90>
     f40:	e0 95       	com	r30
     f42:	08 95       	ret

00000f44 <__fixsfsi>:
     f44:	04 d0       	rcall	.+8      	; 0xf4e <__fixunssfsi>
     f46:	68 94       	set
     f48:	b1 11       	cpse	r27, r1
     f4a:	b5 c0       	rjmp	.+362    	; 0x10b6 <__fp_szero>
     f4c:	08 95       	ret

00000f4e <__fixunssfsi>:
     f4e:	98 d0       	rcall	.+304    	; 0x1080 <__fp_splitA>
     f50:	88 f0       	brcs	.+34     	; 0xf74 <__fixunssfsi+0x26>
     f52:	9f 57       	subi	r25, 0x7F	; 127
     f54:	90 f0       	brcs	.+36     	; 0xf7a <__fixunssfsi+0x2c>
     f56:	b9 2f       	mov	r27, r25
     f58:	99 27       	eor	r25, r25
     f5a:	b7 51       	subi	r27, 0x17	; 23
     f5c:	a0 f0       	brcs	.+40     	; 0xf86 <__fixunssfsi+0x38>
     f5e:	d1 f0       	breq	.+52     	; 0xf94 <__fixunssfsi+0x46>
     f60:	66 0f       	add	r22, r22
     f62:	77 1f       	adc	r23, r23
     f64:	88 1f       	adc	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	1a f0       	brmi	.+6      	; 0xf70 <__fixunssfsi+0x22>
     f6a:	ba 95       	dec	r27
     f6c:	c9 f7       	brne	.-14     	; 0xf60 <__fixunssfsi+0x12>
     f6e:	12 c0       	rjmp	.+36     	; 0xf94 <__fixunssfsi+0x46>
     f70:	b1 30       	cpi	r27, 0x01	; 1
     f72:	81 f0       	breq	.+32     	; 0xf94 <__fixunssfsi+0x46>
     f74:	9f d0       	rcall	.+318    	; 0x10b4 <__fp_zero>
     f76:	b1 e0       	ldi	r27, 0x01	; 1
     f78:	08 95       	ret
     f7a:	9c c0       	rjmp	.+312    	; 0x10b4 <__fp_zero>
     f7c:	67 2f       	mov	r22, r23
     f7e:	78 2f       	mov	r23, r24
     f80:	88 27       	eor	r24, r24
     f82:	b8 5f       	subi	r27, 0xF8	; 248
     f84:	39 f0       	breq	.+14     	; 0xf94 <__fixunssfsi+0x46>
     f86:	b9 3f       	cpi	r27, 0xF9	; 249
     f88:	cc f3       	brlt	.-14     	; 0xf7c <__fixunssfsi+0x2e>
     f8a:	86 95       	lsr	r24
     f8c:	77 95       	ror	r23
     f8e:	67 95       	ror	r22
     f90:	b3 95       	inc	r27
     f92:	d9 f7       	brne	.-10     	; 0xf8a <__fixunssfsi+0x3c>
     f94:	3e f4       	brtc	.+14     	; 0xfa4 <__fixunssfsi+0x56>
     f96:	90 95       	com	r25
     f98:	80 95       	com	r24
     f9a:	70 95       	com	r23
     f9c:	61 95       	neg	r22
     f9e:	7f 4f       	sbci	r23, 0xFF	; 255
     fa0:	8f 4f       	sbci	r24, 0xFF	; 255
     fa2:	9f 4f       	sbci	r25, 0xFF	; 255
     fa4:	08 95       	ret

00000fa6 <__floatunsisf>:
     fa6:	e8 94       	clt
     fa8:	09 c0       	rjmp	.+18     	; 0xfbc <__floatsisf+0x12>

00000faa <__floatsisf>:
     faa:	97 fb       	bst	r25, 7
     fac:	3e f4       	brtc	.+14     	; 0xfbc <__floatsisf+0x12>
     fae:	90 95       	com	r25
     fb0:	80 95       	com	r24
     fb2:	70 95       	com	r23
     fb4:	61 95       	neg	r22
     fb6:	7f 4f       	sbci	r23, 0xFF	; 255
     fb8:	8f 4f       	sbci	r24, 0xFF	; 255
     fba:	9f 4f       	sbci	r25, 0xFF	; 255
     fbc:	99 23       	and	r25, r25
     fbe:	a9 f0       	breq	.+42     	; 0xfea <__floatsisf+0x40>
     fc0:	f9 2f       	mov	r31, r25
     fc2:	96 e9       	ldi	r25, 0x96	; 150
     fc4:	bb 27       	eor	r27, r27
     fc6:	93 95       	inc	r25
     fc8:	f6 95       	lsr	r31
     fca:	87 95       	ror	r24
     fcc:	77 95       	ror	r23
     fce:	67 95       	ror	r22
     fd0:	b7 95       	ror	r27
     fd2:	f1 11       	cpse	r31, r1
     fd4:	f8 cf       	rjmp	.-16     	; 0xfc6 <__floatsisf+0x1c>
     fd6:	fa f4       	brpl	.+62     	; 0x1016 <__floatsisf+0x6c>
     fd8:	bb 0f       	add	r27, r27
     fda:	11 f4       	brne	.+4      	; 0xfe0 <__floatsisf+0x36>
     fdc:	60 ff       	sbrs	r22, 0
     fde:	1b c0       	rjmp	.+54     	; 0x1016 <__floatsisf+0x6c>
     fe0:	6f 5f       	subi	r22, 0xFF	; 255
     fe2:	7f 4f       	sbci	r23, 0xFF	; 255
     fe4:	8f 4f       	sbci	r24, 0xFF	; 255
     fe6:	9f 4f       	sbci	r25, 0xFF	; 255
     fe8:	16 c0       	rjmp	.+44     	; 0x1016 <__floatsisf+0x6c>
     fea:	88 23       	and	r24, r24
     fec:	11 f0       	breq	.+4      	; 0xff2 <__floatsisf+0x48>
     fee:	96 e9       	ldi	r25, 0x96	; 150
     ff0:	11 c0       	rjmp	.+34     	; 0x1014 <__floatsisf+0x6a>
     ff2:	77 23       	and	r23, r23
     ff4:	21 f0       	breq	.+8      	; 0xffe <__floatsisf+0x54>
     ff6:	9e e8       	ldi	r25, 0x8E	; 142
     ff8:	87 2f       	mov	r24, r23
     ffa:	76 2f       	mov	r23, r22
     ffc:	05 c0       	rjmp	.+10     	; 0x1008 <__floatsisf+0x5e>
     ffe:	66 23       	and	r22, r22
    1000:	71 f0       	breq	.+28     	; 0x101e <__floatsisf+0x74>
    1002:	96 e8       	ldi	r25, 0x86	; 134
    1004:	86 2f       	mov	r24, r22
    1006:	70 e0       	ldi	r23, 0x00	; 0
    1008:	60 e0       	ldi	r22, 0x00	; 0
    100a:	2a f0       	brmi	.+10     	; 0x1016 <__floatsisf+0x6c>
    100c:	9a 95       	dec	r25
    100e:	66 0f       	add	r22, r22
    1010:	77 1f       	adc	r23, r23
    1012:	88 1f       	adc	r24, r24
    1014:	da f7       	brpl	.-10     	; 0x100c <__floatsisf+0x62>
    1016:	88 0f       	add	r24, r24
    1018:	96 95       	lsr	r25
    101a:	87 95       	ror	r24
    101c:	97 f9       	bld	r25, 7
    101e:	08 95       	ret

00001020 <__fp_inf>:
    1020:	97 f9       	bld	r25, 7
    1022:	9f 67       	ori	r25, 0x7F	; 127
    1024:	80 e8       	ldi	r24, 0x80	; 128
    1026:	70 e0       	ldi	r23, 0x00	; 0
    1028:	60 e0       	ldi	r22, 0x00	; 0
    102a:	08 95       	ret

0000102c <__fp_nan>:
    102c:	9f ef       	ldi	r25, 0xFF	; 255
    102e:	80 ec       	ldi	r24, 0xC0	; 192
    1030:	08 95       	ret

00001032 <__fp_pscA>:
    1032:	00 24       	eor	r0, r0
    1034:	0a 94       	dec	r0
    1036:	16 16       	cp	r1, r22
    1038:	17 06       	cpc	r1, r23
    103a:	18 06       	cpc	r1, r24
    103c:	09 06       	cpc	r0, r25
    103e:	08 95       	ret

00001040 <__fp_pscB>:
    1040:	00 24       	eor	r0, r0
    1042:	0a 94       	dec	r0
    1044:	12 16       	cp	r1, r18
    1046:	13 06       	cpc	r1, r19
    1048:	14 06       	cpc	r1, r20
    104a:	05 06       	cpc	r0, r21
    104c:	08 95       	ret

0000104e <__fp_round>:
    104e:	09 2e       	mov	r0, r25
    1050:	03 94       	inc	r0
    1052:	00 0c       	add	r0, r0
    1054:	11 f4       	brne	.+4      	; 0x105a <__fp_round+0xc>
    1056:	88 23       	and	r24, r24
    1058:	52 f0       	brmi	.+20     	; 0x106e <__fp_round+0x20>
    105a:	bb 0f       	add	r27, r27
    105c:	40 f4       	brcc	.+16     	; 0x106e <__fp_round+0x20>
    105e:	bf 2b       	or	r27, r31
    1060:	11 f4       	brne	.+4      	; 0x1066 <__fp_round+0x18>
    1062:	60 ff       	sbrs	r22, 0
    1064:	04 c0       	rjmp	.+8      	; 0x106e <__fp_round+0x20>
    1066:	6f 5f       	subi	r22, 0xFF	; 255
    1068:	7f 4f       	sbci	r23, 0xFF	; 255
    106a:	8f 4f       	sbci	r24, 0xFF	; 255
    106c:	9f 4f       	sbci	r25, 0xFF	; 255
    106e:	08 95       	ret

00001070 <__fp_split3>:
    1070:	57 fd       	sbrc	r21, 7
    1072:	90 58       	subi	r25, 0x80	; 128
    1074:	44 0f       	add	r20, r20
    1076:	55 1f       	adc	r21, r21
    1078:	59 f0       	breq	.+22     	; 0x1090 <__fp_splitA+0x10>
    107a:	5f 3f       	cpi	r21, 0xFF	; 255
    107c:	71 f0       	breq	.+28     	; 0x109a <__fp_splitA+0x1a>
    107e:	47 95       	ror	r20

00001080 <__fp_splitA>:
    1080:	88 0f       	add	r24, r24
    1082:	97 fb       	bst	r25, 7
    1084:	99 1f       	adc	r25, r25
    1086:	61 f0       	breq	.+24     	; 0x10a0 <__fp_splitA+0x20>
    1088:	9f 3f       	cpi	r25, 0xFF	; 255
    108a:	79 f0       	breq	.+30     	; 0x10aa <__fp_splitA+0x2a>
    108c:	87 95       	ror	r24
    108e:	08 95       	ret
    1090:	12 16       	cp	r1, r18
    1092:	13 06       	cpc	r1, r19
    1094:	14 06       	cpc	r1, r20
    1096:	55 1f       	adc	r21, r21
    1098:	f2 cf       	rjmp	.-28     	; 0x107e <__fp_split3+0xe>
    109a:	46 95       	lsr	r20
    109c:	f1 df       	rcall	.-30     	; 0x1080 <__fp_splitA>
    109e:	08 c0       	rjmp	.+16     	; 0x10b0 <__fp_splitA+0x30>
    10a0:	16 16       	cp	r1, r22
    10a2:	17 06       	cpc	r1, r23
    10a4:	18 06       	cpc	r1, r24
    10a6:	99 1f       	adc	r25, r25
    10a8:	f1 cf       	rjmp	.-30     	; 0x108c <__fp_splitA+0xc>
    10aa:	86 95       	lsr	r24
    10ac:	71 05       	cpc	r23, r1
    10ae:	61 05       	cpc	r22, r1
    10b0:	08 94       	sec
    10b2:	08 95       	ret

000010b4 <__fp_zero>:
    10b4:	e8 94       	clt

000010b6 <__fp_szero>:
    10b6:	bb 27       	eor	r27, r27
    10b8:	66 27       	eor	r22, r22
    10ba:	77 27       	eor	r23, r23
    10bc:	cb 01       	movw	r24, r22
    10be:	97 f9       	bld	r25, 7
    10c0:	08 95       	ret

000010c2 <__mulsf3>:
    10c2:	0b d0       	rcall	.+22     	; 0x10da <__mulsf3x>
    10c4:	c4 cf       	rjmp	.-120    	; 0x104e <__fp_round>
    10c6:	b5 df       	rcall	.-150    	; 0x1032 <__fp_pscA>
    10c8:	28 f0       	brcs	.+10     	; 0x10d4 <__mulsf3+0x12>
    10ca:	ba df       	rcall	.-140    	; 0x1040 <__fp_pscB>
    10cc:	18 f0       	brcs	.+6      	; 0x10d4 <__mulsf3+0x12>
    10ce:	95 23       	and	r25, r21
    10d0:	09 f0       	breq	.+2      	; 0x10d4 <__mulsf3+0x12>
    10d2:	a6 cf       	rjmp	.-180    	; 0x1020 <__fp_inf>
    10d4:	ab cf       	rjmp	.-170    	; 0x102c <__fp_nan>
    10d6:	11 24       	eor	r1, r1
    10d8:	ee cf       	rjmp	.-36     	; 0x10b6 <__fp_szero>

000010da <__mulsf3x>:
    10da:	ca df       	rcall	.-108    	; 0x1070 <__fp_split3>
    10dc:	a0 f3       	brcs	.-24     	; 0x10c6 <__mulsf3+0x4>

000010de <__mulsf3_pse>:
    10de:	95 9f       	mul	r25, r21
    10e0:	d1 f3       	breq	.-12     	; 0x10d6 <__mulsf3+0x14>
    10e2:	95 0f       	add	r25, r21
    10e4:	50 e0       	ldi	r21, 0x00	; 0
    10e6:	55 1f       	adc	r21, r21
    10e8:	62 9f       	mul	r22, r18
    10ea:	f0 01       	movw	r30, r0
    10ec:	72 9f       	mul	r23, r18
    10ee:	bb 27       	eor	r27, r27
    10f0:	f0 0d       	add	r31, r0
    10f2:	b1 1d       	adc	r27, r1
    10f4:	63 9f       	mul	r22, r19
    10f6:	aa 27       	eor	r26, r26
    10f8:	f0 0d       	add	r31, r0
    10fa:	b1 1d       	adc	r27, r1
    10fc:	aa 1f       	adc	r26, r26
    10fe:	64 9f       	mul	r22, r20
    1100:	66 27       	eor	r22, r22
    1102:	b0 0d       	add	r27, r0
    1104:	a1 1d       	adc	r26, r1
    1106:	66 1f       	adc	r22, r22
    1108:	82 9f       	mul	r24, r18
    110a:	22 27       	eor	r18, r18
    110c:	b0 0d       	add	r27, r0
    110e:	a1 1d       	adc	r26, r1
    1110:	62 1f       	adc	r22, r18
    1112:	73 9f       	mul	r23, r19
    1114:	b0 0d       	add	r27, r0
    1116:	a1 1d       	adc	r26, r1
    1118:	62 1f       	adc	r22, r18
    111a:	83 9f       	mul	r24, r19
    111c:	a0 0d       	add	r26, r0
    111e:	61 1d       	adc	r22, r1
    1120:	22 1f       	adc	r18, r18
    1122:	74 9f       	mul	r23, r20
    1124:	33 27       	eor	r19, r19
    1126:	a0 0d       	add	r26, r0
    1128:	61 1d       	adc	r22, r1
    112a:	23 1f       	adc	r18, r19
    112c:	84 9f       	mul	r24, r20
    112e:	60 0d       	add	r22, r0
    1130:	21 1d       	adc	r18, r1
    1132:	82 2f       	mov	r24, r18
    1134:	76 2f       	mov	r23, r22
    1136:	6a 2f       	mov	r22, r26
    1138:	11 24       	eor	r1, r1
    113a:	9f 57       	subi	r25, 0x7F	; 127
    113c:	50 40       	sbci	r21, 0x00	; 0
    113e:	8a f0       	brmi	.+34     	; 0x1162 <__mulsf3_pse+0x84>
    1140:	e1 f0       	breq	.+56     	; 0x117a <__mulsf3_pse+0x9c>
    1142:	88 23       	and	r24, r24
    1144:	4a f0       	brmi	.+18     	; 0x1158 <__mulsf3_pse+0x7a>
    1146:	ee 0f       	add	r30, r30
    1148:	ff 1f       	adc	r31, r31
    114a:	bb 1f       	adc	r27, r27
    114c:	66 1f       	adc	r22, r22
    114e:	77 1f       	adc	r23, r23
    1150:	88 1f       	adc	r24, r24
    1152:	91 50       	subi	r25, 0x01	; 1
    1154:	50 40       	sbci	r21, 0x00	; 0
    1156:	a9 f7       	brne	.-22     	; 0x1142 <__mulsf3_pse+0x64>
    1158:	9e 3f       	cpi	r25, 0xFE	; 254
    115a:	51 05       	cpc	r21, r1
    115c:	70 f0       	brcs	.+28     	; 0x117a <__mulsf3_pse+0x9c>
    115e:	60 cf       	rjmp	.-320    	; 0x1020 <__fp_inf>
    1160:	aa cf       	rjmp	.-172    	; 0x10b6 <__fp_szero>
    1162:	5f 3f       	cpi	r21, 0xFF	; 255
    1164:	ec f3       	brlt	.-6      	; 0x1160 <__mulsf3_pse+0x82>
    1166:	98 3e       	cpi	r25, 0xE8	; 232
    1168:	dc f3       	brlt	.-10     	; 0x1160 <__mulsf3_pse+0x82>
    116a:	86 95       	lsr	r24
    116c:	77 95       	ror	r23
    116e:	67 95       	ror	r22
    1170:	b7 95       	ror	r27
    1172:	f7 95       	ror	r31
    1174:	e7 95       	ror	r30
    1176:	9f 5f       	subi	r25, 0xFF	; 255
    1178:	c1 f7       	brne	.-16     	; 0x116a <__mulsf3_pse+0x8c>
    117a:	fe 2b       	or	r31, r30
    117c:	88 0f       	add	r24, r24
    117e:	91 1d       	adc	r25, r1
    1180:	96 95       	lsr	r25
    1182:	87 95       	ror	r24
    1184:	97 f9       	bld	r25, 7
    1186:	08 95       	ret

00001188 <__udivmodhi4>:
    1188:	aa 1b       	sub	r26, r26
    118a:	bb 1b       	sub	r27, r27
    118c:	51 e1       	ldi	r21, 0x11	; 17
    118e:	07 c0       	rjmp	.+14     	; 0x119e <__udivmodhi4_ep>

00001190 <__udivmodhi4_loop>:
    1190:	aa 1f       	adc	r26, r26
    1192:	bb 1f       	adc	r27, r27
    1194:	a6 17       	cp	r26, r22
    1196:	b7 07       	cpc	r27, r23
    1198:	10 f0       	brcs	.+4      	; 0x119e <__udivmodhi4_ep>
    119a:	a6 1b       	sub	r26, r22
    119c:	b7 0b       	sbc	r27, r23

0000119e <__udivmodhi4_ep>:
    119e:	88 1f       	adc	r24, r24
    11a0:	99 1f       	adc	r25, r25
    11a2:	5a 95       	dec	r21
    11a4:	a9 f7       	brne	.-22     	; 0x1190 <__udivmodhi4_loop>
    11a6:	80 95       	com	r24
    11a8:	90 95       	com	r25
    11aa:	bc 01       	movw	r22, r24
    11ac:	cd 01       	movw	r24, r26
    11ae:	08 95       	ret

000011b0 <__divmodhi4>:
    11b0:	97 fb       	bst	r25, 7
    11b2:	07 2e       	mov	r0, r23
    11b4:	16 f4       	brtc	.+4      	; 0x11ba <__divmodhi4+0xa>
    11b6:	00 94       	com	r0
    11b8:	06 d0       	rcall	.+12     	; 0x11c6 <__divmodhi4_neg1>
    11ba:	77 fd       	sbrc	r23, 7
    11bc:	08 d0       	rcall	.+16     	; 0x11ce <__divmodhi4_neg2>
    11be:	e4 df       	rcall	.-56     	; 0x1188 <__udivmodhi4>
    11c0:	07 fc       	sbrc	r0, 7
    11c2:	05 d0       	rcall	.+10     	; 0x11ce <__divmodhi4_neg2>
    11c4:	3e f4       	brtc	.+14     	; 0x11d4 <__divmodhi4_exit>

000011c6 <__divmodhi4_neg1>:
    11c6:	90 95       	com	r25
    11c8:	81 95       	neg	r24
    11ca:	9f 4f       	sbci	r25, 0xFF	; 255
    11cc:	08 95       	ret

000011ce <__divmodhi4_neg2>:
    11ce:	70 95       	com	r23
    11d0:	61 95       	neg	r22
    11d2:	7f 4f       	sbci	r23, 0xFF	; 255

000011d4 <__divmodhi4_exit>:
    11d4:	08 95       	ret

000011d6 <__udivmodsi4>:
    11d6:	a1 e2       	ldi	r26, 0x21	; 33
    11d8:	1a 2e       	mov	r1, r26
    11da:	aa 1b       	sub	r26, r26
    11dc:	bb 1b       	sub	r27, r27
    11de:	fd 01       	movw	r30, r26
    11e0:	0d c0       	rjmp	.+26     	; 0x11fc <__udivmodsi4_ep>

000011e2 <__udivmodsi4_loop>:
    11e2:	aa 1f       	adc	r26, r26
    11e4:	bb 1f       	adc	r27, r27
    11e6:	ee 1f       	adc	r30, r30
    11e8:	ff 1f       	adc	r31, r31
    11ea:	a2 17       	cp	r26, r18
    11ec:	b3 07       	cpc	r27, r19
    11ee:	e4 07       	cpc	r30, r20
    11f0:	f5 07       	cpc	r31, r21
    11f2:	20 f0       	brcs	.+8      	; 0x11fc <__udivmodsi4_ep>
    11f4:	a2 1b       	sub	r26, r18
    11f6:	b3 0b       	sbc	r27, r19
    11f8:	e4 0b       	sbc	r30, r20
    11fa:	f5 0b       	sbc	r31, r21

000011fc <__udivmodsi4_ep>:
    11fc:	66 1f       	adc	r22, r22
    11fe:	77 1f       	adc	r23, r23
    1200:	88 1f       	adc	r24, r24
    1202:	99 1f       	adc	r25, r25
    1204:	1a 94       	dec	r1
    1206:	69 f7       	brne	.-38     	; 0x11e2 <__udivmodsi4_loop>
    1208:	60 95       	com	r22
    120a:	70 95       	com	r23
    120c:	80 95       	com	r24
    120e:	90 95       	com	r25
    1210:	9b 01       	movw	r18, r22
    1212:	ac 01       	movw	r20, r24
    1214:	bd 01       	movw	r22, r26
    1216:	cf 01       	movw	r24, r30
    1218:	08 95       	ret

0000121a <__divmodsi4>:
    121a:	05 2e       	mov	r0, r21
    121c:	97 fb       	bst	r25, 7
    121e:	16 f4       	brtc	.+4      	; 0x1224 <__divmodsi4+0xa>
    1220:	00 94       	com	r0
    1222:	0f d0       	rcall	.+30     	; 0x1242 <__negsi2>
    1224:	57 fd       	sbrc	r21, 7
    1226:	05 d0       	rcall	.+10     	; 0x1232 <__divmodsi4_neg2>
    1228:	d6 df       	rcall	.-84     	; 0x11d6 <__udivmodsi4>
    122a:	07 fc       	sbrc	r0, 7
    122c:	02 d0       	rcall	.+4      	; 0x1232 <__divmodsi4_neg2>
    122e:	46 f4       	brtc	.+16     	; 0x1240 <__divmodsi4_exit>
    1230:	08 c0       	rjmp	.+16     	; 0x1242 <__negsi2>

00001232 <__divmodsi4_neg2>:
    1232:	50 95       	com	r21
    1234:	40 95       	com	r20
    1236:	30 95       	com	r19
    1238:	21 95       	neg	r18
    123a:	3f 4f       	sbci	r19, 0xFF	; 255
    123c:	4f 4f       	sbci	r20, 0xFF	; 255
    123e:	5f 4f       	sbci	r21, 0xFF	; 255

00001240 <__divmodsi4_exit>:
    1240:	08 95       	ret

00001242 <__negsi2>:
    1242:	90 95       	com	r25
    1244:	80 95       	com	r24
    1246:	70 95       	com	r23
    1248:	61 95       	neg	r22
    124a:	7f 4f       	sbci	r23, 0xFF	; 255
    124c:	8f 4f       	sbci	r24, 0xFF	; 255
    124e:	9f 4f       	sbci	r25, 0xFF	; 255
    1250:	08 95       	ret

00001252 <__tablejump2__>:
    1252:	ee 0f       	add	r30, r30
    1254:	ff 1f       	adc	r31, r31

00001256 <__tablejump__>:
    1256:	05 90       	lpm	r0, Z+
    1258:	f4 91       	lpm	r31, Z
    125a:	e0 2d       	mov	r30, r0
    125c:	19 94       	eijmp

0000125e <__umulhisi3>:
    125e:	a2 9f       	mul	r26, r18
    1260:	b0 01       	movw	r22, r0
    1262:	b3 9f       	mul	r27, r19
    1264:	c0 01       	movw	r24, r0
    1266:	a3 9f       	mul	r26, r19
    1268:	70 0d       	add	r23, r0
    126a:	81 1d       	adc	r24, r1
    126c:	11 24       	eor	r1, r1
    126e:	91 1d       	adc	r25, r1
    1270:	b2 9f       	mul	r27, r18
    1272:	70 0d       	add	r23, r0
    1274:	81 1d       	adc	r24, r1
    1276:	11 24       	eor	r1, r1
    1278:	91 1d       	adc	r25, r1
    127a:	08 95       	ret

0000127c <__muluhisi3>:
    127c:	f0 df       	rcall	.-32     	; 0x125e <__umulhisi3>
    127e:	a5 9f       	mul	r26, r21
    1280:	90 0d       	add	r25, r0
    1282:	b4 9f       	mul	r27, r20
    1284:	90 0d       	add	r25, r0
    1286:	a4 9f       	mul	r26, r20
    1288:	80 0d       	add	r24, r0
    128a:	91 1d       	adc	r25, r1
    128c:	11 24       	eor	r1, r1
    128e:	08 95       	ret

00001290 <fdevopen>:
    1290:	0f 93       	push	r16
    1292:	1f 93       	push	r17
    1294:	cf 93       	push	r28
    1296:	df 93       	push	r29
    1298:	ec 01       	movw	r28, r24
    129a:	8b 01       	movw	r16, r22
    129c:	00 97       	sbiw	r24, 0x00	; 0
    129e:	31 f4       	brne	.+12     	; 0x12ac <fdevopen+0x1c>
    12a0:	61 15       	cp	r22, r1
    12a2:	71 05       	cpc	r23, r1
    12a4:	19 f4       	brne	.+6      	; 0x12ac <fdevopen+0x1c>
    12a6:	80 e0       	ldi	r24, 0x00	; 0
    12a8:	90 e0       	ldi	r25, 0x00	; 0
    12aa:	37 c0       	rjmp	.+110    	; 0x131a <fdevopen+0x8a>
    12ac:	6e e0       	ldi	r22, 0x0E	; 14
    12ae:	70 e0       	ldi	r23, 0x00	; 0
    12b0:	81 e0       	ldi	r24, 0x01	; 1
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	63 d2       	rcall	.+1222   	; 0x177c <calloc>
    12b6:	fc 01       	movw	r30, r24
    12b8:	00 97       	sbiw	r24, 0x00	; 0
    12ba:	a9 f3       	breq	.-22     	; 0x12a6 <fdevopen+0x16>
    12bc:	80 e8       	ldi	r24, 0x80	; 128
    12be:	83 83       	std	Z+3, r24	; 0x03
    12c0:	01 15       	cp	r16, r1
    12c2:	11 05       	cpc	r17, r1
    12c4:	71 f0       	breq	.+28     	; 0x12e2 <fdevopen+0x52>
    12c6:	13 87       	std	Z+11, r17	; 0x0b
    12c8:	02 87       	std	Z+10, r16	; 0x0a
    12ca:	81 e8       	ldi	r24, 0x81	; 129
    12cc:	83 83       	std	Z+3, r24	; 0x03
    12ce:	80 91 71 03 	lds	r24, 0x0371
    12d2:	90 91 72 03 	lds	r25, 0x0372
    12d6:	89 2b       	or	r24, r25
    12d8:	21 f4       	brne	.+8      	; 0x12e2 <fdevopen+0x52>
    12da:	f0 93 72 03 	sts	0x0372, r31
    12de:	e0 93 71 03 	sts	0x0371, r30
    12e2:	20 97       	sbiw	r28, 0x00	; 0
    12e4:	c9 f0       	breq	.+50     	; 0x1318 <fdevopen+0x88>
    12e6:	d1 87       	std	Z+9, r29	; 0x09
    12e8:	c0 87       	std	Z+8, r28	; 0x08
    12ea:	83 81       	ldd	r24, Z+3	; 0x03
    12ec:	82 60       	ori	r24, 0x02	; 2
    12ee:	83 83       	std	Z+3, r24	; 0x03
    12f0:	80 91 73 03 	lds	r24, 0x0373
    12f4:	90 91 74 03 	lds	r25, 0x0374
    12f8:	89 2b       	or	r24, r25
    12fa:	71 f4       	brne	.+28     	; 0x1318 <fdevopen+0x88>
    12fc:	f0 93 74 03 	sts	0x0374, r31
    1300:	e0 93 73 03 	sts	0x0373, r30
    1304:	80 91 75 03 	lds	r24, 0x0375
    1308:	90 91 76 03 	lds	r25, 0x0376
    130c:	89 2b       	or	r24, r25
    130e:	21 f4       	brne	.+8      	; 0x1318 <fdevopen+0x88>
    1310:	f0 93 76 03 	sts	0x0376, r31
    1314:	e0 93 75 03 	sts	0x0375, r30
    1318:	cf 01       	movw	r24, r30
    131a:	df 91       	pop	r29
    131c:	cf 91       	pop	r28
    131e:	1f 91       	pop	r17
    1320:	0f 91       	pop	r16
    1322:	08 95       	ret

00001324 <printf>:
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	cd b7       	in	r28, 0x3d	; 61
    132a:	de b7       	in	r29, 0x3e	; 62
    132c:	fe 01       	movw	r30, r28
    132e:	36 96       	adiw	r30, 0x06	; 6
    1330:	61 91       	ld	r22, Z+
    1332:	71 91       	ld	r23, Z+
    1334:	af 01       	movw	r20, r30
    1336:	80 91 73 03 	lds	r24, 0x0373
    133a:	90 91 74 03 	lds	r25, 0x0374
    133e:	30 d0       	rcall	.+96     	; 0x13a0 <vfprintf>
    1340:	df 91       	pop	r29
    1342:	cf 91       	pop	r28
    1344:	08 95       	ret

00001346 <puts>:
    1346:	0f 93       	push	r16
    1348:	1f 93       	push	r17
    134a:	cf 93       	push	r28
    134c:	df 93       	push	r29
    134e:	e0 91 73 03 	lds	r30, 0x0373
    1352:	f0 91 74 03 	lds	r31, 0x0374
    1356:	23 81       	ldd	r18, Z+3	; 0x03
    1358:	21 ff       	sbrs	r18, 1
    135a:	1b c0       	rjmp	.+54     	; 0x1392 <puts+0x4c>
    135c:	ec 01       	movw	r28, r24
    135e:	00 e0       	ldi	r16, 0x00	; 0
    1360:	10 e0       	ldi	r17, 0x00	; 0
    1362:	89 91       	ld	r24, Y+
    1364:	60 91 73 03 	lds	r22, 0x0373
    1368:	70 91 74 03 	lds	r23, 0x0374
    136c:	db 01       	movw	r26, r22
    136e:	18 96       	adiw	r26, 0x08	; 8
    1370:	ed 91       	ld	r30, X+
    1372:	fc 91       	ld	r31, X
    1374:	19 97       	sbiw	r26, 0x09	; 9
    1376:	88 23       	and	r24, r24
    1378:	31 f0       	breq	.+12     	; 0x1386 <puts+0x40>
    137a:	19 95       	eicall
    137c:	89 2b       	or	r24, r25
    137e:	89 f3       	breq	.-30     	; 0x1362 <puts+0x1c>
    1380:	0f ef       	ldi	r16, 0xFF	; 255
    1382:	1f ef       	ldi	r17, 0xFF	; 255
    1384:	ee cf       	rjmp	.-36     	; 0x1362 <puts+0x1c>
    1386:	8a e0       	ldi	r24, 0x0A	; 10
    1388:	19 95       	eicall
    138a:	89 2b       	or	r24, r25
    138c:	11 f4       	brne	.+4      	; 0x1392 <puts+0x4c>
    138e:	c8 01       	movw	r24, r16
    1390:	02 c0       	rjmp	.+4      	; 0x1396 <puts+0x50>
    1392:	8f ef       	ldi	r24, 0xFF	; 255
    1394:	9f ef       	ldi	r25, 0xFF	; 255
    1396:	df 91       	pop	r29
    1398:	cf 91       	pop	r28
    139a:	1f 91       	pop	r17
    139c:	0f 91       	pop	r16
    139e:	08 95       	ret

000013a0 <vfprintf>:
    13a0:	2f 92       	push	r2
    13a2:	3f 92       	push	r3
    13a4:	4f 92       	push	r4
    13a6:	5f 92       	push	r5
    13a8:	6f 92       	push	r6
    13aa:	7f 92       	push	r7
    13ac:	8f 92       	push	r8
    13ae:	9f 92       	push	r9
    13b0:	af 92       	push	r10
    13b2:	bf 92       	push	r11
    13b4:	cf 92       	push	r12
    13b6:	df 92       	push	r13
    13b8:	ef 92       	push	r14
    13ba:	ff 92       	push	r15
    13bc:	0f 93       	push	r16
    13be:	1f 93       	push	r17
    13c0:	cf 93       	push	r28
    13c2:	df 93       	push	r29
    13c4:	cd b7       	in	r28, 0x3d	; 61
    13c6:	de b7       	in	r29, 0x3e	; 62
    13c8:	2c 97       	sbiw	r28, 0x0c	; 12
    13ca:	0f b6       	in	r0, 0x3f	; 63
    13cc:	f8 94       	cli
    13ce:	de bf       	out	0x3e, r29	; 62
    13d0:	0f be       	out	0x3f, r0	; 63
    13d2:	cd bf       	out	0x3d, r28	; 61
    13d4:	7c 01       	movw	r14, r24
    13d6:	6b 01       	movw	r12, r22
    13d8:	8a 01       	movw	r16, r20
    13da:	fc 01       	movw	r30, r24
    13dc:	17 82       	std	Z+7, r1	; 0x07
    13de:	16 82       	std	Z+6, r1	; 0x06
    13e0:	83 81       	ldd	r24, Z+3	; 0x03
    13e2:	81 ff       	sbrs	r24, 1
    13e4:	b0 c1       	rjmp	.+864    	; 0x1746 <vfprintf+0x3a6>
    13e6:	ce 01       	movw	r24, r28
    13e8:	01 96       	adiw	r24, 0x01	; 1
    13ea:	4c 01       	movw	r8, r24
    13ec:	f7 01       	movw	r30, r14
    13ee:	93 81       	ldd	r25, Z+3	; 0x03
    13f0:	f6 01       	movw	r30, r12
    13f2:	93 fd       	sbrc	r25, 3
    13f4:	85 91       	lpm	r24, Z+
    13f6:	93 ff       	sbrs	r25, 3
    13f8:	81 91       	ld	r24, Z+
    13fa:	6f 01       	movw	r12, r30
    13fc:	88 23       	and	r24, r24
    13fe:	09 f4       	brne	.+2      	; 0x1402 <vfprintf+0x62>
    1400:	9e c1       	rjmp	.+828    	; 0x173e <vfprintf+0x39e>
    1402:	85 32       	cpi	r24, 0x25	; 37
    1404:	39 f4       	brne	.+14     	; 0x1414 <vfprintf+0x74>
    1406:	93 fd       	sbrc	r25, 3
    1408:	85 91       	lpm	r24, Z+
    140a:	93 ff       	sbrs	r25, 3
    140c:	81 91       	ld	r24, Z+
    140e:	6f 01       	movw	r12, r30
    1410:	85 32       	cpi	r24, 0x25	; 37
    1412:	21 f4       	brne	.+8      	; 0x141c <vfprintf+0x7c>
    1414:	b7 01       	movw	r22, r14
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	0f d3       	rcall	.+1566   	; 0x1a38 <fputc>
    141a:	e8 cf       	rjmp	.-48     	; 0x13ec <vfprintf+0x4c>
    141c:	51 2c       	mov	r5, r1
    141e:	31 2c       	mov	r3, r1
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	20 32       	cpi	r18, 0x20	; 32
    1424:	a0 f4       	brcc	.+40     	; 0x144e <vfprintf+0xae>
    1426:	8b 32       	cpi	r24, 0x2B	; 43
    1428:	69 f0       	breq	.+26     	; 0x1444 <vfprintf+0xa4>
    142a:	30 f4       	brcc	.+12     	; 0x1438 <vfprintf+0x98>
    142c:	80 32       	cpi	r24, 0x20	; 32
    142e:	59 f0       	breq	.+22     	; 0x1446 <vfprintf+0xa6>
    1430:	83 32       	cpi	r24, 0x23	; 35
    1432:	69 f4       	brne	.+26     	; 0x144e <vfprintf+0xae>
    1434:	20 61       	ori	r18, 0x10	; 16
    1436:	2c c0       	rjmp	.+88     	; 0x1490 <vfprintf+0xf0>
    1438:	8d 32       	cpi	r24, 0x2D	; 45
    143a:	39 f0       	breq	.+14     	; 0x144a <vfprintf+0xaa>
    143c:	80 33       	cpi	r24, 0x30	; 48
    143e:	39 f4       	brne	.+14     	; 0x144e <vfprintf+0xae>
    1440:	21 60       	ori	r18, 0x01	; 1
    1442:	26 c0       	rjmp	.+76     	; 0x1490 <vfprintf+0xf0>
    1444:	22 60       	ori	r18, 0x02	; 2
    1446:	24 60       	ori	r18, 0x04	; 4
    1448:	23 c0       	rjmp	.+70     	; 0x1490 <vfprintf+0xf0>
    144a:	28 60       	ori	r18, 0x08	; 8
    144c:	21 c0       	rjmp	.+66     	; 0x1490 <vfprintf+0xf0>
    144e:	27 fd       	sbrc	r18, 7
    1450:	27 c0       	rjmp	.+78     	; 0x14a0 <vfprintf+0x100>
    1452:	30 ed       	ldi	r19, 0xD0	; 208
    1454:	38 0f       	add	r19, r24
    1456:	3a 30       	cpi	r19, 0x0A	; 10
    1458:	78 f4       	brcc	.+30     	; 0x1478 <vfprintf+0xd8>
    145a:	26 ff       	sbrs	r18, 6
    145c:	06 c0       	rjmp	.+12     	; 0x146a <vfprintf+0xca>
    145e:	fa e0       	ldi	r31, 0x0A	; 10
    1460:	5f 9e       	mul	r5, r31
    1462:	30 0d       	add	r19, r0
    1464:	11 24       	eor	r1, r1
    1466:	53 2e       	mov	r5, r19
    1468:	13 c0       	rjmp	.+38     	; 0x1490 <vfprintf+0xf0>
    146a:	8a e0       	ldi	r24, 0x0A	; 10
    146c:	38 9e       	mul	r3, r24
    146e:	30 0d       	add	r19, r0
    1470:	11 24       	eor	r1, r1
    1472:	33 2e       	mov	r3, r19
    1474:	20 62       	ori	r18, 0x20	; 32
    1476:	0c c0       	rjmp	.+24     	; 0x1490 <vfprintf+0xf0>
    1478:	8e 32       	cpi	r24, 0x2E	; 46
    147a:	21 f4       	brne	.+8      	; 0x1484 <vfprintf+0xe4>
    147c:	26 fd       	sbrc	r18, 6
    147e:	5f c1       	rjmp	.+702    	; 0x173e <vfprintf+0x39e>
    1480:	20 64       	ori	r18, 0x40	; 64
    1482:	06 c0       	rjmp	.+12     	; 0x1490 <vfprintf+0xf0>
    1484:	8c 36       	cpi	r24, 0x6C	; 108
    1486:	11 f4       	brne	.+4      	; 0x148c <vfprintf+0xec>
    1488:	20 68       	ori	r18, 0x80	; 128
    148a:	02 c0       	rjmp	.+4      	; 0x1490 <vfprintf+0xf0>
    148c:	88 36       	cpi	r24, 0x68	; 104
    148e:	41 f4       	brne	.+16     	; 0x14a0 <vfprintf+0x100>
    1490:	f6 01       	movw	r30, r12
    1492:	93 fd       	sbrc	r25, 3
    1494:	85 91       	lpm	r24, Z+
    1496:	93 ff       	sbrs	r25, 3
    1498:	81 91       	ld	r24, Z+
    149a:	6f 01       	movw	r12, r30
    149c:	81 11       	cpse	r24, r1
    149e:	c1 cf       	rjmp	.-126    	; 0x1422 <vfprintf+0x82>
    14a0:	98 2f       	mov	r25, r24
    14a2:	9f 7d       	andi	r25, 0xDF	; 223
    14a4:	95 54       	subi	r25, 0x45	; 69
    14a6:	93 30       	cpi	r25, 0x03	; 3
    14a8:	28 f4       	brcc	.+10     	; 0x14b4 <vfprintf+0x114>
    14aa:	0c 5f       	subi	r16, 0xFC	; 252
    14ac:	1f 4f       	sbci	r17, 0xFF	; 255
    14ae:	ff e3       	ldi	r31, 0x3F	; 63
    14b0:	f9 83       	std	Y+1, r31	; 0x01
    14b2:	0d c0       	rjmp	.+26     	; 0x14ce <vfprintf+0x12e>
    14b4:	83 36       	cpi	r24, 0x63	; 99
    14b6:	31 f0       	breq	.+12     	; 0x14c4 <vfprintf+0x124>
    14b8:	83 37       	cpi	r24, 0x73	; 115
    14ba:	71 f0       	breq	.+28     	; 0x14d8 <vfprintf+0x138>
    14bc:	83 35       	cpi	r24, 0x53	; 83
    14be:	09 f0       	breq	.+2      	; 0x14c2 <vfprintf+0x122>
    14c0:	57 c0       	rjmp	.+174    	; 0x1570 <vfprintf+0x1d0>
    14c2:	21 c0       	rjmp	.+66     	; 0x1506 <vfprintf+0x166>
    14c4:	f8 01       	movw	r30, r16
    14c6:	80 81       	ld	r24, Z
    14c8:	89 83       	std	Y+1, r24	; 0x01
    14ca:	0e 5f       	subi	r16, 0xFE	; 254
    14cc:	1f 4f       	sbci	r17, 0xFF	; 255
    14ce:	44 24       	eor	r4, r4
    14d0:	43 94       	inc	r4
    14d2:	51 2c       	mov	r5, r1
    14d4:	54 01       	movw	r10, r8
    14d6:	14 c0       	rjmp	.+40     	; 0x1500 <vfprintf+0x160>
    14d8:	38 01       	movw	r6, r16
    14da:	f2 e0       	ldi	r31, 0x02	; 2
    14dc:	6f 0e       	add	r6, r31
    14de:	71 1c       	adc	r7, r1
    14e0:	f8 01       	movw	r30, r16
    14e2:	a0 80       	ld	r10, Z
    14e4:	b1 80       	ldd	r11, Z+1	; 0x01
    14e6:	26 ff       	sbrs	r18, 6
    14e8:	03 c0       	rjmp	.+6      	; 0x14f0 <vfprintf+0x150>
    14ea:	65 2d       	mov	r22, r5
    14ec:	70 e0       	ldi	r23, 0x00	; 0
    14ee:	02 c0       	rjmp	.+4      	; 0x14f4 <vfprintf+0x154>
    14f0:	6f ef       	ldi	r22, 0xFF	; 255
    14f2:	7f ef       	ldi	r23, 0xFF	; 255
    14f4:	c5 01       	movw	r24, r10
    14f6:	2c 87       	std	Y+12, r18	; 0x0c
    14f8:	94 d2       	rcall	.+1320   	; 0x1a22 <strnlen>
    14fa:	2c 01       	movw	r4, r24
    14fc:	83 01       	movw	r16, r6
    14fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1500:	2f 77       	andi	r18, 0x7F	; 127
    1502:	22 2e       	mov	r2, r18
    1504:	16 c0       	rjmp	.+44     	; 0x1532 <vfprintf+0x192>
    1506:	38 01       	movw	r6, r16
    1508:	f2 e0       	ldi	r31, 0x02	; 2
    150a:	6f 0e       	add	r6, r31
    150c:	71 1c       	adc	r7, r1
    150e:	f8 01       	movw	r30, r16
    1510:	a0 80       	ld	r10, Z
    1512:	b1 80       	ldd	r11, Z+1	; 0x01
    1514:	26 ff       	sbrs	r18, 6
    1516:	03 c0       	rjmp	.+6      	; 0x151e <vfprintf+0x17e>
    1518:	65 2d       	mov	r22, r5
    151a:	70 e0       	ldi	r23, 0x00	; 0
    151c:	02 c0       	rjmp	.+4      	; 0x1522 <vfprintf+0x182>
    151e:	6f ef       	ldi	r22, 0xFF	; 255
    1520:	7f ef       	ldi	r23, 0xFF	; 255
    1522:	c5 01       	movw	r24, r10
    1524:	2c 87       	std	Y+12, r18	; 0x0c
    1526:	6b d2       	rcall	.+1238   	; 0x19fe <strnlen_P>
    1528:	2c 01       	movw	r4, r24
    152a:	2c 85       	ldd	r18, Y+12	; 0x0c
    152c:	20 68       	ori	r18, 0x80	; 128
    152e:	22 2e       	mov	r2, r18
    1530:	83 01       	movw	r16, r6
    1532:	23 fc       	sbrc	r2, 3
    1534:	19 c0       	rjmp	.+50     	; 0x1568 <vfprintf+0x1c8>
    1536:	83 2d       	mov	r24, r3
    1538:	90 e0       	ldi	r25, 0x00	; 0
    153a:	48 16       	cp	r4, r24
    153c:	59 06       	cpc	r5, r25
    153e:	a0 f4       	brcc	.+40     	; 0x1568 <vfprintf+0x1c8>
    1540:	b7 01       	movw	r22, r14
    1542:	80 e2       	ldi	r24, 0x20	; 32
    1544:	90 e0       	ldi	r25, 0x00	; 0
    1546:	78 d2       	rcall	.+1264   	; 0x1a38 <fputc>
    1548:	3a 94       	dec	r3
    154a:	f5 cf       	rjmp	.-22     	; 0x1536 <vfprintf+0x196>
    154c:	f5 01       	movw	r30, r10
    154e:	27 fc       	sbrc	r2, 7
    1550:	85 91       	lpm	r24, Z+
    1552:	27 fe       	sbrs	r2, 7
    1554:	81 91       	ld	r24, Z+
    1556:	5f 01       	movw	r10, r30
    1558:	b7 01       	movw	r22, r14
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	6d d2       	rcall	.+1242   	; 0x1a38 <fputc>
    155e:	31 10       	cpse	r3, r1
    1560:	3a 94       	dec	r3
    1562:	f1 e0       	ldi	r31, 0x01	; 1
    1564:	4f 1a       	sub	r4, r31
    1566:	51 08       	sbc	r5, r1
    1568:	41 14       	cp	r4, r1
    156a:	51 04       	cpc	r5, r1
    156c:	79 f7       	brne	.-34     	; 0x154c <vfprintf+0x1ac>
    156e:	de c0       	rjmp	.+444    	; 0x172c <vfprintf+0x38c>
    1570:	84 36       	cpi	r24, 0x64	; 100
    1572:	11 f0       	breq	.+4      	; 0x1578 <vfprintf+0x1d8>
    1574:	89 36       	cpi	r24, 0x69	; 105
    1576:	31 f5       	brne	.+76     	; 0x15c4 <vfprintf+0x224>
    1578:	f8 01       	movw	r30, r16
    157a:	27 ff       	sbrs	r18, 7
    157c:	07 c0       	rjmp	.+14     	; 0x158c <vfprintf+0x1ec>
    157e:	60 81       	ld	r22, Z
    1580:	71 81       	ldd	r23, Z+1	; 0x01
    1582:	82 81       	ldd	r24, Z+2	; 0x02
    1584:	93 81       	ldd	r25, Z+3	; 0x03
    1586:	0c 5f       	subi	r16, 0xFC	; 252
    1588:	1f 4f       	sbci	r17, 0xFF	; 255
    158a:	08 c0       	rjmp	.+16     	; 0x159c <vfprintf+0x1fc>
    158c:	60 81       	ld	r22, Z
    158e:	71 81       	ldd	r23, Z+1	; 0x01
    1590:	88 27       	eor	r24, r24
    1592:	77 fd       	sbrc	r23, 7
    1594:	80 95       	com	r24
    1596:	98 2f       	mov	r25, r24
    1598:	0e 5f       	subi	r16, 0xFE	; 254
    159a:	1f 4f       	sbci	r17, 0xFF	; 255
    159c:	2f 76       	andi	r18, 0x6F	; 111
    159e:	b2 2e       	mov	r11, r18
    15a0:	97 ff       	sbrs	r25, 7
    15a2:	09 c0       	rjmp	.+18     	; 0x15b6 <vfprintf+0x216>
    15a4:	90 95       	com	r25
    15a6:	80 95       	com	r24
    15a8:	70 95       	com	r23
    15aa:	61 95       	neg	r22
    15ac:	7f 4f       	sbci	r23, 0xFF	; 255
    15ae:	8f 4f       	sbci	r24, 0xFF	; 255
    15b0:	9f 4f       	sbci	r25, 0xFF	; 255
    15b2:	20 68       	ori	r18, 0x80	; 128
    15b4:	b2 2e       	mov	r11, r18
    15b6:	2a e0       	ldi	r18, 0x0A	; 10
    15b8:	30 e0       	ldi	r19, 0x00	; 0
    15ba:	a4 01       	movw	r20, r8
    15bc:	6f d2       	rcall	.+1246   	; 0x1a9c <__ultoa_invert>
    15be:	a8 2e       	mov	r10, r24
    15c0:	a8 18       	sub	r10, r8
    15c2:	43 c0       	rjmp	.+134    	; 0x164a <vfprintf+0x2aa>
    15c4:	85 37       	cpi	r24, 0x75	; 117
    15c6:	29 f4       	brne	.+10     	; 0x15d2 <vfprintf+0x232>
    15c8:	2f 7e       	andi	r18, 0xEF	; 239
    15ca:	b2 2e       	mov	r11, r18
    15cc:	2a e0       	ldi	r18, 0x0A	; 10
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	25 c0       	rjmp	.+74     	; 0x161c <vfprintf+0x27c>
    15d2:	f2 2f       	mov	r31, r18
    15d4:	f9 7f       	andi	r31, 0xF9	; 249
    15d6:	bf 2e       	mov	r11, r31
    15d8:	8f 36       	cpi	r24, 0x6F	; 111
    15da:	c1 f0       	breq	.+48     	; 0x160c <vfprintf+0x26c>
    15dc:	18 f4       	brcc	.+6      	; 0x15e4 <vfprintf+0x244>
    15de:	88 35       	cpi	r24, 0x58	; 88
    15e0:	79 f0       	breq	.+30     	; 0x1600 <vfprintf+0x260>
    15e2:	ad c0       	rjmp	.+346    	; 0x173e <vfprintf+0x39e>
    15e4:	80 37       	cpi	r24, 0x70	; 112
    15e6:	19 f0       	breq	.+6      	; 0x15ee <vfprintf+0x24e>
    15e8:	88 37       	cpi	r24, 0x78	; 120
    15ea:	21 f0       	breq	.+8      	; 0x15f4 <vfprintf+0x254>
    15ec:	a8 c0       	rjmp	.+336    	; 0x173e <vfprintf+0x39e>
    15ee:	2f 2f       	mov	r18, r31
    15f0:	20 61       	ori	r18, 0x10	; 16
    15f2:	b2 2e       	mov	r11, r18
    15f4:	b4 fe       	sbrs	r11, 4
    15f6:	0d c0       	rjmp	.+26     	; 0x1612 <vfprintf+0x272>
    15f8:	8b 2d       	mov	r24, r11
    15fa:	84 60       	ori	r24, 0x04	; 4
    15fc:	b8 2e       	mov	r11, r24
    15fe:	09 c0       	rjmp	.+18     	; 0x1612 <vfprintf+0x272>
    1600:	24 ff       	sbrs	r18, 4
    1602:	0a c0       	rjmp	.+20     	; 0x1618 <vfprintf+0x278>
    1604:	9f 2f       	mov	r25, r31
    1606:	96 60       	ori	r25, 0x06	; 6
    1608:	b9 2e       	mov	r11, r25
    160a:	06 c0       	rjmp	.+12     	; 0x1618 <vfprintf+0x278>
    160c:	28 e0       	ldi	r18, 0x08	; 8
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	05 c0       	rjmp	.+10     	; 0x161c <vfprintf+0x27c>
    1612:	20 e1       	ldi	r18, 0x10	; 16
    1614:	30 e0       	ldi	r19, 0x00	; 0
    1616:	02 c0       	rjmp	.+4      	; 0x161c <vfprintf+0x27c>
    1618:	20 e1       	ldi	r18, 0x10	; 16
    161a:	32 e0       	ldi	r19, 0x02	; 2
    161c:	f8 01       	movw	r30, r16
    161e:	b7 fe       	sbrs	r11, 7
    1620:	07 c0       	rjmp	.+14     	; 0x1630 <vfprintf+0x290>
    1622:	60 81       	ld	r22, Z
    1624:	71 81       	ldd	r23, Z+1	; 0x01
    1626:	82 81       	ldd	r24, Z+2	; 0x02
    1628:	93 81       	ldd	r25, Z+3	; 0x03
    162a:	0c 5f       	subi	r16, 0xFC	; 252
    162c:	1f 4f       	sbci	r17, 0xFF	; 255
    162e:	06 c0       	rjmp	.+12     	; 0x163c <vfprintf+0x29c>
    1630:	60 81       	ld	r22, Z
    1632:	71 81       	ldd	r23, Z+1	; 0x01
    1634:	80 e0       	ldi	r24, 0x00	; 0
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	0e 5f       	subi	r16, 0xFE	; 254
    163a:	1f 4f       	sbci	r17, 0xFF	; 255
    163c:	a4 01       	movw	r20, r8
    163e:	2e d2       	rcall	.+1116   	; 0x1a9c <__ultoa_invert>
    1640:	a8 2e       	mov	r10, r24
    1642:	a8 18       	sub	r10, r8
    1644:	fb 2d       	mov	r31, r11
    1646:	ff 77       	andi	r31, 0x7F	; 127
    1648:	bf 2e       	mov	r11, r31
    164a:	b6 fe       	sbrs	r11, 6
    164c:	0b c0       	rjmp	.+22     	; 0x1664 <vfprintf+0x2c4>
    164e:	2b 2d       	mov	r18, r11
    1650:	2e 7f       	andi	r18, 0xFE	; 254
    1652:	a5 14       	cp	r10, r5
    1654:	50 f4       	brcc	.+20     	; 0x166a <vfprintf+0x2ca>
    1656:	b4 fe       	sbrs	r11, 4
    1658:	0a c0       	rjmp	.+20     	; 0x166e <vfprintf+0x2ce>
    165a:	b2 fc       	sbrc	r11, 2
    165c:	08 c0       	rjmp	.+16     	; 0x166e <vfprintf+0x2ce>
    165e:	2b 2d       	mov	r18, r11
    1660:	2e 7e       	andi	r18, 0xEE	; 238
    1662:	05 c0       	rjmp	.+10     	; 0x166e <vfprintf+0x2ce>
    1664:	7a 2c       	mov	r7, r10
    1666:	2b 2d       	mov	r18, r11
    1668:	03 c0       	rjmp	.+6      	; 0x1670 <vfprintf+0x2d0>
    166a:	7a 2c       	mov	r7, r10
    166c:	01 c0       	rjmp	.+2      	; 0x1670 <vfprintf+0x2d0>
    166e:	75 2c       	mov	r7, r5
    1670:	24 ff       	sbrs	r18, 4
    1672:	0d c0       	rjmp	.+26     	; 0x168e <vfprintf+0x2ee>
    1674:	fe 01       	movw	r30, r28
    1676:	ea 0d       	add	r30, r10
    1678:	f1 1d       	adc	r31, r1
    167a:	80 81       	ld	r24, Z
    167c:	80 33       	cpi	r24, 0x30	; 48
    167e:	11 f4       	brne	.+4      	; 0x1684 <vfprintf+0x2e4>
    1680:	29 7e       	andi	r18, 0xE9	; 233
    1682:	09 c0       	rjmp	.+18     	; 0x1696 <vfprintf+0x2f6>
    1684:	22 ff       	sbrs	r18, 2
    1686:	06 c0       	rjmp	.+12     	; 0x1694 <vfprintf+0x2f4>
    1688:	73 94       	inc	r7
    168a:	73 94       	inc	r7
    168c:	04 c0       	rjmp	.+8      	; 0x1696 <vfprintf+0x2f6>
    168e:	82 2f       	mov	r24, r18
    1690:	86 78       	andi	r24, 0x86	; 134
    1692:	09 f0       	breq	.+2      	; 0x1696 <vfprintf+0x2f6>
    1694:	73 94       	inc	r7
    1696:	23 fd       	sbrc	r18, 3
    1698:	12 c0       	rjmp	.+36     	; 0x16be <vfprintf+0x31e>
    169a:	20 ff       	sbrs	r18, 0
    169c:	06 c0       	rjmp	.+12     	; 0x16aa <vfprintf+0x30a>
    169e:	5a 2c       	mov	r5, r10
    16a0:	73 14       	cp	r7, r3
    16a2:	18 f4       	brcc	.+6      	; 0x16aa <vfprintf+0x30a>
    16a4:	53 0c       	add	r5, r3
    16a6:	57 18       	sub	r5, r7
    16a8:	73 2c       	mov	r7, r3
    16aa:	73 14       	cp	r7, r3
    16ac:	60 f4       	brcc	.+24     	; 0x16c6 <vfprintf+0x326>
    16ae:	b7 01       	movw	r22, r14
    16b0:	80 e2       	ldi	r24, 0x20	; 32
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	2c 87       	std	Y+12, r18	; 0x0c
    16b6:	c0 d1       	rcall	.+896    	; 0x1a38 <fputc>
    16b8:	73 94       	inc	r7
    16ba:	2c 85       	ldd	r18, Y+12	; 0x0c
    16bc:	f6 cf       	rjmp	.-20     	; 0x16aa <vfprintf+0x30a>
    16be:	73 14       	cp	r7, r3
    16c0:	10 f4       	brcc	.+4      	; 0x16c6 <vfprintf+0x326>
    16c2:	37 18       	sub	r3, r7
    16c4:	01 c0       	rjmp	.+2      	; 0x16c8 <vfprintf+0x328>
    16c6:	31 2c       	mov	r3, r1
    16c8:	24 ff       	sbrs	r18, 4
    16ca:	11 c0       	rjmp	.+34     	; 0x16ee <vfprintf+0x34e>
    16cc:	b7 01       	movw	r22, r14
    16ce:	80 e3       	ldi	r24, 0x30	; 48
    16d0:	90 e0       	ldi	r25, 0x00	; 0
    16d2:	2c 87       	std	Y+12, r18	; 0x0c
    16d4:	b1 d1       	rcall	.+866    	; 0x1a38 <fputc>
    16d6:	2c 85       	ldd	r18, Y+12	; 0x0c
    16d8:	22 ff       	sbrs	r18, 2
    16da:	16 c0       	rjmp	.+44     	; 0x1708 <vfprintf+0x368>
    16dc:	21 ff       	sbrs	r18, 1
    16de:	03 c0       	rjmp	.+6      	; 0x16e6 <vfprintf+0x346>
    16e0:	88 e5       	ldi	r24, 0x58	; 88
    16e2:	90 e0       	ldi	r25, 0x00	; 0
    16e4:	02 c0       	rjmp	.+4      	; 0x16ea <vfprintf+0x34a>
    16e6:	88 e7       	ldi	r24, 0x78	; 120
    16e8:	90 e0       	ldi	r25, 0x00	; 0
    16ea:	b7 01       	movw	r22, r14
    16ec:	0c c0       	rjmp	.+24     	; 0x1706 <vfprintf+0x366>
    16ee:	82 2f       	mov	r24, r18
    16f0:	86 78       	andi	r24, 0x86	; 134
    16f2:	51 f0       	breq	.+20     	; 0x1708 <vfprintf+0x368>
    16f4:	21 fd       	sbrc	r18, 1
    16f6:	02 c0       	rjmp	.+4      	; 0x16fc <vfprintf+0x35c>
    16f8:	80 e2       	ldi	r24, 0x20	; 32
    16fa:	01 c0       	rjmp	.+2      	; 0x16fe <vfprintf+0x35e>
    16fc:	8b e2       	ldi	r24, 0x2B	; 43
    16fe:	27 fd       	sbrc	r18, 7
    1700:	8d e2       	ldi	r24, 0x2D	; 45
    1702:	b7 01       	movw	r22, r14
    1704:	90 e0       	ldi	r25, 0x00	; 0
    1706:	98 d1       	rcall	.+816    	; 0x1a38 <fputc>
    1708:	a5 14       	cp	r10, r5
    170a:	30 f4       	brcc	.+12     	; 0x1718 <vfprintf+0x378>
    170c:	b7 01       	movw	r22, r14
    170e:	80 e3       	ldi	r24, 0x30	; 48
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	92 d1       	rcall	.+804    	; 0x1a38 <fputc>
    1714:	5a 94       	dec	r5
    1716:	f8 cf       	rjmp	.-16     	; 0x1708 <vfprintf+0x368>
    1718:	aa 94       	dec	r10
    171a:	f4 01       	movw	r30, r8
    171c:	ea 0d       	add	r30, r10
    171e:	f1 1d       	adc	r31, r1
    1720:	80 81       	ld	r24, Z
    1722:	b7 01       	movw	r22, r14
    1724:	90 e0       	ldi	r25, 0x00	; 0
    1726:	88 d1       	rcall	.+784    	; 0x1a38 <fputc>
    1728:	a1 10       	cpse	r10, r1
    172a:	f6 cf       	rjmp	.-20     	; 0x1718 <vfprintf+0x378>
    172c:	33 20       	and	r3, r3
    172e:	09 f4       	brne	.+2      	; 0x1732 <vfprintf+0x392>
    1730:	5d ce       	rjmp	.-838    	; 0x13ec <vfprintf+0x4c>
    1732:	b7 01       	movw	r22, r14
    1734:	80 e2       	ldi	r24, 0x20	; 32
    1736:	90 e0       	ldi	r25, 0x00	; 0
    1738:	7f d1       	rcall	.+766    	; 0x1a38 <fputc>
    173a:	3a 94       	dec	r3
    173c:	f7 cf       	rjmp	.-18     	; 0x172c <vfprintf+0x38c>
    173e:	f7 01       	movw	r30, r14
    1740:	86 81       	ldd	r24, Z+6	; 0x06
    1742:	97 81       	ldd	r25, Z+7	; 0x07
    1744:	02 c0       	rjmp	.+4      	; 0x174a <vfprintf+0x3aa>
    1746:	8f ef       	ldi	r24, 0xFF	; 255
    1748:	9f ef       	ldi	r25, 0xFF	; 255
    174a:	2c 96       	adiw	r28, 0x0c	; 12
    174c:	0f b6       	in	r0, 0x3f	; 63
    174e:	f8 94       	cli
    1750:	de bf       	out	0x3e, r29	; 62
    1752:	0f be       	out	0x3f, r0	; 63
    1754:	cd bf       	out	0x3d, r28	; 61
    1756:	df 91       	pop	r29
    1758:	cf 91       	pop	r28
    175a:	1f 91       	pop	r17
    175c:	0f 91       	pop	r16
    175e:	ff 90       	pop	r15
    1760:	ef 90       	pop	r14
    1762:	df 90       	pop	r13
    1764:	cf 90       	pop	r12
    1766:	bf 90       	pop	r11
    1768:	af 90       	pop	r10
    176a:	9f 90       	pop	r9
    176c:	8f 90       	pop	r8
    176e:	7f 90       	pop	r7
    1770:	6f 90       	pop	r6
    1772:	5f 90       	pop	r5
    1774:	4f 90       	pop	r4
    1776:	3f 90       	pop	r3
    1778:	2f 90       	pop	r2
    177a:	08 95       	ret

0000177c <calloc>:
    177c:	0f 93       	push	r16
    177e:	1f 93       	push	r17
    1780:	cf 93       	push	r28
    1782:	df 93       	push	r29
    1784:	86 9f       	mul	r24, r22
    1786:	80 01       	movw	r16, r0
    1788:	87 9f       	mul	r24, r23
    178a:	10 0d       	add	r17, r0
    178c:	96 9f       	mul	r25, r22
    178e:	10 0d       	add	r17, r0
    1790:	11 24       	eor	r1, r1
    1792:	c8 01       	movw	r24, r16
    1794:	0d d0       	rcall	.+26     	; 0x17b0 <malloc>
    1796:	ec 01       	movw	r28, r24
    1798:	00 97       	sbiw	r24, 0x00	; 0
    179a:	21 f0       	breq	.+8      	; 0x17a4 <calloc+0x28>
    179c:	a8 01       	movw	r20, r16
    179e:	60 e0       	ldi	r22, 0x00	; 0
    17a0:	70 e0       	ldi	r23, 0x00	; 0
    17a2:	38 d1       	rcall	.+624    	; 0x1a14 <memset>
    17a4:	ce 01       	movw	r24, r28
    17a6:	df 91       	pop	r29
    17a8:	cf 91       	pop	r28
    17aa:	1f 91       	pop	r17
    17ac:	0f 91       	pop	r16
    17ae:	08 95       	ret

000017b0 <malloc>:
    17b0:	cf 93       	push	r28
    17b2:	df 93       	push	r29
    17b4:	82 30       	cpi	r24, 0x02	; 2
    17b6:	91 05       	cpc	r25, r1
    17b8:	10 f4       	brcc	.+4      	; 0x17be <malloc+0xe>
    17ba:	82 e0       	ldi	r24, 0x02	; 2
    17bc:	90 e0       	ldi	r25, 0x00	; 0
    17be:	e0 91 79 03 	lds	r30, 0x0379
    17c2:	f0 91 7a 03 	lds	r31, 0x037A
    17c6:	20 e0       	ldi	r18, 0x00	; 0
    17c8:	30 e0       	ldi	r19, 0x00	; 0
    17ca:	a0 e0       	ldi	r26, 0x00	; 0
    17cc:	b0 e0       	ldi	r27, 0x00	; 0
    17ce:	30 97       	sbiw	r30, 0x00	; 0
    17d0:	39 f1       	breq	.+78     	; 0x1820 <malloc+0x70>
    17d2:	40 81       	ld	r20, Z
    17d4:	51 81       	ldd	r21, Z+1	; 0x01
    17d6:	48 17       	cp	r20, r24
    17d8:	59 07       	cpc	r21, r25
    17da:	b8 f0       	brcs	.+46     	; 0x180a <malloc+0x5a>
    17dc:	48 17       	cp	r20, r24
    17de:	59 07       	cpc	r21, r25
    17e0:	71 f4       	brne	.+28     	; 0x17fe <malloc+0x4e>
    17e2:	82 81       	ldd	r24, Z+2	; 0x02
    17e4:	93 81       	ldd	r25, Z+3	; 0x03
    17e6:	10 97       	sbiw	r26, 0x00	; 0
    17e8:	29 f0       	breq	.+10     	; 0x17f4 <malloc+0x44>
    17ea:	13 96       	adiw	r26, 0x03	; 3
    17ec:	9c 93       	st	X, r25
    17ee:	8e 93       	st	-X, r24
    17f0:	12 97       	sbiw	r26, 0x02	; 2
    17f2:	2c c0       	rjmp	.+88     	; 0x184c <malloc+0x9c>
    17f4:	90 93 7a 03 	sts	0x037A, r25
    17f8:	80 93 79 03 	sts	0x0379, r24
    17fc:	27 c0       	rjmp	.+78     	; 0x184c <malloc+0x9c>
    17fe:	21 15       	cp	r18, r1
    1800:	31 05       	cpc	r19, r1
    1802:	31 f0       	breq	.+12     	; 0x1810 <malloc+0x60>
    1804:	42 17       	cp	r20, r18
    1806:	53 07       	cpc	r21, r19
    1808:	18 f0       	brcs	.+6      	; 0x1810 <malloc+0x60>
    180a:	a9 01       	movw	r20, r18
    180c:	db 01       	movw	r26, r22
    180e:	01 c0       	rjmp	.+2      	; 0x1812 <malloc+0x62>
    1810:	ef 01       	movw	r28, r30
    1812:	9a 01       	movw	r18, r20
    1814:	bd 01       	movw	r22, r26
    1816:	df 01       	movw	r26, r30
    1818:	02 80       	ldd	r0, Z+2	; 0x02
    181a:	f3 81       	ldd	r31, Z+3	; 0x03
    181c:	e0 2d       	mov	r30, r0
    181e:	d7 cf       	rjmp	.-82     	; 0x17ce <malloc+0x1e>
    1820:	21 15       	cp	r18, r1
    1822:	31 05       	cpc	r19, r1
    1824:	f9 f0       	breq	.+62     	; 0x1864 <malloc+0xb4>
    1826:	28 1b       	sub	r18, r24
    1828:	39 0b       	sbc	r19, r25
    182a:	24 30       	cpi	r18, 0x04	; 4
    182c:	31 05       	cpc	r19, r1
    182e:	80 f4       	brcc	.+32     	; 0x1850 <malloc+0xa0>
    1830:	8a 81       	ldd	r24, Y+2	; 0x02
    1832:	9b 81       	ldd	r25, Y+3	; 0x03
    1834:	61 15       	cp	r22, r1
    1836:	71 05       	cpc	r23, r1
    1838:	21 f0       	breq	.+8      	; 0x1842 <malloc+0x92>
    183a:	fb 01       	movw	r30, r22
    183c:	93 83       	std	Z+3, r25	; 0x03
    183e:	82 83       	std	Z+2, r24	; 0x02
    1840:	04 c0       	rjmp	.+8      	; 0x184a <malloc+0x9a>
    1842:	90 93 7a 03 	sts	0x037A, r25
    1846:	80 93 79 03 	sts	0x0379, r24
    184a:	fe 01       	movw	r30, r28
    184c:	32 96       	adiw	r30, 0x02	; 2
    184e:	44 c0       	rjmp	.+136    	; 0x18d8 <malloc+0x128>
    1850:	fe 01       	movw	r30, r28
    1852:	e2 0f       	add	r30, r18
    1854:	f3 1f       	adc	r31, r19
    1856:	81 93       	st	Z+, r24
    1858:	91 93       	st	Z+, r25
    185a:	22 50       	subi	r18, 0x02	; 2
    185c:	31 09       	sbc	r19, r1
    185e:	39 83       	std	Y+1, r19	; 0x01
    1860:	28 83       	st	Y, r18
    1862:	3a c0       	rjmp	.+116    	; 0x18d8 <malloc+0x128>
    1864:	20 91 77 03 	lds	r18, 0x0377
    1868:	30 91 78 03 	lds	r19, 0x0378
    186c:	23 2b       	or	r18, r19
    186e:	41 f4       	brne	.+16     	; 0x1880 <malloc+0xd0>
    1870:	20 91 02 02 	lds	r18, 0x0202
    1874:	30 91 03 02 	lds	r19, 0x0203
    1878:	30 93 78 03 	sts	0x0378, r19
    187c:	20 93 77 03 	sts	0x0377, r18
    1880:	20 91 00 02 	lds	r18, 0x0200
    1884:	30 91 01 02 	lds	r19, 0x0201
    1888:	21 15       	cp	r18, r1
    188a:	31 05       	cpc	r19, r1
    188c:	41 f4       	brne	.+16     	; 0x189e <malloc+0xee>
    188e:	2d b7       	in	r18, 0x3d	; 61
    1890:	3e b7       	in	r19, 0x3e	; 62
    1892:	40 91 04 02 	lds	r20, 0x0204
    1896:	50 91 05 02 	lds	r21, 0x0205
    189a:	24 1b       	sub	r18, r20
    189c:	35 0b       	sbc	r19, r21
    189e:	e0 91 77 03 	lds	r30, 0x0377
    18a2:	f0 91 78 03 	lds	r31, 0x0378
    18a6:	e2 17       	cp	r30, r18
    18a8:	f3 07       	cpc	r31, r19
    18aa:	a0 f4       	brcc	.+40     	; 0x18d4 <malloc+0x124>
    18ac:	2e 1b       	sub	r18, r30
    18ae:	3f 0b       	sbc	r19, r31
    18b0:	28 17       	cp	r18, r24
    18b2:	39 07       	cpc	r19, r25
    18b4:	78 f0       	brcs	.+30     	; 0x18d4 <malloc+0x124>
    18b6:	ac 01       	movw	r20, r24
    18b8:	4e 5f       	subi	r20, 0xFE	; 254
    18ba:	5f 4f       	sbci	r21, 0xFF	; 255
    18bc:	24 17       	cp	r18, r20
    18be:	35 07       	cpc	r19, r21
    18c0:	48 f0       	brcs	.+18     	; 0x18d4 <malloc+0x124>
    18c2:	4e 0f       	add	r20, r30
    18c4:	5f 1f       	adc	r21, r31
    18c6:	50 93 78 03 	sts	0x0378, r21
    18ca:	40 93 77 03 	sts	0x0377, r20
    18ce:	81 93       	st	Z+, r24
    18d0:	91 93       	st	Z+, r25
    18d2:	02 c0       	rjmp	.+4      	; 0x18d8 <malloc+0x128>
    18d4:	e0 e0       	ldi	r30, 0x00	; 0
    18d6:	f0 e0       	ldi	r31, 0x00	; 0
    18d8:	cf 01       	movw	r24, r30
    18da:	df 91       	pop	r29
    18dc:	cf 91       	pop	r28
    18de:	08 95       	ret

000018e0 <free>:
    18e0:	cf 93       	push	r28
    18e2:	df 93       	push	r29
    18e4:	00 97       	sbiw	r24, 0x00	; 0
    18e6:	09 f4       	brne	.+2      	; 0x18ea <free+0xa>
    18e8:	87 c0       	rjmp	.+270    	; 0x19f8 <free+0x118>
    18ea:	fc 01       	movw	r30, r24
    18ec:	32 97       	sbiw	r30, 0x02	; 2
    18ee:	13 82       	std	Z+3, r1	; 0x03
    18f0:	12 82       	std	Z+2, r1	; 0x02
    18f2:	c0 91 79 03 	lds	r28, 0x0379
    18f6:	d0 91 7a 03 	lds	r29, 0x037A
    18fa:	20 97       	sbiw	r28, 0x00	; 0
    18fc:	81 f4       	brne	.+32     	; 0x191e <free+0x3e>
    18fe:	20 81       	ld	r18, Z
    1900:	31 81       	ldd	r19, Z+1	; 0x01
    1902:	28 0f       	add	r18, r24
    1904:	39 1f       	adc	r19, r25
    1906:	80 91 77 03 	lds	r24, 0x0377
    190a:	90 91 78 03 	lds	r25, 0x0378
    190e:	82 17       	cp	r24, r18
    1910:	93 07       	cpc	r25, r19
    1912:	79 f5       	brne	.+94     	; 0x1972 <free+0x92>
    1914:	f0 93 78 03 	sts	0x0378, r31
    1918:	e0 93 77 03 	sts	0x0377, r30
    191c:	6d c0       	rjmp	.+218    	; 0x19f8 <free+0x118>
    191e:	de 01       	movw	r26, r28
    1920:	20 e0       	ldi	r18, 0x00	; 0
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	ae 17       	cp	r26, r30
    1926:	bf 07       	cpc	r27, r31
    1928:	50 f4       	brcc	.+20     	; 0x193e <free+0x5e>
    192a:	12 96       	adiw	r26, 0x02	; 2
    192c:	4d 91       	ld	r20, X+
    192e:	5c 91       	ld	r21, X
    1930:	13 97       	sbiw	r26, 0x03	; 3
    1932:	9d 01       	movw	r18, r26
    1934:	41 15       	cp	r20, r1
    1936:	51 05       	cpc	r21, r1
    1938:	09 f1       	breq	.+66     	; 0x197c <free+0x9c>
    193a:	da 01       	movw	r26, r20
    193c:	f3 cf       	rjmp	.-26     	; 0x1924 <free+0x44>
    193e:	b3 83       	std	Z+3, r27	; 0x03
    1940:	a2 83       	std	Z+2, r26	; 0x02
    1942:	40 81       	ld	r20, Z
    1944:	51 81       	ldd	r21, Z+1	; 0x01
    1946:	84 0f       	add	r24, r20
    1948:	95 1f       	adc	r25, r21
    194a:	8a 17       	cp	r24, r26
    194c:	9b 07       	cpc	r25, r27
    194e:	71 f4       	brne	.+28     	; 0x196c <free+0x8c>
    1950:	8d 91       	ld	r24, X+
    1952:	9c 91       	ld	r25, X
    1954:	11 97       	sbiw	r26, 0x01	; 1
    1956:	84 0f       	add	r24, r20
    1958:	95 1f       	adc	r25, r21
    195a:	02 96       	adiw	r24, 0x02	; 2
    195c:	91 83       	std	Z+1, r25	; 0x01
    195e:	80 83       	st	Z, r24
    1960:	12 96       	adiw	r26, 0x02	; 2
    1962:	8d 91       	ld	r24, X+
    1964:	9c 91       	ld	r25, X
    1966:	13 97       	sbiw	r26, 0x03	; 3
    1968:	93 83       	std	Z+3, r25	; 0x03
    196a:	82 83       	std	Z+2, r24	; 0x02
    196c:	21 15       	cp	r18, r1
    196e:	31 05       	cpc	r19, r1
    1970:	29 f4       	brne	.+10     	; 0x197c <free+0x9c>
    1972:	f0 93 7a 03 	sts	0x037A, r31
    1976:	e0 93 79 03 	sts	0x0379, r30
    197a:	3e c0       	rjmp	.+124    	; 0x19f8 <free+0x118>
    197c:	d9 01       	movw	r26, r18
    197e:	13 96       	adiw	r26, 0x03	; 3
    1980:	fc 93       	st	X, r31
    1982:	ee 93       	st	-X, r30
    1984:	12 97       	sbiw	r26, 0x02	; 2
    1986:	4d 91       	ld	r20, X+
    1988:	5d 91       	ld	r21, X+
    198a:	a4 0f       	add	r26, r20
    198c:	b5 1f       	adc	r27, r21
    198e:	ea 17       	cp	r30, r26
    1990:	fb 07       	cpc	r31, r27
    1992:	79 f4       	brne	.+30     	; 0x19b2 <free+0xd2>
    1994:	80 81       	ld	r24, Z
    1996:	91 81       	ldd	r25, Z+1	; 0x01
    1998:	84 0f       	add	r24, r20
    199a:	95 1f       	adc	r25, r21
    199c:	02 96       	adiw	r24, 0x02	; 2
    199e:	d9 01       	movw	r26, r18
    19a0:	11 96       	adiw	r26, 0x01	; 1
    19a2:	9c 93       	st	X, r25
    19a4:	8e 93       	st	-X, r24
    19a6:	82 81       	ldd	r24, Z+2	; 0x02
    19a8:	93 81       	ldd	r25, Z+3	; 0x03
    19aa:	13 96       	adiw	r26, 0x03	; 3
    19ac:	9c 93       	st	X, r25
    19ae:	8e 93       	st	-X, r24
    19b0:	12 97       	sbiw	r26, 0x02	; 2
    19b2:	e0 e0       	ldi	r30, 0x00	; 0
    19b4:	f0 e0       	ldi	r31, 0x00	; 0
    19b6:	8a 81       	ldd	r24, Y+2	; 0x02
    19b8:	9b 81       	ldd	r25, Y+3	; 0x03
    19ba:	00 97       	sbiw	r24, 0x00	; 0
    19bc:	19 f0       	breq	.+6      	; 0x19c4 <free+0xe4>
    19be:	fe 01       	movw	r30, r28
    19c0:	ec 01       	movw	r28, r24
    19c2:	f9 cf       	rjmp	.-14     	; 0x19b6 <free+0xd6>
    19c4:	ce 01       	movw	r24, r28
    19c6:	02 96       	adiw	r24, 0x02	; 2
    19c8:	28 81       	ld	r18, Y
    19ca:	39 81       	ldd	r19, Y+1	; 0x01
    19cc:	82 0f       	add	r24, r18
    19ce:	93 1f       	adc	r25, r19
    19d0:	20 91 77 03 	lds	r18, 0x0377
    19d4:	30 91 78 03 	lds	r19, 0x0378
    19d8:	28 17       	cp	r18, r24
    19da:	39 07       	cpc	r19, r25
    19dc:	69 f4       	brne	.+26     	; 0x19f8 <free+0x118>
    19de:	30 97       	sbiw	r30, 0x00	; 0
    19e0:	29 f4       	brne	.+10     	; 0x19ec <free+0x10c>
    19e2:	10 92 7a 03 	sts	0x037A, r1
    19e6:	10 92 79 03 	sts	0x0379, r1
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <free+0x110>
    19ec:	13 82       	std	Z+3, r1	; 0x03
    19ee:	12 82       	std	Z+2, r1	; 0x02
    19f0:	d0 93 78 03 	sts	0x0378, r29
    19f4:	c0 93 77 03 	sts	0x0377, r28
    19f8:	df 91       	pop	r29
    19fa:	cf 91       	pop	r28
    19fc:	08 95       	ret

000019fe <strnlen_P>:
    19fe:	fc 01       	movw	r30, r24
    1a00:	05 90       	lpm	r0, Z+
    1a02:	61 50       	subi	r22, 0x01	; 1
    1a04:	70 40       	sbci	r23, 0x00	; 0
    1a06:	01 10       	cpse	r0, r1
    1a08:	d8 f7       	brcc	.-10     	; 0x1a00 <strnlen_P+0x2>
    1a0a:	80 95       	com	r24
    1a0c:	90 95       	com	r25
    1a0e:	8e 0f       	add	r24, r30
    1a10:	9f 1f       	adc	r25, r31
    1a12:	08 95       	ret

00001a14 <memset>:
    1a14:	dc 01       	movw	r26, r24
    1a16:	01 c0       	rjmp	.+2      	; 0x1a1a <memset+0x6>
    1a18:	6d 93       	st	X+, r22
    1a1a:	41 50       	subi	r20, 0x01	; 1
    1a1c:	50 40       	sbci	r21, 0x00	; 0
    1a1e:	e0 f7       	brcc	.-8      	; 0x1a18 <memset+0x4>
    1a20:	08 95       	ret

00001a22 <strnlen>:
    1a22:	fc 01       	movw	r30, r24
    1a24:	61 50       	subi	r22, 0x01	; 1
    1a26:	70 40       	sbci	r23, 0x00	; 0
    1a28:	01 90       	ld	r0, Z+
    1a2a:	01 10       	cpse	r0, r1
    1a2c:	d8 f7       	brcc	.-10     	; 0x1a24 <strnlen+0x2>
    1a2e:	80 95       	com	r24
    1a30:	90 95       	com	r25
    1a32:	8e 0f       	add	r24, r30
    1a34:	9f 1f       	adc	r25, r31
    1a36:	08 95       	ret

00001a38 <fputc>:
    1a38:	0f 93       	push	r16
    1a3a:	1f 93       	push	r17
    1a3c:	cf 93       	push	r28
    1a3e:	df 93       	push	r29
    1a40:	18 2f       	mov	r17, r24
    1a42:	09 2f       	mov	r16, r25
    1a44:	eb 01       	movw	r28, r22
    1a46:	8b 81       	ldd	r24, Y+3	; 0x03
    1a48:	81 fd       	sbrc	r24, 1
    1a4a:	03 c0       	rjmp	.+6      	; 0x1a52 <fputc+0x1a>
    1a4c:	8f ef       	ldi	r24, 0xFF	; 255
    1a4e:	9f ef       	ldi	r25, 0xFF	; 255
    1a50:	20 c0       	rjmp	.+64     	; 0x1a92 <fputc+0x5a>
    1a52:	82 ff       	sbrs	r24, 2
    1a54:	10 c0       	rjmp	.+32     	; 0x1a76 <fputc+0x3e>
    1a56:	4e 81       	ldd	r20, Y+6	; 0x06
    1a58:	5f 81       	ldd	r21, Y+7	; 0x07
    1a5a:	2c 81       	ldd	r18, Y+4	; 0x04
    1a5c:	3d 81       	ldd	r19, Y+5	; 0x05
    1a5e:	42 17       	cp	r20, r18
    1a60:	53 07       	cpc	r21, r19
    1a62:	7c f4       	brge	.+30     	; 0x1a82 <fputc+0x4a>
    1a64:	e8 81       	ld	r30, Y
    1a66:	f9 81       	ldd	r31, Y+1	; 0x01
    1a68:	9f 01       	movw	r18, r30
    1a6a:	2f 5f       	subi	r18, 0xFF	; 255
    1a6c:	3f 4f       	sbci	r19, 0xFF	; 255
    1a6e:	39 83       	std	Y+1, r19	; 0x01
    1a70:	28 83       	st	Y, r18
    1a72:	10 83       	st	Z, r17
    1a74:	06 c0       	rjmp	.+12     	; 0x1a82 <fputc+0x4a>
    1a76:	e8 85       	ldd	r30, Y+8	; 0x08
    1a78:	f9 85       	ldd	r31, Y+9	; 0x09
    1a7a:	81 2f       	mov	r24, r17
    1a7c:	19 95       	eicall
    1a7e:	89 2b       	or	r24, r25
    1a80:	29 f7       	brne	.-54     	; 0x1a4c <fputc+0x14>
    1a82:	2e 81       	ldd	r18, Y+6	; 0x06
    1a84:	3f 81       	ldd	r19, Y+7	; 0x07
    1a86:	2f 5f       	subi	r18, 0xFF	; 255
    1a88:	3f 4f       	sbci	r19, 0xFF	; 255
    1a8a:	3f 83       	std	Y+7, r19	; 0x07
    1a8c:	2e 83       	std	Y+6, r18	; 0x06
    1a8e:	81 2f       	mov	r24, r17
    1a90:	90 2f       	mov	r25, r16
    1a92:	df 91       	pop	r29
    1a94:	cf 91       	pop	r28
    1a96:	1f 91       	pop	r17
    1a98:	0f 91       	pop	r16
    1a9a:	08 95       	ret

00001a9c <__ultoa_invert>:
    1a9c:	fa 01       	movw	r30, r20
    1a9e:	aa 27       	eor	r26, r26
    1aa0:	28 30       	cpi	r18, 0x08	; 8
    1aa2:	51 f1       	breq	.+84     	; 0x1af8 <__ultoa_invert+0x5c>
    1aa4:	20 31       	cpi	r18, 0x10	; 16
    1aa6:	81 f1       	breq	.+96     	; 0x1b08 <__ultoa_invert+0x6c>
    1aa8:	e8 94       	clt
    1aaa:	6f 93       	push	r22
    1aac:	6e 7f       	andi	r22, 0xFE	; 254
    1aae:	6e 5f       	subi	r22, 0xFE	; 254
    1ab0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ab2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ab4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ab6:	af 4f       	sbci	r26, 0xFF	; 255
    1ab8:	b1 e0       	ldi	r27, 0x01	; 1
    1aba:	3e d0       	rcall	.+124    	; 0x1b38 <__ultoa_invert+0x9c>
    1abc:	b4 e0       	ldi	r27, 0x04	; 4
    1abe:	3c d0       	rcall	.+120    	; 0x1b38 <__ultoa_invert+0x9c>
    1ac0:	67 0f       	add	r22, r23
    1ac2:	78 1f       	adc	r23, r24
    1ac4:	89 1f       	adc	r24, r25
    1ac6:	9a 1f       	adc	r25, r26
    1ac8:	a1 1d       	adc	r26, r1
    1aca:	68 0f       	add	r22, r24
    1acc:	79 1f       	adc	r23, r25
    1ace:	8a 1f       	adc	r24, r26
    1ad0:	91 1d       	adc	r25, r1
    1ad2:	a1 1d       	adc	r26, r1
    1ad4:	6a 0f       	add	r22, r26
    1ad6:	71 1d       	adc	r23, r1
    1ad8:	81 1d       	adc	r24, r1
    1ada:	91 1d       	adc	r25, r1
    1adc:	a1 1d       	adc	r26, r1
    1ade:	20 d0       	rcall	.+64     	; 0x1b20 <__ultoa_invert+0x84>
    1ae0:	09 f4       	brne	.+2      	; 0x1ae4 <__ultoa_invert+0x48>
    1ae2:	68 94       	set
    1ae4:	3f 91       	pop	r19
    1ae6:	2a e0       	ldi	r18, 0x0A	; 10
    1ae8:	26 9f       	mul	r18, r22
    1aea:	11 24       	eor	r1, r1
    1aec:	30 19       	sub	r19, r0
    1aee:	30 5d       	subi	r19, 0xD0	; 208
    1af0:	31 93       	st	Z+, r19
    1af2:	de f6       	brtc	.-74     	; 0x1aaa <__ultoa_invert+0xe>
    1af4:	cf 01       	movw	r24, r30
    1af6:	08 95       	ret
    1af8:	46 2f       	mov	r20, r22
    1afa:	47 70       	andi	r20, 0x07	; 7
    1afc:	40 5d       	subi	r20, 0xD0	; 208
    1afe:	41 93       	st	Z+, r20
    1b00:	b3 e0       	ldi	r27, 0x03	; 3
    1b02:	0f d0       	rcall	.+30     	; 0x1b22 <__ultoa_invert+0x86>
    1b04:	c9 f7       	brne	.-14     	; 0x1af8 <__ultoa_invert+0x5c>
    1b06:	f6 cf       	rjmp	.-20     	; 0x1af4 <__ultoa_invert+0x58>
    1b08:	46 2f       	mov	r20, r22
    1b0a:	4f 70       	andi	r20, 0x0F	; 15
    1b0c:	40 5d       	subi	r20, 0xD0	; 208
    1b0e:	4a 33       	cpi	r20, 0x3A	; 58
    1b10:	18 f0       	brcs	.+6      	; 0x1b18 <__ultoa_invert+0x7c>
    1b12:	49 5d       	subi	r20, 0xD9	; 217
    1b14:	31 fd       	sbrc	r19, 1
    1b16:	40 52       	subi	r20, 0x20	; 32
    1b18:	41 93       	st	Z+, r20
    1b1a:	02 d0       	rcall	.+4      	; 0x1b20 <__ultoa_invert+0x84>
    1b1c:	a9 f7       	brne	.-22     	; 0x1b08 <__ultoa_invert+0x6c>
    1b1e:	ea cf       	rjmp	.-44     	; 0x1af4 <__ultoa_invert+0x58>
    1b20:	b4 e0       	ldi	r27, 0x04	; 4
    1b22:	a6 95       	lsr	r26
    1b24:	97 95       	ror	r25
    1b26:	87 95       	ror	r24
    1b28:	77 95       	ror	r23
    1b2a:	67 95       	ror	r22
    1b2c:	ba 95       	dec	r27
    1b2e:	c9 f7       	brne	.-14     	; 0x1b22 <__ultoa_invert+0x86>
    1b30:	00 97       	sbiw	r24, 0x00	; 0
    1b32:	61 05       	cpc	r22, r1
    1b34:	71 05       	cpc	r23, r1
    1b36:	08 95       	ret
    1b38:	9b 01       	movw	r18, r22
    1b3a:	ac 01       	movw	r20, r24
    1b3c:	0a 2e       	mov	r0, r26
    1b3e:	06 94       	lsr	r0
    1b40:	57 95       	ror	r21
    1b42:	47 95       	ror	r20
    1b44:	37 95       	ror	r19
    1b46:	27 95       	ror	r18
    1b48:	ba 95       	dec	r27
    1b4a:	c9 f7       	brne	.-14     	; 0x1b3e <__ultoa_invert+0xa2>
    1b4c:	62 0f       	add	r22, r18
    1b4e:	73 1f       	adc	r23, r19
    1b50:	84 1f       	adc	r24, r20
    1b52:	95 1f       	adc	r25, r21
    1b54:	a0 1d       	adc	r26, r0
    1b56:	08 95       	ret

00001b58 <_exit>:
    1b58:	f8 94       	cli

00001b5a <__stop_program>:
    1b5a:	ff cf       	rjmp	.-2      	; 0x1b5a <__stop_program>
