{"primaryContentSections":[{"declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureHead"},{"text":": ","kind":"text"},{"text":"ArchitectureHead","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV"}]}],"kind":"declarations"}],"schemaVersion":{"minor":3,"patch":0,"major":0},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation"]]},"variants":[{"paths":["\/documentation\/vhdlmachines\/machinerepresentation\/architecturehead"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureHead"},"kind":"symbol","metadata":{"modules":[{"name":"VHDLMachines"}],"role":"symbol","externalID":"s:12VHDLMachines21MachineRepresentationV16architectureHead11VHDLParsing012ArchitectureE0Vvp","symbolKind":"property","roleHeading":"Instance Property","title":"architectureHead","fragments":[{"kind":"keyword","text":"let"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureHead"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier","text":"ArchitectureHead"}]},"abstract":[{"type":"text","text":"The head of the architecture."}],"sections":[],"references":{"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation/architectureHead":{"title":"architectureHead","url":"\/documentation\/vhdlmachines\/machinerepresentation\/architecturehead","abstract":[{"type":"text","text":"The head of the architecture."}],"role":"symbol","fragments":[{"kind":"keyword","text":"let"},{"text":" ","kind":"text"},{"kind":"identifier","text":"architectureHead"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing16ArchitectureHeadV","kind":"typeIdentifier","text":"ArchitectureHead"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation\/architectureHead","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/MachineRepresentation":{"navigatorTitle":[{"kind":"identifier","text":"MachineRepresentation"}],"type":"topic","abstract":[{"type":"text","text":"A struct defining the simplest type of "},{"type":"codeVoice","code":"VHDL"},{"type":"text","text":" representation."}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineRepresentation"}],"url":"\/documentation\/vhdlmachines\/machinerepresentation","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineRepresentation","title":"MachineRepresentation","kind":"symbol","role":"symbol"}}}