use work.all;
library IEEE;
use IEEE.std_logic_1164.all;


entity barrel_shifter_arithmetic_logical is
 
     generic(N : integer := 32);
        port(
          shift_amount: in std_logic_vector(4 downto 0);
            value:     in std_logic_vector(31 downto 0);
                  OP: in std_logic_vector(1 downto 0);
                 output: out std_logic_vector(31 downto 0)
                 );
                
                
end barrel_shifter_arithmetic_logical;


architecture structure of barrel_shifter_arithmetic_logical is

component mux_2to1_top
  generic(N : integer := 32);
    Port ( SEL : in  STD_LOGIC;
           A   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           B   : in  STD_LOGIC_VECTOR (N-1 downto 0);
           X   : out STD_LOGIC_VECTOR (N-1 downto 0));
end component;


component barrel_shifter
    Port (
   
      x   : in  STD_LOGIC_VECTOR (4 downto 0);
           A   : in  STD_LOGIC_VECTOR(31 downto 0);
           Y   : out STD_LOGIC_VECTOR(31 downto 0));
end component;



component barrel_shifter_arithmetic
    Port (
 
    x   : in  STD_LOGIC_VECTOR (4 downto 0);
           A   : in  STD_LOGIC_VECTOR(31 downto 0);
           Y   : out STD_LOGIC_VECTOR(31 downto 0));
end component;

component n_full_adder is
  generic(n : integer := 5);
   port(iX : in std_logic_vector(n-1 downto 0);
       iY : in std_logic_vector(n-1 downto 0);
       iC : in std_logic;
       oS : out std_logic_vector(n-1 downto 0);
       oC : out std_logic);
 
end component;


signal s_reverse,s_AR,s_AL,s_R,s_L,s_FinalA, s_Mux1, s_Mux2, s_Mux3, s_Mux4, s_Mux5,s_Lfinal: std_logic_vector(31 downto 0);
signal s_MSB,s_signalLeft: std_logic;
signal s_Shift:  std_logic_vector(4 downto 0);
signal temp : std_logic;


begin

s_MSB  <= value(31);
s_signalLeft <= OP(1);

 G1: for i in 0 to 31 generate
  
   s_reverse(31-i) <= value(i);
  
 end generate;
 
 
  full_adder:  n_full_adder
    port map(iX  =>shift_amount,
      iY =>"11111",
      iC => '1',
      oS => s_Shift,
      oC =>temp );
 
 
  barrel_shifter_left:  barrel_shifter
    port map(x  =>s_Shift ,
              A  => s_reverse,
              Y  => s_L);
              
  G2: for i in 0 to 31 generate
  
    s_Lfinal(31-i) <= s_L(i);
  
 end generate;          
 
 
 
  barrel_shifter_right:  barrel_shifter
    port map(x  => shift_amount,
              A  => value,
              Y  => s_R);
             
             
    barrel_shifter_left_arithmetic:  barrel_shifter_arithmetic
    port map(x  => s_Shift ,
              A  => s_reverse,
              Y  => s_AL);
 
 
 
  barrel_shifter_right_arithmetic:  barrel_shifter_arithmetic
    port map(x  => shift_amount,
              A  => value,
              Y  => s_AR);
 
  ------------------------------------------------------------------------------
  -- level one
  ------------------------------------------------------------------------------
  mux1 :   mux_2to1_top
  port map(SEL => value(31),
           A   => s_AR,
           B   => s_R,
           X   => s_Mux1);  
          
  mux2 :   mux_2to1_top
  port map(SEL => value(31),
           A   => s_AL,
           B   => s_Lfinal,
           X   => s_Mux2);   
          
  ------------------------------------------------------------------------------
  -- level two
  ------------------------------------------------------------------------------
  mux3 :   mux_2to1_top
  port map(SEL => OP(1),
           A   => s_Mux1,
           B   => s_R,
           X   => s_Mux3); 
            
  mux4 :   mux_2to1_top
  port map(SEL => OP(1),
           A   => s_Mux2,
           B   => s_Lfinal,
           X   => s_Mux4);
          
  ------------------------------------------------------------------------------
  -- level three
  ------------------------------------------------------------------------------
 
  mux5 :   mux_2to1_top
  port map(SEL => OP(0),
           A   => s_Mux4,
           B   => s_Mux3,
           X   => output);
           


end structure;
