module ALU_tb;

reg [3:0] A, B;
reg [2:0] sel;
wire [3:0] result;

ALU uut (.A(A), .B(B), .sel(sel), .result(result));

initial begin
    $display("A  B  SEL  RESULT");

    A = 4'b0101; B = 4'b0011;

    sel = 3'b000; #10; $display("%b %b  ADD  %b", A, B, result);
    sel = 3'b001; #10; $display("%b %b  SUB  %b", A, B, result);
    sel = 3'b010; #10; $display("%b %b  AND  %b", A, B, result);
    sel = 3'b011; #10; $display("%b %b  OR   %b", A, B, result);
    sel = 3'b100; #10; $display("%b XX  NOT  %b", A, result); // B ignored

    $finish;
end

endmodule
